/*

Xilinx Vivado v2020.2 (64-bit) [Major: 2020, Minor: 2]
SW Build: 3064766 on Wed Nov 18 09:12:47 MST 2020
IP Build: 3064653 on Wed Nov 18 14:17:31 MST 2020

Process ID (PID): 104505
License: Customer
Mode: GUI Mode

Current time: 	Fri Mar 19 09:40:32 CET 2021
Time zone: 	Central European Standard Time (Europe/Berlin)

OS: Ubuntu
OS Version: 4.4.0-203-generic
OS Architecture: amd64
Available processors (cores): 16

Display: 2.0
Screen size: 1920x1080
Screen resolution (DPI): 100
Available screens: 1
Default font: family=Dialog,name=Dialog,style=plain,size=12
Scale size: 12

Java version: 	11.0.2 64-bit
Java home: 	/opt/Xilinx/Vivado/2020.2/tps/lnx64/jre11.0.2
Java executable location: 	/opt/Xilinx/Vivado/2020.2/tps/lnx64/jre11.0.2/bin/java
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	abansod
User home directory: /homes/abansod
User working directory: /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /opt/Xilinx/Vivado
HDI_APPROOT: /opt/Xilinx/Vivado/2020.2
RDI_DATADIR: /opt/Xilinx/Vivado/2020.2/data
RDI_BINDIR: /opt/Xilinx/Vivado/2020.2/bin

Vivado preferences file location: /homes/abansod/.Xilinx/Vivado/2020.2/vivado.xml
Vivado preferences directory: /homes/abansod/.Xilinx/Vivado/2020.2/
Vivado layouts directory: /homes/abansod/.Xilinx/Vivado/2020.2/data/layouts
PlanAhead jar file location: 	/opt/Xilinx/Vivado/2020.2/lib/classes/planAhead.jar
Vivado log file location: 	/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/vivado.log
Vivado journal file location: 	/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-104505-fpgdev

Xilinx Environment Variables
----------------------------
XILINX_DSP: 
XILINX_HLS: /opt/Xilinx//Vitis_HLS/2020.2
XILINX_PLANAHEAD: /opt/Xilinx/Vivado/2020.2
XILINX_SDK: /opt/Xilinx/Vitis/2020.2
XILINX_VITIS: /opt/Xilinx/Vitis/2020.2
XILINX_VIVADO: /opt/Xilinx/Vivado/2020.2
XILINX_VIVADO_HLS: /opt/Xilinx/Vivado/2020.2
XILINX_XRT: /opt/xilinx/xrt
_RDI_DONT_SET_XILINX_AS_PATH: True


GUI allocated memory:	157 MB
GUI max memory:		3,072 MB
Engine allocated memory: 5,731 MB

Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: START_PROGRESS_DIALOG
// bz (cr):  Sourcing Tcl script '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/vivado_rtl_kernel.gen/sources_1/ip/rtl_kernel_wizard_1/rtl_kernel_wizard_1_ex.tcl' : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: source /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/vivado_rtl_kernel.gen/sources_1/ip/rtl_kernel_wizard_1/rtl_kernel_wizard_1_ex.tcl -notrace 
// Tcl Message: INFO: [open_example_project] Creating new example project... 
// HMemoryUtils.trashcanNow. Engine heap size: 5,743 MB. GUI used memory: 49 MB. Current time: 3/19/21, 9:40:33 AM CET
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 102 MB (+104035kb) [00:00:20]
// [Engine Memory]: 5,749 MB (+5876783kb) [00:00:20]
// WARNING: HEventQueue.dispatchEvent() is taking  1632 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RUN_MODIFY
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 7390.898 ; gain = 59.094 ; free physical = 444713 ; free virtual = 535935 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PART_MODIFIED
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [open_example_project] Importing original IP ... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [open_example_project] Generating the example project IP ... 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'rtl_kernel_wizard_1'. Target already exists and is up to date. INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'rtl_kernel_wizard_1'. Target already exists and is up to date. 
// Tcl Message: INFO: [open_example_project] Adding example synthesis HDL files ... INFO: [open_example_project] Adding example synthesis miscellaneous files ... INFO: [open_example_project] Adding example XDC files ... INFO: [open_example_project] Adding simulation HDL files ... 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: CREATE_IP_CORE
// TclEventType: LOAD_FEATURE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: FILE_SET_CHANGE
// TclEventType: CREATE_IP_CORE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [open_example_project] Sourcing example extension scripts ... INFO: [open_example_project] Sourcing extension script: tcl/examples_scriptext.tcl 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: FILE_SET_CHANGE
// TclEventType: CREATE_IP_CORE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: FILE_SET_CHANGE
// TclEventType: CREATE_IP_CORE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: FILE_SET_CHANGE
// TclEventType: CREATE_IP_CORE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_MODIFY
// TclEventType: RUN_OPTIONS_MODIFIED
// TclEventType: RUN_MODIFY
// TclEventType: RUN_OPTIONS_MODIFIED
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: Setting xsim.simulate.xsim.more_options to -sv_seed 1 Setting modelsim.simulate.vsim.more_options to -sv_seed 1 Setting questa.simulate.vsim.more_options to -sv_seed 1 Setting ies.simulate.ncsim.more_options to -SVSEED 1 Setting xcelium.simulate.xmsim.more_options to -SVSEED 1 Setting vcs.simulate.vcs.more_options to +ntb_random_seed=1 Setting riviera.simulate.asim.more_options to -sv_seed 1 INFO: [open_example_project] Sourcing extension script: tcl/examples_scriptext_bd.tcl 
// HMemoryUtils.trashcanNow. Engine heap size: 5,809 MB. GUI used memory: 55 MB. Current time: 3/19/21, 9:41:03 AM CET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// Tcl Message: INFO: [open_example_project] Rebuilding all the top level IPs ... 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// [GUI Memory]: 109 MB (+2625kb) [00:00:47]
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message: export_ip_user_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7460.914 ; gain = 0.000 ; free physical = 444681 ; free virtual = 535936 
// Tcl Message: INFO: [open_example_project] Open Example Project completed 
dismissDialog("Sourcing Tcl script '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/vivado_rtl_kernel.gen/sources_1/ip/rtl_kernel_wizard_1/rtl_kernel_wizard_1_ex.tcl'"); // bz
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Command: 'rdi::info_commands {device::*}'
// Tcl Command: 'rdi::info_commands {debug::*}'
// Tcl Command: 'rdi::info_commands {*}'
// Tcl Message: update_compile_order -fileset sources_1 
// [GUI Memory]: 129 MB (+15002kb) [00:00:55]
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
// [GUI Memory]: 142 MB (+7122kb) [00:01:22]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_control_s_axi : rtl_kernel_wizard_1_control_s_axi (rtl_kernel_wizard_1_control_s_axi.v)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_control_s_axi : rtl_kernel_wizard_1_control_s_axi (rtl_kernel_wizard_1_control_s_axi.v)]", 2, false, false, false, false, false, true); // D - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 5,857 MB. GUI used memory: 76 MB. Current time: 3/19/21, 9:41:53 AM CET
selectCodeEditor("rtl_kernel_wizard_1_control_s_axi.v", 268, 248); // bP
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("rtl_kernel_wizard_1.v", 310, 228); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 310, 228); // bP
// Elapsed time: 26 seconds
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aK
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {cd} {/} {}'
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {cd} {/} {tm}'
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {cd} {/} {tm}'
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {cd} {/tmp/} {}'
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {cd} {/tmp/} {}'
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "cd /tmp/", true); // l
// Tcl Command: 'cd /tmp/'
// Tcl Command: 'cd /tmp/'
// Tcl Message: cd /tmp/ 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ak
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cr): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
// Elapsed time: 17 seconds
String[] filenames31467 = {"/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.srcs/sources_1/imports/hdl/dsp_send.vhd", "/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.srcs/sources_1/imports/hdl/serial_pipe.vhd"};
setFileChooser(filenames31467);
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 22 seconds
dismissDialog("Add Sources"); // c
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -norecurse {/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.srcs/sources_1/imports/hdl/serial_pipe.vhd /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.srcs/sources_1/imports/hdl/dsp_send.vhd} 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// HMemoryUtils.trashcanNow. Engine heap size: 5,899 MB. GUI used memory: 78 MB. Current time: 3/19/21, 9:43:23 AM CET
// Elapsed time: 21 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 113, 67); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 113, 67, false, false, false, false, true); // bP - Double Click
// Elapsed time: 19 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 223, 89); // bP
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // u
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Alliance Partners ;  ;  ;  ; ", 1, (String) null, -1, true, false, false, false, true, false); // L - Popup Trigger - Node
selectMenuItem(PAResourceAtoD.CoreAndInterfacesBaseTreeTablePanel_ADD_REPOSITORY, "Add Repository..."); // ak
setFolderChooser("/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/gen_udp_u280_ex/ip");
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// Tcl Message: set_property  ip_repo_paths  /.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/gen_udp_u280_ex/ip [current_project] 
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/gen_udp_u280_ex/ip'. INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'. 
// c (cr): Add Repository: addNotify
selectButton(RDIResource.AddRepositoryInfoDialog_OK, "OK"); // a
dismissDialog("Add Repository"); // c
// HMemoryUtils.trashcanNow. Engine heap size: 5,931 MB. GUI used memory: 80 MB. Current time: 3/19/21, 9:44:38 AM CET
// Tcl Command: 'rdi::match_options {ls} {}'
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "ls -ltr", true); // l
// Tcl Command: 'ls -ltr'
// Tcl Command: 'ls -ltr'
// Tcl Message: ls -ltr 
// Tcl Message: invalid command name "ls" ambiguous command name "ls": lsearch lset lsort 
// Tcl Command: 'rdi::info_commands {l*}'
// Tcl Command: 'rdi::info_commands {ls*}'
// Tcl Command: 'rdi::info_commands {lsor*}'
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "lsort", true); // l
// Tcl Command: 'lsort'
// Tcl Command: 'lsort'
// Tcl Message: lsort 
// Tcl Message: wrong # args: should be "lsort ?options? list" 
// Tcl Command: 'rdi::info_commands {pw*}'
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "pwd", true); // l
// Tcl Command: 'pwd'
// Tcl Command: 'pwd'
// Tcl Message: pwd 
// Tcl Message: /tmp 
// Elapsed time: 30 seconds
selectButton(PAResourceItoN.MainToolbarMgr_OPEN, (String) null); // aF
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent Project"); // ah
selectMenu(PAResourceItoN.MainToolbarMgr_OPEN_RECENT_CHECKPOINT, "Open Recent Checkpoint"); // ah
selectMenu(PAResourceItoN.MainToolbarMgr_OPEN_RECENT_FILE, "Open Recent File"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_OPEN_FILE, "Open File..."); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_FILE
setFileChooser("/tmp/design_1_rtl_kernel_wizard_0.tcl");
// 'g' command handler elapsed time: 3 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_SAVE_PROJECT_AS, "Save As..."); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// Run Command: PAResourceCommand.PACommandNames_SAVE_PROJECT_AS
// aD (cr): Save Project As: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Save Project As"); // aD
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 306, 134, false, false, false, true, false); // bP - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_SAVE_FILE_AS, "Save File As..."); // ak
setFileChooser("/tmp/design_1_rtl_kernel_stream.tcl");
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 263, 250); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 350, 139); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 350, 139, false, false, false, false, true); // bP - Double Click
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 350, 139); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 290, 112); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 290, 112, false, false, false, false, true); // bP - Double Click
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 290, 112); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 290, 112); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 290, 112, false, false, false, false, true); // bP - Double Click
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 290, 112); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 247, 116); // bP
// Tcl Command: 'rdi::info_commands {s*}'
// Tcl Command: 'rdi::info_commands {so*}'
// Tcl Command: 'rdi::info_commands {sour*}'
// Tcl Command: 'rdi::info_commands {sourc*}'
// Tcl Command: 'rdi::info_commands {source*}'
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {/} {}'
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {/} {tm}'
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {/} {tmp}'
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {/tmp/} {}'
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {/tmp/} {de}'
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {/tmp/} {des}'
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {/tmp/} {desi}'
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {/tmp/} {desig}'
// Elapsed time: 16 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "source /tmp/desig", true); // l
applyEnter(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "source /tmp/design_1_rtl_kernel_stream.tcl"); // l
// Tcl Command: 'source /tmp/design_1_rtl_kernel_stream.tcl'
// Tcl Command: 'source /tmp/design_1_rtl_kernel_stream.tcl'
// bz (cr):  Tcl Command Line : addNotify
// TclEventType: RSB_NOC_COMPILE
// Tcl Message: source /tmp/design_1_rtl_kernel_stream.tcl 
// Tcl Message: INFO: [BD::TCL 103-2003] Currently there is no design <design_1> in project, so creating one... 
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_OPEN_DIAGRAM
// WARNING: HEventQueue.dispatchEvent() is taking  1006 ms.
// Tcl Message: Wrote  : </.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd>  
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Tcl Message: INFO: [BD::TCL 103-2004] Making design <design_1> as current_bd_design. 
// Tcl Message: # common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"." 
// Tcl Message: INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1". 
// Tcl Message: INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:   xilinx.com:ip:cmac_usplus:3.1 stfc_tech:user:embedded_test_ip_wrapper:1.0 xilinx.com:ip:ila:6.2 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:smartconnect:1.0 stfc_tech:user:udp_core_eval:1.0 xilinx.com:ip:util_vector_logic:2.0 xilinx.com:ip:xlconstant:1.1  . 
// Tcl Message: INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:   dsp_send dsp_send rtl_kernel_wizard_0_control_s_axi serial_pipe serial_pipe serial_pipe  . 
// Tcl Message: ERROR: [BD::TCL 103-2021] The following module(s) are not found in the project: rtl_kernel_wizard_0_control_s_axi 
// Tcl Message: INFO: [BD::TCL 103-2022] Please add source files for the missing module(s) above. 
// Tcl Message: # if { $bCheckIPsPassed != 1 } { #   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above." #   return 3 # } 
// Tcl Message: 3 
dismissDialog("Tcl Command Line"); // bz
// HMemoryUtils.trashcanNow. Engine heap size: 5,959 MB. GUI used memory: 83 MB. Current time: 3/19/21, 9:46:28 AM CET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 13 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aK
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_control_s_axi : rtl_kernel_wizard_1_control_s_axi (rtl_kernel_wizard_1_control_s_axi.v)]", 2, false); // D
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "design_1_rtl_kernel_stream.tcl", 3); // m
selectButton(RDIResource.HCodeView_FIND_TEXT_IN_FILE, (String) null); // x: TRUE
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "rtl_kernel_wizard_0"); // l
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 118, 187); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 221, 280); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 132, 292); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 132, 292); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 132, 292, false, false, false, false, true); // bP - Double Click
// Elapsed time: 26 seconds
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 130, 362); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 130, 362, false, false, false, false, true); // bP - Double Click
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 130, 362); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 134, 367); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 134, 367, false, false, false, false, true); // bP - Double Click
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 134, 367); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 134, 367); // bP
// Elapsed time: 15 seconds
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 10, 127); // bP
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1 (design_1.bd)]", 4, false); // D
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cr): Remove Sources: addNotify
selectCheckBox(PAResourceQtoS.RemoveSourcesDialog_ALSO_DELETE, "Also delete the project local file/directory from disk", false); // g: FALSE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CLOSE_DIAGRAM
// [GUI Memory]: 150 MB (+412kb) [00:08:03]
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: remove_files  /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd 
// Tcl Message: Wrote  : </.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// TclEventType: PROJ_DESIGN_MODE_SET
// aE (cr): Remove Sources: addNotify
// bz (aE):  Remove Sources : addNotify
// TclEventType: PROJ_DESIGN_MODE_SET
dismissDialog("Remove Sources"); // bz
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "source /tmp/design_1_rtl_kernel_stream.tcl", true); // l
// Tcl Command: 'source /tmp/design_1_rtl_kernel_stream.tcl'
// Tcl Command: 'source /tmp/design_1_rtl_kernel_stream.tcl'
// bz (cr):  Tcl Command Line : addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 6,013 MB. GUI used memory: 93 MB. Current time: 3/19/21, 9:48:33 AM CET
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: source /tmp/design_1_rtl_kernel_stream.tcl 
// Tcl Message: INFO: [BD::TCL 103-2003] Currently there is no design <design_1> in project, so creating one... 
// Tcl Message: Wrote  : </.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd>  
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: INFO: [BD::TCL 103-2004] Making design <design_1> as current_bd_design. 
// Tcl Message: # common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"." 
// Tcl Message: INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1". 
// Tcl Message: INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:   xilinx.com:ip:cmac_usplus:3.1 stfc_tech:user:embedded_test_ip_wrapper:1.0 xilinx.com:ip:ila:6.2 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:smartconnect:1.0 stfc_tech:user:udp_core_eval:1.0 xilinx.com:ip:util_vector_logic:2.0 xilinx.com:ip:xlconstant:1.1  . 
// Tcl Message: INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:   dsp_send dsp_send serial_pipe serial_pipe serial_pipe  . 
// [Engine Memory]: 7,376 MB (+1404483kb) [00:08:17]
// Tcl Message: INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// [GUI Memory]: 163 MB (+6148kb) [00:08:33]
// [Engine Memory]: 8,200 MB (+477455kb) [00:08:33]
// Tcl Message: create_bd_cell: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 10030.836 ; gain = 2160.543 ; free physical = 444197 ; free virtual = 535454 
// HMemoryUtils.trashcanNow. Engine heap size: 8,281 MB. GUI used memory: 107 MB. Current time: 3/19/21, 9:48:58 AM CET
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10112.172 ; gain = 0.000 ; free physical = 444181 ; free virtual = 535437 
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/gen_udp_u280_ex/ip'. 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details. 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// Tcl Message: INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details. INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). 
// TclEventType: RSB_INSERT_ADDRNETWORK
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/gen_udp_u280_ex/ip'. 
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: ERROR: [BD 5-106] Arguments to the connect_bd_intf_net command cannot be empty. 
// Tcl Message: ERROR: [Common 17-39] 'connect_bd_intf_net' failed due to earlier errors.      while executing "connect_bd_intf_net -intf_net smartconnect_1_M00_AXI [get_bd_intf_pins rtl_kernel_wizard_0_0/interface_aximm] [get_bd_intf_pins smartconnect_1/M00_AXI..."     (procedure "create_root_design" line 243)     invoked from within "create_root_design """     (file "/tmp/design_1_rtl_kernel_stream.tcl" line 747) 
// Elapsed time: 58 seconds
dismissDialog("Tcl Command Line"); // bz
// HMemoryUtils.trashcanNow. Engine heap size: 8,411 MB. GUI used memory: 108 MB. Current time: 3/19/21, 9:49:33 AM CET
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 13 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 598, 104); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 598, 104, false, false, false, false, true); // dS - Double Click
typeControlKey(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, "RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR", 'c'); // dS
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "design_1_rtl_kernel_stream.tcl", 3); // m
selectButton(RDIResource.HCodeView_FIND_TEXT_IN_FILE, (String) null); // x: FALSE
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "rtl_kernel_wizard_0_0"); // l
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 120, 368); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 120, 368, false, false, false, false, true); // bP - Double Click
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 120, 368); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 317, 364); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 8, 279); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 898, 326); // bP
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 881, 339); // bP
// Elapsed time: 11 seconds
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 9, 367); // bP
// Elapsed time: 15 seconds
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 267, 87); // bP
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "rtl_kernel_wizard_0_0"); // l
// Elapsed time: 14 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "rtl_kernel_wizard"); // l
selectTab((HResource) null, (HResource) null, "Sources", 0); // aK
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1 (design_1.bd)]", 4, false); // D
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cr): Remove Sources: addNotify
selectCheckBox(PAResourceQtoS.RemoveSourcesDialog_ALSO_DELETE, "Also delete the project local file/directory from disk", true); // g: TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// 'c' command handler elapsed time: 4 seconds
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_CLOSE_DIAGRAM
// Tcl Message: remove_files  /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd 
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_CLOSE_DIAGRAM
// aE (cr): Remove Sources: addNotify
// bz (aE):  Remove Sources : addNotify
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: file delete -force /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1 file delete -force /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.gen/sources_1/bd/design_1 
dismissDialog("Remove Sources"); // bz
// HMemoryUtils.trashcanNow. Engine heap size: 8,469 MB. GUI used memory: 106 MB. Current time: 3/19/21, 9:51:18 AM CET
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // l
// Tcl Command: 'source /tmp/design_1_rtl_kernel_stream.tcl'
// Tcl Command: 'source /tmp/design_1_rtl_kernel_stream.tcl'
// bz (cr):  Tcl Command Line : addNotify
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: source /tmp/design_1_rtl_kernel_stream.tcl 
// Tcl Message: INFO: [BD::TCL 103-2003] Currently there is no design <design_1> in project, so creating one... 
// Tcl Message: Wrote  : </.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd>  
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: INFO: [BD::TCL 103-2004] Making design <design_1> as current_bd_design. 
// Tcl Message: # common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"." 
// Tcl Message: INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1". 
// Tcl Message: INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:   xilinx.com:ip:cmac_usplus:3.1 stfc_tech:user:embedded_test_ip_wrapper:1.0 xilinx.com:ip:ila:6.2 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:smartconnect:1.0 stfc_tech:user:udp_core_eval:1.0 xilinx.com:ip:util_vector_logic:2.0 xilinx.com:ip:xlconstant:1.1  . 
// Tcl Message: INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:   dsp_send dsp_send serial_pipe serial_pipe serial_pipe  . 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10341.230 ; gain = 13.062 ; free physical = 444130 ; free virtual = 535387 
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// [GUI Memory]: 178 MB (+6538kb) [00:11:18]
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10341.230 ; gain = 0.000 ; free physical = 444131 ; free virtual = 535388 
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details. 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details. 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: RSB_PARAM_PROP
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Slave segment '/udp_core_eval_0/axi4lite/reg0' is being assigned into address space '/S00_AXI_0' at <0x0000_0000 [ 8K ]>. Slave segment '/udp_core_eval_1/axi4lite/reg0' is being assigned into address space '/S00_AXI_0' at <0x0000_2000 [ 8K ]>. 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PARAM_PROP
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_11 IP set output pin Res type to "rst" when Input pin Op1 type is "undef" and Input pin Op2 type is "rst". INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_12 IP set output pin Res type to "rst" when Input pin Op1 type is "undef" and Input pin Op2 type is "rst". INFO: [xilinx.com:ip:cmac_usplus:3.1-5910] /cmac_usplus_1 NOTE : INIT CLK of /cmac_usplus_1 has input port frequency configured as 100000000 Hz (100.0 MHz). INFO: [xilinx.com:ip:cmac_usplus:3.1-5910] /cmac_usplus_0 NOTE : INIT CLK of /cmac_usplus_0 has input port frequency configured as 100000000 Hz (100.0 MHz). 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Wrote  : </.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd>  Wrote  : </.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// Elapsed time: 48 seconds
dismissDialog("Tcl Command Line"); // bz
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 8,715 MB. GUI used memory: 114 MB. Current time: 3/19/21, 9:52:13 AM CET
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 8,804 MB (+202850kb) [00:11:51]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceCommand.PACommandNames_ZOOM_FIT, "System_zoom_fit"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_FIT
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // Q
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // Q
// TclEventType: RSB_CANVAS_LOCATION
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // i
maximizeFrame(RDIResource.RDIViews_PROPERTIES, "Properties"); // az
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "CONFIG ; ", 2, "CONFIG", 0, true); // l - Node
expandTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "CONFIG ; ", 2); // l
unMaximizeFrame(RDIResource.RDIViews_PROPERTIES, "Properties"); // az
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv), inst_example_vadd__mac0_s_to_mac0_m : rtl_kernel_wizard_1_example_vadd_axis (rtl_kernel_wizard_1_example_vadd_axis.sv)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv), inst_example_vadd__mac0_s_to_mac0_m : rtl_kernel_wizard_1_example_vadd_axis (rtl_kernel_wizard_1_example_vadd_axis.sv)]", 4, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3); // D
selectCodeEditor("rtl_kernel_wizard_1.v", 89, 203); // bP
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1 (design_1.bd)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1 (design_1.bd), design_1_serial_pipe_1_0 (Module Reference Wrapper)]", 8, true, false, false, false, false, true); // D - Double Click - Node
// bz (cr):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd} 
dismissDialog("Open Block Design"); // bz
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // Q
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_ports ARESET_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_ports ap_done_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// [GUI Memory]: 187 MB (+483kb) [00:13:17]
// Tcl Message: delete_bd_objs [get_bd_ports ap_idle_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_ports ap_ready_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_ports ACLK_EN_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_ports scalar00_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_ports interrupt_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_ports axi00_ptr0_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_ports ap_start_0] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets udp_core_eval_1_udp_axis_m] [get_bd_intf_nets embedded_test_ip_wra_1_gen_axi4s_m] [get_bd_intf_nets smartconnect_0_M03_AXI] [get_bd_cells embedded_test_ip_wra_1] 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets udp_core_eval_0_udp_axis_m] [get_bd_intf_nets embedded_test_ip_wra_0_gen_axi4s_m] [get_bd_intf_nets smartconnect_0_M02_AXI] [get_bd_cells embedded_test_ip_wra_0] 
// HMemoryUtils.trashcanNow. Engine heap size: 8,806 MB. GUI used memory: 125 MB. Current time: 3/19/21, 9:54:13 AM CET
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// r (cr): Re-customize IP: addNotify
// Elapsed time: 50 seconds
selectComboBox("Number of Master Interfaces (NUM_MI)", "2", 1); // E
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_CLOSE_DIAGRAM
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // r
// Tcl Command: 'set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells smartconnect_0]'
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_UPDATE_ADDRASSIGN
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_UPDATE_ADDRASSIGN
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: startgroup 
// Tcl Message: set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells smartconnect_0] 
// Tcl Message: endgroup 
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets smartconnect_1_M01_AXI] [get_bd_cells smartconnect_1] 
// HMemoryUtils.trashcanNow. Engine heap size: 8,859 MB. GUI used memory: 126 MB. Current time: 3/19/21, 9:54:34 AM CET
// Elapsed time: 17 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "System_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_ports S00_AXI_0] [get_bd_intf_pins smartconnect_0/S00_AXI] 
// Elapsed time: 13 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "System_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "System_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "System_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "System_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 836, 186, 1597, 798, false, false, false, true, false); // hv - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS, "Make External"); // ak
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: make_bd_intf_pins_external  [get_bd_intf_pins udp_core_eval_0/udp_axis_m] 
// Tcl Message: endgroup 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 834, 660, 1597, 798, false, false, false, true, false); // hv - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS, "Make External"); // ak
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: make_bd_intf_pins_external  [get_bd_intf_pins udp_core_eval_1/udp_axis_m] 
// Tcl Message: endgroup 
// Elapsed time: 23 seconds
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // Q
// Run Command: PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN
// Tcl Command: 'validate_bd_design'
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: RSB_PARAM_PROP
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// bz (cr):  Validate Design : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: validate_bd_design 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PARAM_PROP
// Tcl Message: INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_11 IP set output pin Res type to "rst" when Input pin Op1 type is "undef" and Input pin Op2 type is "rst". INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_12 IP set output pin Res type to "rst" when Input pin Op1 type is "undef" and Input pin Op2 type is "rst". INFO: [xilinx.com:ip:cmac_usplus:3.1-5910] /cmac_usplus_1 NOTE : INIT CLK of /cmac_usplus_1 has input port frequency configured as 100000000 Hz (100.0 MHz). INFO: [xilinx.com:ip:cmac_usplus:3.1-5910] /cmac_usplus_0 NOTE : INIT CLK of /cmac_usplus_0 has input port frequency configured as 100000000 Hz (100.0 MHz). 
// dR (cr): Critical Messages: addNotify
dismissDialog("Validate Design"); // bz
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // dR
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // Q
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1404, 119, 1597, 798, false, false, false, true, false); // hv - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS, "Make External"); // ak
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: make_bd_intf_pins_external  [get_bd_intf_pins udp_core_eval_0/udp_axis_s] 
// Tcl Message: endgroup 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1402, 592, 1597, 798, false, false, false, true, false); // hv - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // ah
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // ah
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // ah
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS, "Make External"); // ak
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: make_bd_intf_pins_external  [get_bd_intf_pins udp_core_eval_1/udp_axis_s] 
// Tcl Message: endgroup 
// Run Command: PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN
// Tcl Command: 'validate_bd_design'
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: RSB_PARAM_PROP
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: validate_bd_design 
// TclEventType: FILE_SET_CHANGE
// bz (cr):  Validate Design : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PARAM_PROP
// Tcl Message: INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_11 IP set output pin Res type to "rst" when Input pin Op1 type is "undef" and Input pin Op2 type is "rst". INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_12 IP set output pin Res type to "rst" when Input pin Op1 type is "undef" and Input pin Op2 type is "rst". INFO: [xilinx.com:ip:cmac_usplus:3.1-5910] /cmac_usplus_1 NOTE : INIT CLK of /cmac_usplus_1 has input port frequency configured as 100000000 Hz (100.0 MHz). INFO: [xilinx.com:ip:cmac_usplus:3.1-5910] /cmac_usplus_0 NOTE : INIT CLK of /cmac_usplus_0 has input port frequency configured as 100000000 Hz (100.0 MHz). 
dismissDialog("Validate Design"); // bz
selectButton("OptionPane.button", "OK"); // JButton
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // Q
selectButton(PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN, "save_rsb_design"); // E
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// bz (cr):  Save Design : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: save_bd_design 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Wrote  : </.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd>  Wrote  : </.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
dismissDialog("Save Design"); // bz
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1 (design_1.bd)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1 (design_1.bd)]", 4, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ak
// Run Command: PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE
// aI (cr): Generate Output Products: addNotify
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("OptionPane.button", "OK"); // JButton
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// bz (cr):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: generate_target all [get_files  /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd] 
// Tcl Message: VHDL Output written to : /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.gen/sources_1/bd/design_1/synth/design_1.v 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: VHDL Output written to : /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.gen/sources_1/bd/design_1/sim/design_1.v VHDL Output written to : /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block cmac_usplus_0 . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block cmac_usplus_1 . INFO: [BD 41-1029] Generation completed for the IP Integrator block dsp_send_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block dsp_send_1 . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 . INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 . INFO: [BD 41-1029] Generation completed for the IP Integrator block serial_pipe_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block serial_pipe_1 . INFO: [BD 41-1029] Generation completed for the IP Integrator block serial_pipe_2 . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Exporting to file /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh Generated Block Design Tcl file /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl Generated Hardware Definition File /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.gen/sources_1/bd/design_1/synth/design_1.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 10796.512 ; gain = 0.000 ; free physical = 443703 ; free virtual = 535146 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_cmac_usplus_0_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_cmac_usplus_1_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_ila_1_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_1_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_smartconnect_0_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_udp_core_eval_0_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_udp_core_eval_1_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_0_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_2_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_4_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_5_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_6_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_9_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_10_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_11_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_12_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_13_0] } 
// Tcl Message: catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_15_0] } 
// Tcl Message: export_ip_user_files -of_objects [get_files /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd] 
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// Elapsed time: 28 seconds
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a
// 'br' command handler elapsed time: 36 seconds
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// HMemoryUtils.trashcanNow. Engine heap size: 8,900 MB. GUI used memory: 127 MB. Current time: 3/19/21, 9:57:19 AM CET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 10796.512 ; gain = 0.000 ; free physical = 443560 ; free virtual = 535009 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 9,140 MB. GUI used memory: 129 MB. Current time: 3/19/21, 9:57:39 AM CET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 73 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Map", 5); // m
dismissDialog("Managing Output Products"); // bz
selectButton("OptionPane.button", "OK"); // JButton
// HMemoryUtils.trashcanNow. Engine heap size: 9,191 MB. GUI used memory: 132 MB. Current time: 3/19/21, 9:58:39 AM CET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Editor", 4); // m
// [Engine Memory]: 9,269 MB (+26683kb) [00:18:18]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "design_1_rtl_kernel_stream.tcl", 3); // m
selectCodeEditor("design_1_rtl_kernel_wizard_0.tcl", 499, 146); // bP
// Run Command: PAResourceCommand.PACommandNames_OPEN_FILE
selectComboBox(RDIResource.HJFileChooserRecentListPreview_RECENT_DIRECTORIES, "/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex", 3); // aj
setFileChooser("/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/kernel.xml");
// 'g' command handler elapsed time: 14 seconds
selectCodeEditor("kernel.xml", 393, 70); // bP
selectCodeEditor("kernel.xml", 619, 83); // bP
selectCodeEditor("kernel.xml", 619, 83); // bP
// Run Command: PAResourceCommand.PACommandNames_OPEN_FILE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// [GUI Memory]: 198 MB (+1918kb) [00:19:14]
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking 438ms to process. Increasing delay to 3000 ms.
// Elapsed time: 23 seconds
setFileChooser("/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/imports/kernel.xml");
// [GUI Memory]: 209 MB (+935kb) [00:19:15]
// 'g' command handler elapsed time: 19 seconds
selectCodeEditor("kernel.xml (2)", 695, 186); // bP
selectCodeEditor("kernel.xml (2)", 987, 146); // bP
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
typeControlKey((HResource) null, "kernel.xml (2)", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kernel.xml", 8); // m
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("kernel.xml", 343, 161); // bP
// [GUI Memory]: 226 MB (+6992kb) [00:19:40]
// TclEventType: FILE_SET_CHANGE
typeControlKey((HResource) null, "kernel.xml", 'v'); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectCodeEditor("kernel.xml", 771, 172); // bP
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 32 seconds
selectComboBox("FindAndReplaceDialog.cr_Replace with:", "0x00", -1); // JComboBox
selectButton("FindAndReplaceDialog.cr_Find", "Find"); // JButton
selectComboBox("FindAndReplaceDialog.cr_Find what:", "0x40", -1); // JComboBox
selectComboBox("FindAndReplaceDialog.cr_Replace with:", "0x20", -1); // JComboBox
selectButton("FindAndReplaceDialog.cr_Find", "Find"); // JButton
selectCodeEditor("kernel.xml", 563, 300); // bP
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 58 seconds
selectCodeEditor("kernel.xml", 900, 281); // bP
selectCodeEditor("kernel.xml", 900, 281, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "kernel.xml", 'v'); // bP
selectCodeEditor("kernel.xml", 908, 298); // bP
selectCodeEditor("kernel.xml", 908, 298, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "kernel.xml", 'v'); // bP
selectCodeEditor("kernel.xml", 917, 313); // bP
selectCodeEditor("kernel.xml", 917, 313, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "kernel.xml", 'v'); // bP
selectCodeEditor("kernel.xml", 925, 334); // bP
selectCodeEditor("kernel.xml", 925, 334, false, false, false, false, true); // bP - Double Click
selectCodeEditor("kernel.xml", 658, 325); // bP
selectCodeEditor("kernel.xml", 658, 325, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "kernel.xml", 'v'); // bP
// Elapsed time: 27 seconds
selectCodeEditor("kernel.xml", 242, 126); // bP
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// Elapsed time: 13 seconds
selectTree(PAResourceItoN.LogPanel_LOG_NAVIGATOR, "[, Out-of-Context Module Runs, design_1]", 2, true); // a - Node
selectTree(PAResourceItoN.LogPanel_LOG_NAVIGATOR, "[]", 0, false); // a
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1 (design_1.bd), design_1 (design_1.v)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1 (design_1.bd), design_1 (design_1.v), ila_0 : design_1_ila_0_0 (design_1_ila_0_0.xci)]", 10, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 37 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("rtl_kernel_wizard_1.v", 551, 141); // bP
typeControlKey((HResource) null, "rtl_kernel_wizard_1.v", 'v'); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 28 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 71, 353); // bP
typeControlKey((HResource) null, "rtl_kernel_wizard_1.v", 'v'); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("rtl_kernel_wizard_1.v", 338, 243); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 121, 306); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("rtl_kernel_wizard_1.v", 172, 324); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 178, 302); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 491, 322); // bP
// Elapsed time: 20 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 308, 209); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 106, 108); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 106, 108, false, false, false, false, true); // bP - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 21 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "design_1.v", 7); // m
selectCodeEditor("design_1.v", 178, 319); // G
typeControlKey((HResource) null, "design_1.v", 'c'); // G
selectCodeEditor("design_1.v", 178, 319); // G
// Elapsed time: 27 seconds
selectCodeEditor("design_1.v", 96, 158); // G
selectCodeEditor("design_1.v", 96, 158, false, false, false, false, true); // G - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("design_1.v", 277, 176); // G
// Elapsed time: 10 seconds
typeControlKey((HResource) null, "design_1.v", 'c'); // G
selectCodeEditor("design_1.v", 277, 176); // G
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "rtl_kernel_wizard_1.v", 1); // m
selectCodeEditor("rtl_kernel_wizard_1.v", 232, 195); // bP
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("rtl_kernel_wizard_1_example.sv", 263, 130); // bP
// Elapsed time: 58 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_design_1 : design_1 (design_1.bd)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_design_1 : design_1 (design_1.bd)]", 6, true, false, false, false, false, true); // D - Double Click - Node
// bz (cr):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd} 
dismissDialog("Open Block Design"); // bz
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("rtl_kernel_wizard_1_example.sv", 48, 345); // bP
selectCodeEditor("rtl_kernel_wizard_1_example.sv", 39, 335); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false, false, false, false, true, false); // D - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false); // D
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // m
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false, false, false, false, true, false); // D - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dsp_send(arch) (dsp_send.vhd)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_control_s_axi : rtl_kernel_wizard_1_control_s_axi (rtl_kernel_wizard_1_control_s_axi.v)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_control_s_axi : rtl_kernel_wizard_1_control_s_axi (rtl_kernel_wizard_1_control_s_axi.v)]", 2, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_control_s_axi : rtl_kernel_wizard_1_control_s_axi (rtl_kernel_wizard_1_control_s_axi.v)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_control_s_axi : rtl_kernel_wizard_1_control_s_axi (rtl_kernel_wizard_1_control_s_axi.v)]", 2, false, false, false, false, false, true); // D - Double Click
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("rtl_kernel_wizard_1.v", 318, 276); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 318, 276); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 333, 130); // bP
typeControlKey((HResource) null, "rtl_kernel_wizard_1.v", 'v'); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 333, 130); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 5, 39); // bP
selectComboBox("FindAndReplaceDialog.cr_Replace with:", ".", -1); // JComboBox
selectButton("FindAndReplaceDialog.cr_Find", "Find"); // JButton
// Elapsed time: 17 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 170, 242); // bP
// Elapsed time: 14 seconds
selectComboBox("FindAndReplaceDialog.cr_Replace with:", "(   ),", -1); // JComboBox
selectButton("FindAndReplaceDialog.cr_Find", "Find"); // JButton
selectCodeEditor("rtl_kernel_wizard_1.v", 156, 37); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 138, 50); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 167, 144); // bP
selectComboBox("FindAndReplaceDialog.cr_Replace with:", "(   ),", -1); // JComboBox
selectButton("FindAndReplaceDialog.cr_Find", "Find"); // JButton
// Elapsed time: 12 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 312, 246); // bP
// Elapsed time: 21 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 361, 290); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 265, 95); // bP
typeControlKey((HResource) null, "rtl_kernel_wizard_1.v", 'c'); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 274, 393); // bP
typeControlKey((HResource) null, "rtl_kernel_wizard_1.v", 'v'); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 268, 137); // bP
// Elapsed time: 10 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 22, 265); // bP
// Elapsed time: 17 seconds
selectComboBox("FindAndReplaceDialog.cr_Replace with:", "udp_axis_m_0_", -1); // JComboBox
selectButton("FindAndReplaceDialog.cr_Find", "Find"); // JButton
// Elapsed time: 14 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 386, 232); // bP
// Elapsed time: 11 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 314, 125); // bP
selectComboBox("FindAndReplaceDialog.cr_Find what:", "mac1_m_", -1); // JComboBox
selectComboBox("FindAndReplaceDialog.cr_Replace with:", "udp_axis_m_1_", -1); // JComboBox
selectButton("FindAndReplaceDialog.cr_Find", "Find"); // JButton
// Elapsed time: 28 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 393, 114); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 22, 128); // bP
selectComboBox("FindAndReplaceDialog.cr_Replace with:", "udp_axis_s_0_", -1); // JComboBox
selectButton("FindAndReplaceDialog.cr_Find", "Find"); // JButton
// Elapsed time: 16 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 450, 230); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 21, 294); // bP
selectComboBox("FindAndReplaceDialog.cr_Replace with:", "udp_axis_s_1_", -1); // JComboBox
selectButton("FindAndReplaceDialog.cr_Find", "Find"); // JButton
// Elapsed time: 10 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 339, 349); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 371, 37); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("rtl_kernel_wizard_1.v", 400, 313); // bP
// HMemoryUtils.trashcanNow. Engine heap size: 9,397 MB. GUI used memory: 156 MB. Current time: 3/19/21, 10:14:29 AM CET
// Elapsed time: 12 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_example : rtl_kernel_wizard_1_example (rtl_kernel_wizard_1_example.sv)]", 3, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("rtl_kernel_wizard_1.v", 282, 247); // bP
// Elapsed time: 12 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 215, 372); // bP
selectCodeEditor("rtl_kernel_wizard_1.v", 215, 372, false, false, false, false, true); // bP - Double Click
selectCodeEditor("rtl_kernel_wizard_1.v", 215, 372); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1); // D
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "design_1.v", 7); // m
selectCodeEditor("design_1.v", 488, 159); // G
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 17 seconds
selectCodeEditor("design_1.v", 130, 185); // G
selectCodeEditor("design_1.v", 130, 185, false, false, false, false, true); // G - Double Click
selectCodeEditor("design_1.v", 130, 185); // G
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_design_1 : design_1 (design_1.bd)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_design_1 : design_1 (design_1.bd)]", 3, true, false, false, false, false, true); // D - Double Click - Node
// bz (cr):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd} 
dismissDialog("Open Block Design"); // bz
// Elapsed time: 52 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "design_1.v", 6); // m
selectCodeEditor("design_1.v", 233, 158); // G
selectCodeEditor("design_1.v", 233, 158); // G
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "rtl_kernel_wizard_1_example.sv", 4); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Editor", 2); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "rtl_kernel_wizard_1.v", 1); // m
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bz (cr):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 16 
// Tcl Message: [Fri Mar 19 10:16:50 2021] Launched synth_1... Run output will be captured here: /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bz
selectCodeEditor("rtl_kernel_wizard_1.v", 100, 175); // bP
// TclEventType: RUN_STATUS_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_control_s_axi : rtl_kernel_wizard_1_control_s_axi (rtl_kernel_wizard_1_control_s_axi.v)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_control_s_axi : rtl_kernel_wizard_1_control_s_axi (rtl_kernel_wizard_1_control_s_axi.v)]", 2, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("rtl_kernel_wizard_1_control_s_axi.v", 179, 173); // bP
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("rtl_kernel_wizard_1.v", 349, 212); // bP
// Elapsed time: 23 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_control_s_axi : rtl_kernel_wizard_1_control_s_axi (rtl_kernel_wizard_1_control_s_axi.v)]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v), inst_control_s_axi : rtl_kernel_wizard_1_control_s_axi (rtl_kernel_wizard_1_control_s_axi.v)]", 2, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("rtl_kernel_wizard_1_control_s_axi.v", 320, 181); // bP
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("rtl_kernel_wizard_1.v", 206, 131); // bP
// Elapsed time: 13 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 299, 69, false, false, false, true, false); // bP - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_BLOCK_COMMENTS, "Toggle Block Comments"); // ak
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectCodeEditor("rtl_kernel_wizard_1.v", 287, 362); // bP
// ag (cr): Synthesis Completed: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Synthesis Completed"); // ag
selectCodeEditor("rtl_kernel_wizard_1.v", 278, 222); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bz (cr):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 16 
// Tcl Message: [Fri Mar 19 10:18:38 2021] Launched synth_1... Run output will be captured here: /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_STATUS_CHANGE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1); // D
selectCodeEditor("rtl_kernel_wizard_1.v", 744, 155); // bP
// Elapsed time: 34 seconds
selectCodeEditor("rtl_kernel_wizard_1.v", 539, 185); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Synthesis Completed: addNotify
// Elapsed time: 44 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Synthesis Completed"); // ag
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "design_1.v", 5); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kernel.xml", 4); // m
selectCodeEditor("kernel.xml", 586, 133); // bP
// Run Command: PAResourceCommand.PACommandNames_OPEN_FILE
setFileChooser("/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/imports/package_kernel.tcl");
// 'g' command handler elapsed time: 4 seconds
selectCodeEditor("package_kernel.tcl", 409, 310); // bP
selectCodeEditor("package_kernel.tcl", 151, 195); // bP
selectCodeEditor("package_kernel.tcl", 137, 183); // bP
typeControlKey((HResource) null, "package_kernel.tcl", 'c'); // bP
selectCodeEditor("package_kernel.tcl", 573, 67); // bP
// Run Command: PAResourceCommand.PACommandNames_OPEN_FILE
selectComboBox(RDIResource.HJFileChooserRecentListPreview_RECENT_DIRECTORIES, "/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports", 1); // aj
setFileChooser("/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/package_kernel.tcl");
// 'g' command handler elapsed time: 4 seconds
selectCodeEditor("package_kernel.tcl (2)", 233, 340); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "package_kernel.tcl", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "package_kernel.tcl (2)", 8); // m
selectCodeEditor("package_kernel.tcl (2)", 110, 335); // bP
typeControlKey((HResource) null, "package_kernel.tcl (2)", 'v'); // bP
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "package_kernel.tcl", 7); // m
selectCodeEditor("package_kernel.tcl", 395, 224); // bP
selectCodeEditor("package_kernel.tcl", 281, 288); // bP
// Elapsed time: 14 seconds
typeControlKey((HResource) null, "package_kernel.tcl", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "package_kernel.tcl (2)", 8); // m
selectCodeEditor("package_kernel.tcl (2)", 581, 152); // bP
// Elapsed time: 33 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Generate RTL Kernel]", 5, false); // u
// Run Command: PAResourceCommand.PACommandNames_GENERATE_RTL_KERNEL
// a (cr): Generate RTL Kernel: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Generating RTL Kernel : addNotify
// Tcl Message: # -------------------------------------------- 
// Tcl Message: # Start: RTL Kernel Packaging of Netlist 
// Tcl Message: # 
// Tcl Message: source -notrace /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/package_kernel.tcl 
// Tcl Message: # Synth_1 is complete, skipping launching of synth_1 
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xcu280-fsvh2892-2L-e 
// HMemoryUtils.trashcanNow. Engine heap size: 9,508 MB. GUI used memory: 160 MB. Current time: 3/19/21, 10:22:39 AM CET
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 9,607 MB. GUI used memory: 160 MB. Current time: 3/19/21, 10:22:45 AM CET
// [GUI Memory]: 261 MB (+24862kb) [00:42:22]
// Xgd.load filename: /opt/Xilinx/Vivado/2020.2/data/parts/xilinx/virtexuplusHBM/devint/virtexuplusHBM/xcu280/xcu280.xgd; ZipEntry: xcu280_detail.xgd elapsed time: 1.8s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 2.2s
// TclEventType: DESIGN_NEW
// [GUI Memory]: 309 MB (+36718kb) [00:42:25]
// [Engine Memory]: 10,072 MB (+355947kb) [00:42:25]
// [GUI Memory]: 327 MB (+2809kb) [00:42:25]
// [GUI Memory]: 349 MB (+5855kb) [00:42:25]
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2589 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.73 . Memory (MB): peak = 11442.551 ; gain = 0.000 ; free physical = 443014 ; free virtual = 534677 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 695 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11442.551 ; gain = 0.000 ; free physical = 442770 ; free virtual = 534432 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 344 instances were transformed.   CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 264 instances   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 80 instances  
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 4.1s
// Tcl Message: open_run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 11903.395 ; gain = 460.844 ; free physical = 442383 ; free virtual = 534045 
// TclEventType: NETLIST_UPDATE
// RouteApi: Load Engine Xgd Thread Join Forever
// Tcl Message: rename_ref -prefix_all rtl_kernel_wizard_1_ 
// TclEventType: NETLIST_UPDATE
// HMemoryUtils.trashcanNow. Engine heap size: 10,241 MB. GUI used memory: 276 MB. Current time: 3/19/21, 10:22:53 AM CET
// Tcl Message: INFO: [Coretcl 2-1174] Renamed 1173 cell refs. 
// Tcl Message: write_checkpoint /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: INFO: [Timing 38-480] Writing timing data to binary archive. 
// Tcl Message: Writing placer database... Writing XDEF routing. Writing XDEF routing logical nets. Writing XDEF routing special nets. 
// Tcl Message: Write XDEF Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.21 . Memory (MB): peak = 12371.113 ; gain = 57.664 ; free physical = 441816 ; free virtual = 533499 
// HMemoryUtils.trashcanNow. Engine heap size: 10,560 MB. GUI used memory: 276 MB. Current time: 3/19/21, 10:23:09 AM CET
// Tcl Message: INFO: [Common 17-1381] The checkpoint '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp' has been generated. 
// Tcl Message: write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 12389.070 ; gain = 218.602 ; free physical = 441844 ; free virtual = 533533 
// Tcl Message: write_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc 
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 10,553 MB. GUI used memory: 281 MB. Current time: 3/19/21, 10:23:15 AM CET
// Engine heap size: 10,553 MB. GUI used memory: 282 MB. Current time: 3/19/21, 10:23:15 AM CET
// WARNING: HEventQueue.dispatchEvent() is taking  1779 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// Tcl Message: package_project_dcp_and_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 mpifr kernel rtl_kernel_wizard_1 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PROJECT_CLOSE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. 
// Tcl Message: ipx::package_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 12389.070 ; gain = 0.000 ; free physical = 442230 ; free virtual = 533945 
// Tcl Message: INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'mac0_m'. 
// Tcl Message: ERROR: [IP_Flow 19-5903] Bus Interface 'ap_rst_n': There must be a clock with ASSOCIATED_RESET parameter for this Reset interface. 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '250000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. 
// Tcl Message: ERROR: [Ipptcl 7-1485] check_integrity: Integrity check failed. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::check_integrity' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::check_integrity' failed due to earlier errors.  
// 'aQ' command handler elapsed time: 69 seconds
// HOptionPane Error: 'Errors encountered. Please see the Tcl Console or the Messages for details. (Generate RTL Kernel)'
// Elapsed time: 68 seconds
dismissDialog("Generating RTL Kernel"); // bz
selectButton("OptionPane.button", "OK"); // JButton
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 580, 29); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 580, 29, false, false, false, false, true); // dS - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 313, 22); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 313, 22, false, false, false, false, true); // dS - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("package_kernel.tcl (2)", 163, 191); // bP
// Elapsed time: 15 seconds
selectCodeEditor("package_kernel.tcl (2)", 163, 191); // bP
// Elapsed time: 19 seconds
selectCodeEditor("package_kernel.tcl (2)", 283, 248); // bP
selectCodeEditor("package_kernel.tcl (2)", 121, 251); // bP
// Elapsed time: 38 seconds
selectCodeEditor("package_kernel.tcl (2)", 132, 302); // bP
selectCodeEditor("package_kernel.tcl (2)", 132, 302, false, false, false, false, true); // bP - Double Click
selectCodeEditor("package_kernel.tcl (2)", 124, 297); // bP
selectCodeEditor("package_kernel.tcl (2)", 124, 297, false, false, false, false, true); // bP - Double Click
// Elapsed time: 19 seconds
selectButton(PAResourceItoN.MainToolbarMgr_OPEN, (String) null); // aF
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent Project"); // ah
selectMenu(PAResourceItoN.MainToolbarMgr_OPEN_RECENT_CHECKPOINT, "Open Recent Checkpoint"); // ah
selectMenu(PAResourceItoN.MainToolbarMgr_OPEN_RECENT_FILE, "Open Recent File"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT, "Open IP-XACT File..."); // ak
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT
setFileChooser("/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml");
// bz (cr):  Open IP-XACT File : addNotify
// 's' command handler elapsed time: 5 seconds
// bz (cr):  Open IP-XACT File : addNotify
dismissDialog("Open IP-XACT File"); // bz
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::open_ipxact_file /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
dismissDialog("Open IP-XACT File"); // bz
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 5); // M
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "ap_rst_n ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 6, "ap_rst_n", 0, true); // M - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "ap_rst_n ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 6, "ap_rst_n", 0, true, false, false, false, true, false); // M - Popup Trigger - Node
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_ASSOCIATE_CLOCKS, "Associate Clocks..."); // ak
// bp (cr): Associate Clocks: addNotify
selectCheckBox((HResource) null, "ap_clk", true); // g: TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::associate_bus_interfaces -clock ap_clk -reset ap_rst_n [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst_n'. 
dismissDialog("Associate Clocks"); // bp
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 349, 161); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 349, 161, false, false, false, false, true); // dS - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 349, 161); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 349, 161, false, false, false, true, false); // dS - Popup Trigger
selectMenuItem(RDIResource.TclConsoleView_COPY, "Copy"); // ak
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "package_kernel.tcl (2)", 8); // m
selectCodeEditor("package_kernel.tcl (2)", 602, 366); // bP
selectCodeEditor("package_kernel.tcl (2)", 376, 218); // bP
typeControlKey((HResource) null, "package_kernel.tcl (2)", 'v'); // bP
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 522, 72); // dS
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Generate RTL Kernel]", 5, false); // u
// Run Command: PAResourceCommand.PACommandNames_GENERATE_RTL_KERNEL
// a (cr): Generate RTL Kernel: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Generating RTL Kernel : addNotify
dismissDialog("Generate RTL Kernel"); // a
// Tcl Message: # -------------------------------------------- 
// Tcl Message: # Start: RTL Kernel Packaging of Netlist 
// Tcl Message: # 
// Tcl Message: source -notrace /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/package_kernel.tcl 
// Tcl Message: # Synth_1 is complete, skipping launching of synth_1 
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xcu280-fsvh2892-2L-e 
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 10,473 MB. GUI used memory: 195 MB. Current time: 3/19/21, 10:27:10 AM CET
// Xgd.load filename: /opt/Xilinx/Vivado/2020.2/data/parts/xilinx/virtexuplusHBM/devint/virtexuplusHBM/xcu280/xcu280.xgd; ZipEntry: xcu280_detail.xgd elapsed time: 1.4s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1.6s
// TclEventType: DESIGN_NEW
// [GUI Memory]: 374 MB (+7565kb) [00:46:49]
// [Engine Memory]: 10,712 MB (+143288kb) [00:46:49]
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1994 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.74 . Memory (MB): peak = 12389.070 ; gain = 0.000 ; free physical = 442066 ; free virtual = 533781 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 695 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 12389.070 ; gain = 0.000 ; free physical = 441850 ; free virtual = 533565 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 344 instances were transformed.   CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 264 instances   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 80 instances  
// Tcl Message: open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 12542.680 ; gain = 153.609 ; free physical = 441537 ; free virtual = 533252 
// TclEventType: NETLIST_UPDATE
// RouteApi: Load Engine Xgd Thread Join Forever
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 3.8s
// Tcl Message: rename_ref -prefix_all rtl_kernel_wizard_1_ 
// TclEventType: NETLIST_UPDATE
// HMemoryUtils.trashcanNow. Engine heap size: 10,951 MB. GUI used memory: 284 MB. Current time: 3/19/21, 10:27:16 AM CET
// Tcl Message: INFO: [Coretcl 2-1174] Renamed 1173 cell refs. 
// Tcl Message: write_checkpoint /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: INFO: [Timing 38-480] Writing timing data to binary archive. 
// Tcl Message: Writing placer database... Writing XDEF routing. Writing XDEF routing logical nets. Writing XDEF routing special nets. 
// Tcl Message: Write XDEF Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.21 . Memory (MB): peak = 12890.949 ; gain = 17.809 ; free physical = 441203 ; free virtual = 532909 
// Tcl Message: INFO: [Common 17-1381] The checkpoint '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp' has been generated. 
// Tcl Message: write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 12894.926 ; gain = 21.785 ; free physical = 441223 ; free virtual = 532938 
// Tcl Message: write_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc 
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 11,045 MB. GUI used memory: 285 MB. Current time: 3/19/21, 10:27:36 AM CET
// Engine heap size: 11,046 MB. GUI used memory: 286 MB. Current time: 3/19/21, 10:27:36 AM CET
// WARNING: HEventQueue.dispatchEvent() is taking  1656 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// Tcl Message: # Removing Directory: '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1' 
// Tcl Message: package_project_dcp_and_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 mpifr kernel rtl_kernel_wizard_1 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PROJECT_CLOSE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. 
// Tcl Message: ipx::package_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 12894.926 ; gain = 0.000 ; free physical = 441642 ; free virtual = 533357 
// Tcl Message: INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'mac0_m'. 
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ERROR: [IP_Flow 19-5903] Bus Interface 'ap_rst_n': There must be a clock with ASSOCIATED_RESET parameter for this Reset interface. 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. 
// Tcl Message: ERROR: [Ipptcl 7-1485] check_integrity: Integrity check failed. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::check_integrity' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::check_integrity' failed due to earlier errors.  
// 'aQ' command handler elapsed time: 64 seconds
// HOptionPane Error: 'Errors encountered. Please see the Tcl Console or the Messages for details. (Generate RTL Kernel)'
// Elapsed time: 62 seconds
dismissDialog("Generating RTL Kernel"); // bz
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton("OptionPane.button", "OK"); // JButton
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - rtl_kernel_wizard_1", 9); // m
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 5); // M
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "ap_rst_n ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 6, "ap_rst_n", 0, true); // M - Node
// Elapsed time: 18 seconds
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "ap_rst_n ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 6, "ap_rst_n", 0, true, false, false, false, true, false); // M - Popup Trigger - Node
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_EDIT_INTERFACE, "Edit Interface..."); // ak
// H (cr): Edit Interface: addNotify
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PORT_MAPPING, "Port Mapping", 1); // I
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PARAMETERS, "Parameters", 2); // I
expandTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated]", 0); // T
collapseTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated]", 0); // T
expandTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Optional]", 2); // T
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Optional, TYPE]", 3, false); // T
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Requires User Setting]", 1, false); // T
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
// [GUI Memory]: 399 MB (+6533kb) [00:48:33]
dismissDialog("Edit Interface"); // H
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "ap_clk ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 7, "ap_clk", 0, true); // M - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "ap_clk ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 7, "ap_clk", 0, true, false, false, false, true, false); // M - Popup Trigger - Node
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_EDIT_INTERFACE, "Edit Interface..."); // ak
// [GUI Memory]: 425 MB (+6604kb) [00:48:40]
// H (cr): Edit Interface: addNotify
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PARAMETERS, "Parameters", 2); // I
selectTreeTable(PAResourceAtoD.BusParameterFacetTable_BUS_PARAMETER_FACET_TABLE, "ASSOCIATED_RESET ;  ; ap_rst_n", 1, "ASSOCIATED_RESET", 0, false); // M
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
// [GUI Memory]: 457 MB (+11217kb) [00:48:51]
dismissDialog("Edit Interface"); // H
// Elapsed time: 10 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 310, 29); // dS
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "package_kernel.tcl (2)", 8); // m
selectCodeEditor("package_kernel.tcl (2)", 452, 216); // bP
selectCodeEditor("package_kernel.tcl (2)", 452, 216, false, false, false, false, true); // bP - Double Click
selectCodeEditor("package_kernel.tcl (2)", 452, 216); // bP
selectCodeEditor("package_kernel.tcl (2)", 393, 97); // bP
// Elapsed time: 26 seconds
selectCodeEditor("package_kernel.tcl (2)", 549, 156); // bP
selectCodeEditor("package_kernel.tcl (2)", 487, 150); // bP
selectCodeEditor("package_kernel.tcl (2)", 446, 144); // bP
typeControlKey((HResource) null, "package_kernel.tcl (2)", 'v'); // bP
// Elapsed time: 11 seconds
selectCodeEditor("package_kernel.tcl (2)", 437, 170); // bP
// Elapsed time: 11 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1098, 162); // dS
selectCodeEditor("package_kernel.tcl (2)", 347, 207); // bP
selectCodeEditor("package_kernel.tcl (2)", 347, 207); // bP
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Generate RTL Kernel]", 5, false); // u
// Run Command: PAResourceCommand.PACommandNames_GENERATE_RTL_KERNEL
// a (cr): Generate RTL Kernel: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Generating RTL Kernel : addNotify
dismissDialog("Generate RTL Kernel"); // a
// Tcl Message: # -------------------------------------------- 
// Tcl Message: # Start: RTL Kernel Packaging of Netlist 
// Tcl Message: # 
// Tcl Message: source -notrace /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/package_kernel.tcl 
// Tcl Message: # Synth_1 is complete, skipping launching of synth_1 
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xcu280-fsvh2892-2L-e 
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 10,972 MB. GUI used memory: 239 MB. Current time: 3/19/21, 10:31:40 AM CET
// Xgd.load filename: /opt/Xilinx/Vivado/2020.2/data/parts/xilinx/virtexuplusHBM/devint/virtexuplusHBM/xcu280/xcu280.xgd; ZipEntry: xcu280_detail.xgd elapsed time: 1.2s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1.5s
// TclEventType: DESIGN_NEW
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1997 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.79 . Memory (MB): peak = 12894.926 ; gain = 0.000 ; free physical = 441408 ; free virtual = 533124 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 695 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 12894.926 ; gain = 0.000 ; free physical = 441195 ; free virtual = 532911 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 344 instances were transformed.   CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 264 instances   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 80 instances  
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 3.8s
// [Engine Memory]: 11,459 MB (+220917kb) [00:51:21]
// Tcl Message: open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 13035.492 ; gain = 140.566 ; free physical = 440951 ; free virtual = 532667 
// TclEventType: NETLIST_UPDATE
// HMemoryUtils.trashcanNow. Engine heap size: 11,459 MB. GUI used memory: 299 MB. Current time: 3/19/21, 10:31:45 AM CET
// Tcl Message: rename_ref -prefix_all rtl_kernel_wizard_1_ 
// Tcl Message: INFO: [Coretcl 2-1174] Renamed 1173 cell refs. 
// Tcl Message: write_checkpoint /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: INFO: [Timing 38-480] Writing timing data to binary archive. 
// Tcl Message: Writing placer database... Writing XDEF routing. Writing XDEF routing logical nets. Writing XDEF routing special nets. 
// Tcl Message: Write XDEF Complete: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.21 . Memory (MB): peak = 13387.953 ; gain = 11.906 ; free physical = 440621 ; free virtual = 532327 
// Tcl Message: INFO: [Common 17-1381] The checkpoint '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp' has been generated. 
// Tcl Message: write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 13391.930 ; gain = 15.883 ; free physical = 440650 ; free virtual = 532365 
// Tcl Message: write_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc 
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 11,559 MB. GUI used memory: 298 MB. Current time: 3/19/21, 10:32:04 AM CET
// Engine heap size: 11,559 MB. GUI used memory: 299 MB. Current time: 3/19/21, 10:32:04 AM CET
// WARNING: HEventQueue.dispatchEvent() is taking  1679 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// Tcl Message: # Removing Directory: '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1' 
// Tcl Message: package_project_dcp_and_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 mpifr kernel rtl_kernel_wizard_1 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PROJECT_CLOSE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. 
// Tcl Message: ipx::package_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 13391.930 ; gain = 0.000 ; free physical = 441065 ; free virtual = 532781 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst_n'. INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'mac0_m'. 
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 61 seconds
closeView(PAResourceOtoP.PAViews_PACKAGE_IP, "Package IP - rtl_kernel_wizard_1"); // ac
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  2090 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13391.930 ; gain = 0.000 ; free physical = 440949 ; free virtual = 532664 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/gen_udp_u280_ex/ip'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 13391.930 ; gain = 0.000 ; free physical = 440944 ; free virtual = 532659 
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 11,501 MB. GUI used memory: 267 MB. Current time: 3/19/21, 10:32:35 AM CET
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: package_xo  -xo_path /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/exports/rtl_kernel_wizard_1.xo -kernel_name rtl_kernel_wizard_1 -ip_directory /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 -kernel_xml /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/kernel.xml 
// Tcl Message: # Complete: RTL Kernel Packaging of Netlist 
// 'aQ' command handler elapsed time: 78 seconds
// Tcl Command: 'file mkdir /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/src/vitis_rtl_kernel/rtl_kernel_wizard_1'
// Elapsed time: 14 seconds
dismissDialog("Generating RTL Kernel"); // bz
// Tcl Message: file mkdir /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/src/vitis_rtl_kernel/rtl_kernel_wizard_1 
// Elapsed time: 29 seconds
selectButton("OptionPane.button", "No"); // JButton
selectCodeEditor("package_kernel.tcl (2)", 246, 344); // bP
selectCodeEditor("package_kernel.tcl (2)", 517, 187); // bP
// Elapsed time: 15 seconds
selectButton(PAResourceItoN.MainToolbarMgr_OPEN, (String) null); // aF
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent Project"); // ah
selectMenu(PAResourceItoN.MainToolbarMgr_OPEN_RECENT_CHECKPOINT, "Open Recent Checkpoint"); // ah
selectMenu(PAResourceItoN.MainToolbarMgr_OPEN_RECENT_FILE, "Open Recent File"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT, "Open IP-XACT File..."); // ak
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT
setFileChooser("/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml");
// bz (cr):  Open IP-XACT File : addNotify
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::open_ipxact_file /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
dismissDialog("Open IP-XACT File"); // bz
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Addressing and Memory", 5); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization GUI", 6); // ar
// TclEventType: IP_LOCK_CHANGE
// Elapsed time: 15 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Identification", 0); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Compatibility", 1); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar
// TclEventType: PACKAGER_UNLOAD_CORE
closeView(PAResourceOtoP.PAViews_PACKAGE_IP, "Package IP - rtl_kernel_wizard_1"); // ac
closeView(PAResourceOtoP.PAViews_PACKAGE_IP, "Package IP - rtl_kernel_wizard_1"); // ac
// Tcl Message: ipx::unload_core /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml 
selectCodeEditor("package_kernel.tcl (2)", 730, 119); // bP
selectButton(RDIResource.HCodeView_FIND_TEXT_IN_FILE, (String) null); // x: FALSE
// Elapsed time: 12 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "4096"); // l
selectCodeEditor("package_kernel.tcl (2)", 305, 180); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "package_kernel.tcl", 7); // m
selectButton(RDIResource.HCodeView_FIND_TEXT_IN_FILE, (String) null); // x: TRUE
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "r"); // l
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "range"); // l
selectCodeEditor("package_kernel.tcl", 382, 5); // bP
selectCodeEditor("package_kernel.tcl", 471, 8); // bP
typeControlKey((HResource) null, "package_kernel.tcl", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "package_kernel.tcl (2)", 8); // m
selectCodeEditor("package_kernel.tcl (2)", 655, 230); // bP
// Elapsed time: 13 seconds
selectCodeEditor("package_kernel.tcl (2)", 507, 188); // bP
typeControlKey((HResource) null, "package_kernel.tcl (2)", 'v'); // bP
selectCodeEditor("package_kernel.tcl (2)", 162, 198); // bP
selectCodeEditor("package_kernel.tcl (2)", 162, 198, false, false, false, false, true); // bP - Double Click
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Generate RTL Kernel]", 5, false); // u
// Run Command: PAResourceCommand.PACommandNames_GENERATE_RTL_KERNEL
// a (cr): Generate RTL Kernel: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Generating RTL Kernel : addNotify
dismissDialog("Generate RTL Kernel"); // a
// Tcl Message: # -------------------------------------------- 
// Tcl Message: # Start: RTL Kernel Packaging of Netlist 
// Tcl Message: # 
// Tcl Message: source -notrace /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/package_kernel.tcl 
// Tcl Message: # Synth_1 is complete, skipping launching of synth_1 
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xcu280-fsvh2892-2L-e 
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 11,477 MB. GUI used memory: 263 MB. Current time: 3/19/21, 10:35:50 AM CET
// Xgd.load filename: /opt/Xilinx/Vivado/2020.2/data/parts/xilinx/virtexuplusHBM/devint/virtexuplusHBM/xcu280/xcu280.xgd; ZipEntry: xcu280_detail.xgd elapsed time: 1.4s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1.5s
// TclEventType: DESIGN_NEW
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1925 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.79 . Memory (MB): peak = 13391.930 ; gain = 0.000 ; free physical = 440669 ; free virtual = 532462 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 695 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 13391.930 ; gain = 0.000 ; free physical = 440458 ; free virtual = 532250 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 344 instances were transformed.   CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 264 instances   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 80 instances  
// Tcl Message: open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 13626.512 ; gain = 234.582 ; free physical = 440200 ; free virtual = 531993 
// TclEventType: NETLIST_UPDATE
// RouteApi: Load Engine Xgd Thread Join Forever
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 3.8s
// Tcl Message: rename_ref -prefix_all rtl_kernel_wizard_1_ 
// TclEventType: NETLIST_UPDATE
// HMemoryUtils.trashcanNow. Engine heap size: 12,007 MB. GUI used memory: 382 MB. Current time: 3/19/21, 10:35:57 AM CET
// Tcl Message: INFO: [Coretcl 2-1174] Renamed 1173 cell refs. 
// Tcl Message: write_checkpoint /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: INFO: [Timing 38-480] Writing timing data to binary archive. 
// Tcl Message: Writing placer database... Writing XDEF routing. Writing XDEF routing logical nets. Writing XDEF routing special nets. 
// Tcl Message: Write XDEF Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.21 . Memory (MB): peak = 13986.441 ; gain = 56.664 ; free physical = 439869 ; free virtual = 531653 
// [Engine Memory]: 12,161 MB (+135741kb) [00:55:42]
// Tcl Message: INFO: [Common 17-1381] The checkpoint '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp' has been generated. 
// Tcl Message: write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 13990.418 ; gain = 65.633 ; free physical = 439889 ; free virtual = 531690 
// Tcl Message: write_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc 
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 12,160 MB. GUI used memory: 385 MB. Current time: 3/19/21, 10:36:16 AM CET
// Engine heap size: 12,160 MB. GUI used memory: 385 MB. Current time: 3/19/21, 10:36:16 AM CET
// WARNING: HEventQueue.dispatchEvent() is taking  1612 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// Tcl Message: # Removing Directory: '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1' 
// Tcl Message: package_project_dcp_and_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 mpifr kernel rtl_kernel_wizard_1 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PROJECT_CLOSE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. 
// Tcl Message: ipx::package_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 13990.418 ; gain = 0.000 ; free physical = 440293 ; free virtual = 532095 
// Tcl Message: INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst_n'. INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'mac0_m'. 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1845 ms.
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 13990.418 ; gain = 0.000 ; free physical = 440189 ; free virtual = 531991 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/gen_udp_u280_ex/ip'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 13990.418 ; gain = 0.000 ; free physical = 440183 ; free virtual = 531985 
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// [GUI Memory]: 486 MB (+6126kb) [00:56:16]
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// [GUI Memory]: 516 MB (+6126kb) [00:56:19]
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 12,113 MB. GUI used memory: 340 MB. Current time: 3/19/21, 10:36:44 AM CET
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: # Removing existing XO file: '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/exports/rtl_kernel_wizard_1.xo' 
// Tcl Message: package_xo  -xo_path /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/exports/rtl_kernel_wizard_1.xo -kernel_name rtl_kernel_wizard_1 -ip_directory /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 -kernel_xml /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/kernel.xml 
// Tcl Message: # Complete: RTL Kernel Packaging of Netlist 
// 'aQ' command handler elapsed time: 78 seconds
// Tcl Command: 'file mkdir /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/src/vitis_rtl_kernel/rtl_kernel_wizard_1'
// Elapsed time: 76 seconds
dismissDialog("Generating RTL Kernel"); // bz
// Tcl Message: file mkdir /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/src/vitis_rtl_kernel/rtl_kernel_wizard_1 
selectButton("OptionPane.button", "Yes"); // JButton
selectButton("OptionPane.button", "No"); // JButton
// Elapsed time: 58 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectButton(PAResourceItoN.MainToolbarMgr_OPEN, (String) null); // aF
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent Project"); // ah
selectMenu(PAResourceItoN.MainToolbarMgr_OPEN_RECENT_CHECKPOINT, "Open Recent Checkpoint"); // ah
selectMenu(PAResourceItoN.MainToolbarMgr_OPEN_RECENT_FILE, "Open Recent File"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT, "Open IP-XACT File..."); // ak
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT
setFileChooser("/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml");
// bz (cr):  Open IP-XACT File : addNotify
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::open_ipxact_file /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml 
// TclEventType: PACKAGER_OBJECT_CHANGE
dismissDialog("Open IP-XACT File"); // bz
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Addressing and Memory", 5); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar
// TclEventType: PACKAGER_UNLOAD_CORE
closeView(PAResourceOtoP.PAViews_PACKAGE_IP, "Package IP - rtl_kernel_wizard_1"); // ac
closeView(PAResourceOtoP.PAViews_PACKAGE_IP, "Package IP - rtl_kernel_wizard_1"); // ac
// Tcl Message: ipx::unload_core /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml 
// Elapsed time: 171 seconds
selectCodeEditor("package_kernel.tcl (2)", 260, 129); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "package_kernel.tcl", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "design_1.v", 5); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kernel.xml", 4); // m
selectCodeEditor("kernel.xml", 577, 215); // bP
// HMemoryUtils.trashcanNow. Engine heap size: 12,047 MB. GUI used memory: 334 MB. Current time: 3/19/21, 11:06:49 AM CET
// Elapsed time: 1707 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("rtl_kernel_wizard_1.v", 235, 143); // bP
// Elapsed time: 10 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // ah
selectMenuItem(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr"); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// HOptionPane Error: 'Can't open project 'prj'. Please verify that the project still exists. (Open Project)'
selectButton("OptionPane.button", "OK"); // JButton
// Elapsed time: 378 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kernel.xml", 4); // m
selectCodeEditor("kernel.xml", 808, 164); // bP
selectCodeEditor("kernel.xml", 1039, 279); // bP
selectCodeEditor("kernel.xml", 1039, 279, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "kernel.xml", 'v'); // bP
selectCodeEditor("kernel.xml", 1020, 295); // bP
selectCodeEditor("kernel.xml", 1020, 295, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "kernel.xml", 'v'); // bP
selectCodeEditor("kernel.xml", 1019, 311); // bP
selectCodeEditor("kernel.xml", 1019, 311, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "kernel.xml", 'v'); // bP
selectCodeEditor("kernel.xml", 1023, 328); // bP
selectCodeEditor("kernel.xml", 1023, 328, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "kernel.xml", 'v'); // bP
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Generate RTL Kernel]", 5, false); // u
// Run Command: PAResourceCommand.PACommandNames_GENERATE_RTL_KERNEL
// a (cr): Generate RTL Kernel: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Generating RTL Kernel : addNotify
dismissDialog("Generate RTL Kernel"); // a
// Tcl Message: # -------------------------------------------- 
// Tcl Message: # Start: RTL Kernel Packaging of Netlist 
// Tcl Message: # 
// Tcl Message: source -notrace /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/package_kernel.tcl 
// Tcl Message: # Synth_1 is complete, skipping launching of synth_1 
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xcu280-fsvh2892-2L-e 
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 12,052 MB. GUI used memory: 331 MB. Current time: 3/19/21, 11:17:03 AM CET
// Xgd.load filename: /opt/Xilinx/Vivado/2020.2/data/parts/xilinx/virtexuplusHBM/devint/virtexuplusHBM/xcu280/xcu280.xgd; ZipEntry: xcu280_detail.xgd elapsed time: 1.3s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1.5s
// TclEventType: DESIGN_NEW
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1913 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.80 . Memory (MB): peak = 13990.418 ; gain = 0.000 ; free physical = 442887 ; free virtual = 531972 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 695 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 13990.418 ; gain = 0.000 ; free physical = 442675 ; free virtual = 531760 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 344 instances were transformed.   CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 264 instances   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 80 instances  
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 3.8s
// Tcl Message: open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 14185.984 ; gain = 195.566 ; free physical = 442448 ; free virtual = 531533 
// TclEventType: NETLIST_UPDATE
// HMemoryUtils.trashcanNow. Engine heap size: 12,566 MB. GUI used memory: 451 MB. Current time: 3/19/21, 11:17:08 AM CET
// Tcl Message: rename_ref -prefix_all rtl_kernel_wizard_1_ 
// Tcl Message: INFO: [Coretcl 2-1174] Renamed 1173 cell refs. 
// Tcl Message: write_checkpoint /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: INFO: [Timing 38-480] Writing timing data to binary archive. 
// Tcl Message: Writing placer database... Writing XDEF routing. Writing XDEF routing logical nets. Writing XDEF routing special nets. 
// Tcl Message: Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.20 . Memory (MB): peak = 14529.965 ; gain = 46.711 ; free physical = 442106 ; free virtual = 531184 
// Tcl Message: INFO: [Common 17-1381] The checkpoint '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp' has been generated. 
// Tcl Message: write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 14533.941 ; gain = 50.688 ; free physical = 442134 ; free virtual = 531218 
// Tcl Message: write_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc 
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 12,679 MB. GUI used memory: 453 MB. Current time: 3/19/21, 11:17:27 AM CET
// Engine heap size: 12,679 MB. GUI used memory: 454 MB. Current time: 3/19/21, 11:17:27 AM CET
// WARNING: HEventQueue.dispatchEvent() is taking  1596 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// Tcl Message: # Removing Directory: '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1' 
// Tcl Message: package_project_dcp_and_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 mpifr kernel rtl_kernel_wizard_1 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PROJECT_CLOSE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. 
// Tcl Message: ipx::package_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 14533.941 ; gain = 0.000 ; free physical = 442542 ; free virtual = 531627 
// Tcl Message: INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst_n'. INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'mac0_m'. 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1849 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 14533.941 ; gain = 0.000 ; free physical = 442439 ; free virtual = 531524 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/gen_udp_u280_ex/ip'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14533.941 ; gain = 0.000 ; free physical = 442437 ; free virtual = 531522 
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// [GUI Memory]: 557 MB (+15460kb) [01:37:29]
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// [GUI Memory]: 587 MB (+1985kb) [01:37:31]
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 12,653 MB. GUI used memory: 408 MB. Current time: 3/19/21, 11:17:56 AM CET
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: # Removing existing XO file: '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/exports/rtl_kernel_wizard_1.xo' 
// Tcl Message: package_xo  -xo_path /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/exports/rtl_kernel_wizard_1.xo -kernel_name rtl_kernel_wizard_1 -ip_directory /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 -kernel_xml /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/kernel.xml 
// Tcl Message: # Complete: RTL Kernel Packaging of Netlist 
// 'aQ' command handler elapsed time: 77 seconds
// Tcl Command: 'file mkdir /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/src/vitis_rtl_kernel/rtl_kernel_wizard_1'
// Elapsed time: 76 seconds
dismissDialog("Generating RTL Kernel"); // bz
// Tcl Message: file mkdir /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/src/vitis_rtl_kernel/rtl_kernel_wizard_1 
// Elapsed time: 456 seconds
selectButton("OptionPane.button", "Yes"); // JButton
selectButton("OptionPane.button", "No"); // JButton
selectCodeEditor("kernel.xml", 356, 189); // bP
// Elapsed time: 19 seconds
selectCodeEditor("kernel.xml", 341, 337); // bP
// Elapsed time: 10 seconds
selectCodeEditor("kernel.xml", 848, 32); // bP
// Elapsed time: 46 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rtl_kernel_wizard_1 (rtl_kernel_wizard_1.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("rtl_kernel_wizard_1.v", 276, 267); // bP
// HMemoryUtils.trashcanNow. Engine heap size: 12,582 MB. GUI used memory: 398 MB. Current time: 3/19/21, 11:47:59 AM CET
// Elapsed time: 1381 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // ah
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectButton("OptionPane.button", "Cancel"); // JButton
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_OPEN_PROJECT, "Open..."); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// Run Command: PAResourceCommand.PACommandNames_OPEN_PROJECT
// Elapsed time: 16 seconds
selectComboBox(RDIResource.HJFileChooserRecentListPreview_RECENT_DIRECTORIES, "/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj", 13); // aj
setFileChooser("/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr");
// bz (cr):  Open Project : addNotify
// Opening Vivado Project: /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr. Version: Vivado v2020.2 
selectButton("OptionPane.button", "No"); // JButton
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: DESIGN_MODE_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: open_project /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PR_PARTITION_RM_NEW
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 12,760 MB. GUI used memory: 401 MB. Current time: 3/19/21, 11:50:44 AM CET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [Engine Memory]: 12,943 MB (+182120kb) [02:10:35]
// WARNING: HEventQueue.dispatchEvent() is taking  4832 ms.
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [Common 17-14] Message 'IP_Flow 19-3664' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// HMemoryUtils.trashcanNow. Engine heap size: 12,959 MB. GUI used memory: 476 MB. Current time: 3/19/21, 11:51:00 AM CET
// Project name: prj; location: /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj; part: xcu280-fsvh2892-2L-e
// 'i' command handler elapsed time: 42 seconds
// TclEventType: FILE_SET_CHANGE
// Tcl Message: open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 14790.434 ; gain = 256.492 ; free physical = 425185 ; free virtual = 516296 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 20 seconds
dismissDialog("Open Project"); // bz
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 1251 ms. Increasing delay to 3000 ms.
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectTab((HResource) null, (HResource) null, "Log", 2); // aK
selectTree(PAResourceItoN.LogPanel_LOG_NAVIGATOR, "[Out-of-Context Module Runs]", 4, false); // a
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// PAPropertyPanels.initPanels (pfm_dynamic.bd) elapsed time: 0.2s
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, my_rm, Block Designs, pfm_dynamic]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, my_rm, XDC, pfm_dynamic_ooc_copy.xdc]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, my_rm, XDC, pfm_dynamic_ooc_copy.xdc]", 6, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, my_rm, Block Designs, pfm_dynamic]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, my_rm, Block Designs, pfm_dynamic, pfm_dynamic_psreset_gate_pr_data_0]", 16, true, false, false, false, false, true); // D - Double Click - Node
// bz (cr):  Open Block Design : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// Tcl Message: open_bd_design {/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd} 
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_OPEN_DIAGRAM
// WARNING: HEventQueue.dispatchEvent() is taking  2441 ms.
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Tcl Message: open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 15587.816 ; gain = 0.000 ; free physical = 432820 ; free virtual = 523929 
// HMemoryUtils.trashcanNow. Engine heap size: 13,072 MB. GUI used memory: 513 MB. Current time: 3/19/21, 11:51:35 AM CET
dismissDialog("Open Block Design"); // bz
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Editor", 1); // m
// Elapsed time: 63 seconds
selectTab((HResource) null, (HResource) null, "Log", 2); // aK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // m
// [GUI Memory]: 621 MB (+4904kb) [02:12:42]
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Editor", 2); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Map", 3); // m
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "kernel.xml", 4); // m
selectCodeEditor("kernel.xml", 598, 92); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 142 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // az
selectTree(PAResourceItoN.LogPanel_LOG_NAVIGATOR, "[Out-of-Context Module Runs]", 1, true); // a - Node
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 181 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Netlist Analysis, Open Synthesized Design]", 8, true); // u - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_NETLIST_DESIGN
// bz (cr):  Open Synthesized Design : addNotify
// Tcl Message: link_design -name netlist_1 
// Tcl Message: Command: link_design -name netlist_1 Design is defaulting to srcset: sources_1 Design is defaulting to constrset: constrs_1 Design is defaulting to dcp part: xcu280-fsvh2892-2L-e Design is defaulting to dcp top: pfm_top_wrapper 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a
// 'dV' command handler elapsed time: 4 seconds
// HMemoryUtils.trashcanNow. Engine heap size: 13,277 MB. GUI used memory: 527 MB. Current time: 3/19/21, 11:59:09 AM CET
// HMemoryUtils.trashcanNow. Engine heap size: 13,573 MB. GUI used memory: 519 MB. Current time: 3/19/21, 11:59:29 AM CET
// [Engine Memory]: 13,601 MB (+11048kb) [02:19:14]
// HMemoryUtils.trashcanNow. Engine heap size: 13,818 MB. GUI used memory: 519 MB. Current time: 3/19/21, 11:59:49 AM CET
// Elapsed time: 60 seconds
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aK
// HMemoryUtils.trashcanNow. Engine heap size: 13,869 MB. GUI used memory: 519 MB. Current time: 3/19/21, 12:00:04 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 14,150 MB. GUI used memory: 523 MB. Current time: 3/19/21, 12:00:24 PM CET
// [Engine Memory]: 14,621 MB (+357202kb) [02:20:12]
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// HMemoryUtils.trashcanNow. Engine heap size: 14,726 MB. GUI used memory: 518 MB. Current time: 3/19/21, 12:01:14 PM CET
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PHY_BLOCK_NEW
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// HMemoryUtils.trashcanNow. Engine heap size: 14,854 MB. GUI used memory: 518 MB. Current time: 3/19/21, 12:01:34 PM CET
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: SITE_MODIFIED
// TclEventType: PACKAGE_PIN_MODIFIED
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// HMemoryUtils.trashcanNow. Engine heap size: 15,571 MB. GUI used memory: 518 MB. Current time: 3/19/21, 12:01:49 PM CET
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// [Engine Memory]: 15,571 MB (+228776kb) [02:21:28]
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SITE_MODIFIED
// HMemoryUtils.trashcanNow. Engine heap size: 15,663 MB. GUI used memory: 519 MB. Current time: 3/19/21, 12:02:19 PM CET
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PHY_BLOCK_NEW
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_NEW
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_NEW
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_NEW
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PHY_BLOCK_NEW
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: PHY_BLOCK_NEW
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: PHY_BLOCK_NEW
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PHY_RECT_SELECT
// TclEventType: PHY_BLOCK_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// HMemoryUtils.trashcanNow. Engine heap size: 15,784 MB. GUI used memory: 519 MB. Current time: 3/19/21, 12:03:39 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 16,098 MB. GUI used memory: 519 MB. Current time: 3/19/21, 12:03:59 PM CET
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// HMemoryUtils.trashcanNow. Engine heap size: 16,213 MB. GUI used memory: 518 MB. Current time: 3/19/21, 12:04:19 PM CET
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PHY_BLOCK_ADD_INST
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// HMemoryUtils.trashcanNow. Engine heap size: 16,307 MB. GUI used memory: 518 MB. Current time: 3/19/21, 12:04:54 PM CET
// TclEventType: FLOORPLAN_MODIFY
// Elapsed time: 315 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // m
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "System_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 16,312 MB. GUI used memory: 519 MB. Current time: 3/19/21, 12:05:15 PM CET
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "System_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "System_zoom_out"); // E
// [GUI Memory]: 653 MB (+1024kb) [02:24:53]
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// [GUI Memory]: 685 MB (+172kb) [02:24:54]
// TclEventType: DESIGN_NEW
// Xgd.load filename: /opt/Xilinx/Vivado/2020.2/data/parts/xilinx/virtexuplusHBM/devint/virtexuplusHBM/xcu280/xcu280.xgd; ZipEntry: xcu280_detail.xgd elapsed time: 1.8s
// [GUI Memory]: 725 MB (+5767kb) [02:24:54]
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 2.1s
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3514 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 15967.773 ; gain = 0.000 ; free physical = 426873 ; free virtual = 518081 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 6654 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2019.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Chipscope 16-324] Core: pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/ila_0 UUID: 83f9fdcd-fdaa-5a98-8b80-bfdb3e9fc47a  INFO: [Chipscope 16-324] Core: pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/ila_1 UUID: 25df454d-0f23-58e0-b893-c4ca5fdc1a1d  
// Tcl Message: INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [static_impl_early.xdc:183] INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [static_impl_early.xdc:183] 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. [pfm_top_clkwiz_hbm_aclk_0.xdc:57] INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_hbm_aclk_0.xdc:57] INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_kernel_0.xdc:57] INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_kernel2_0.xdc:57] INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_pcie_0.xdc:57] INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_scheduler_0.xdc:57] INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_sysclks_0.xdc:57] 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [pfm_top_microblaze_board_control_0.xdc:8] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_early.xdc] Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc] Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/dont_partition.xdc] Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/dont_partition.xdc] Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper.xdc] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper.xdc] 
// Tcl Message: INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_rtl_kernel_wizard_1_1_0/dcp/pfm_dynamic_rtl_kernel_wizard_1_1_0.dcp' 
// Tcl Message: Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_late.xdc] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_late.xdc] Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 17703.590 ; gain = 109.598 ; free physical = 424731 ; free virtual = 515941 
// Tcl Message: Restored from archive | CPU: 14.130000 secs | Memory: 216.761429 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 17703.590 ; gain = 109.598 ; free physical = 424494 ; free virtual = 515705 
// Tcl Message: Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, and ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, GND, EXT_LPF, FDRE_inst, PR_OUT_DFF[0].FDRE_PER, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, VCC, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, SEQ, PR_OUT_DFF[0].FDRE_PER, VCC, FDRE_inst, GND, BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op/inst' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'Res[0]_INST_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_3/pfm_dynamic_m02_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/m02_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_3/pfm_dynamic_m02_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/m02_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/auto_cc/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/auto_cc/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m03_regslice_0/pfm_dynamic_m03_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/m03_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m03_regslice_0/pfm_dynamic_m03_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/m03_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/auto_cc/inst' 
// Tcl Message: INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc:17] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/auto_cc/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m04_regslice_0/pfm_dynamic_m04_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m04_couplers/m04_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m04_regslice_0/pfm_dynamic_m04_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m04_couplers/m04_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_3/pfm_dynamic_auto_cc_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m04_couplers/auto_cc/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_3/pfm_dynamic_auto_cc_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m04_couplers/auto_cc/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m05_regslice_0/pfm_dynamic_m05_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m05_couplers/m05_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m05_regslice_0/pfm_dynamic_m05_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m05_couplers/m05_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_4/pfm_dynamic_auto_cc_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m05_couplers/auto_cc/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_4/pfm_dynamic_auto_cc_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m05_couplers/auto_cc/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m06_regslice_0/pfm_dynamic_m06_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m06_couplers/m06_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m06_regslice_0/pfm_dynamic_m06_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m06_couplers/m06_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_5/pfm_dynamic_auto_cc_5_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m06_couplers/auto_cc/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_5/pfm_dynamic_auto_cc_5_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m06_couplers/auto_cc/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m07_regslice_0/pfm_dynamic_m07_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m07_couplers/m07_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m07_regslice_0/pfm_dynamic_m07_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m07_couplers/m07_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_6/pfm_dynamic_auto_cc_6_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m07_couplers/auto_cc/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_6/pfm_dynamic_auto_cc_6_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m07_couplers/auto_cc/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m08_regslice_0/pfm_dynamic_m08_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m08_couplers/m08_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m08_regslice_0/pfm_dynamic_m08_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m08_couplers/m08_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_7/pfm_dynamic_auto_cc_7_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m08_couplers/auto_cc/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_7/pfm_dynamic_auto_cc_7_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m08_couplers/auto_cc/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m09_regslice_0/pfm_dynamic_m09_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m09_couplers/m09_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m09_regslice_0/pfm_dynamic_m09_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m09_couplers/m09_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_8/pfm_dynamic_auto_cc_8_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m09_couplers/auto_cc/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_8/pfm_dynamic_auto_cc_8_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m09_couplers/auto_cc/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, GND, SEQ, FDRE_inst, PR_OUT_DFF[0].FDRE_PER, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, VCC, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'VCC, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, FDRE_inst, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'GND, PR_OUT_DFF[0].FDRE_PER, FDRE_inst, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, VCC, and SEQ' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_ddr' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_ddr'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, SEQ, GND, PR_OUT_DFF[0].FDRE_PER, VCC, FDRE_inst, and EXT_LPF' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, FDRE_inst, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, GND, EXT_LPF, PR_OUT_DFF[0].FDRE_PER, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_4/pfm_dynamic_m02_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_4/pfm_dynamic_m02_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, and ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'VCC, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, PR_OUT_DFF[0].FDRE_PER, SEQ, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, FDRE_inst, GND, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'SEQ, PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'SEQ, PR_OUT_DFF[0].FDRE_PER, VCC, FDRE_inst, BSR_OUT_DFF[0].FDRE_BSR, GND, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op/inst' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'Res[0]_INST_0' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/axi_vip_data/inst' 
// Tcl Message: INFO: [Vivado 12-3520] Assignment of 'GND' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc:55] 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/axi_vip_data/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice3_2/inst' 
// Tcl Message: Finished Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice3_2/inst' Parsing XDC File [/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/slice4_3/inst' 
// Tcl Message: INFO: [Project 1-1715] 10 XPM XDC files have been applied to the design. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-1687] 137 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design. 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 18138.996 ; gain = 0.000 ; free physical = 423633 ; free virtual = 514847 
// ExpRunCommands.openSynthResults elapsed time: 391.7s
// OpenDesignTask elapsed time: 391.7s
// Tcl Message: 144 Infos, 503 Warnings, 0 Critical Warnings and 0 Errors encountered. link_design completed successfully 
// Tcl Message: link_design: Time (s): cpu = 00:09:31 ; elapsed = 00:06:31 . Memory (MB): peak = 18158.016 ; gain = 2570.199 ; free physical = 423028 ; free virtual = 514242 
dismissDialog("Open Synthesized Design"); // bz
// Tcl Message: current_project rtl_kernel_wizard_1_ex 
// [Engine Memory]: 16,399 MB (+51789kb) [02:25:10]
// HMemoryUtils.trashcanNow. Engine heap size: 16,407 MB. GUI used memory: 644 MB. Current time: 3/19/21, 12:05:34 PM CET
// Elapsed time: 20 seconds
selectTab((HResource) null, (HResource) null, "Design Runs", 4); // aK
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[pfm_top_wrapper, pfm_top_i (pfm_top)]", 3); // bC
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[pfm_top_wrapper, pfm_top_i (pfm_top), dynamic_region (pfm_dynamic)]", 6); // bC
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 30.8s
// HMemoryUtils.trashcanNow. Engine heap size: 16,686 MB. GUI used memory: 643 MB. Current time: 3/19/21, 12:05:49 PM CET
maximizeFrame(PAResourceOtoP.PAViews_NETLIST, "Netlist"); // az
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[pfm_top_wrapper, pfm_top_i (pfm_top), dynamic_region (pfm_dynamic), rtl_kernel_wizard_1_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0)]", 26); // bC
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[pfm_top_wrapper, pfm_top_i (pfm_top), dynamic_region (pfm_dynamic), rtl_kernel_wizard_1_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0), inst_design_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1)]", 29); // bC
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[pfm_top_wrapper, pfm_top_i (pfm_top), dynamic_region (pfm_dynamic), rtl_kernel_wizard_1_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0), inst_design_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1), cmac_usplus_0 (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0)]", 32); // bC
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[pfm_top_wrapper, pfm_top_i (pfm_top), dynamic_region (pfm_dynamic), rtl_kernel_wizard_1_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0), inst_design_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1), cmac_usplus_0 (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0), inst (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_wrapper)]", 35); // bC
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[pfm_top_wrapper, pfm_top_i (pfm_top), dynamic_region (pfm_dynamic), rtl_kernel_wizard_1_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0), inst_design_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1), cmac_usplus_0 (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0), inst (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_wrapper), design_1_cmac_usplus_0_0_gt_i (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt)]", 40); // bC
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[pfm_top_wrapper, pfm_top_i (pfm_top), dynamic_region (pfm_dynamic), rtl_kernel_wizard_1_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0), inst_design_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1), cmac_usplus_0 (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0), inst (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_wrapper), design_1_cmac_usplus_0_0_gt_i (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt), inst (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtwizard_top)]", 43); // bC
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[pfm_top_wrapper, pfm_top_i (pfm_top), dynamic_region (pfm_dynamic), rtl_kernel_wizard_1_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0), inst_design_1 (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1), cmac_usplus_0 (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0), inst (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_wrapper), design_1_cmac_usplus_0_0_gt_i (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt), inst (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtwizard_top), gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst (pfm_dynamic_rtl_kernel_wizard_1_1_0__rtl_kernel_wizard_1_design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtwizard_gtye4)]", 46); // bC
// WARNING: HEventQueue.dispatchEvent() is taking  1318 ms.
unMaximizeFrame(PAResourceOtoP.PAViews_NETLIST, "Netlist"); // az
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aK
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // l
// Tcl Command: 'set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0]] \; -group [get_clocks -of_objects [get_pins pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/plle4_adv_inst/CLKOUT...'
// Tcl Message: current_project prj 
// bz (cr):  Tcl Command Line : addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 16,820 MB. GUI used memory: 640 MB. Current time: 3/19/21, 12:06:34 PM CET
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. 
// TclEventType: SDC_CONSTRAINT_ADD
// Tcl Message: get_clocks: Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 18848.957 ; gain = 238.598 ; free physical = 421200 ; free virtual = 512420 
// Elapsed time: 14 seconds
dismissDialog("Tcl Command Line"); // bz
// Elapsed time: 13 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // l
// Tcl Command: 'set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0]] \; -group [get_clocks -of_objects [get_pins pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/plle4_adv_inst/CLKOUT...'
// TclEventType: SDC_CONSTRAINT_ADD
// Elapsed time: 20 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_CONSTRAINTS, "Constraints"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_IMPORT, "Import"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_CONSTRAINTS, "Constraints"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// am (cr): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_DONT_SAVE, "Don't Save"); // a
// bz (cr):  Close Project : addNotify
dismissDialog("Save Project"); // am
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 17,039 MB. GUI used memory: 627 MB. Current time: 3/19/21, 12:07:22 PM CET
// Engine heap size: 17,039 MB. GUI used memory: 654 MB. Current time: 3/19/21, 12:07:22 PM CET
// 'b' command handler elapsed time: 3 seconds
// WARNING: HEventQueue.dispatchEvent() is taking  1119 ms.
// Tcl Message: close_project 
dismissDialog("Close Project"); // bz
// TclEventType: DESIGN_CLOSE
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
// Tcl Message: close_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 18870.949 ; gain = 14.992 ; free physical = 425417 ; free virtual = 516638 
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // ah
selectMenuItem(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr"); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// bz (cr):  Open Project : addNotify
// Opening Vivado Project: /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr. Version: Vivado v2020.2 
selectButton("OptionPane.button", "No"); // JButton
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: DESIGN_MODE_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: open_project /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PR_PARTITION_RM_NEW
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  3267 ms.
// Tcl Message: Scanning sources... Finished scanning sources 
// HMemoryUtils.trashcanNow. Engine heap size: 17,131 MB. GUI used memory: 522 MB. Current time: 3/19/21, 12:07:51 PM CET
// Tcl Message: open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 18952.043 ; gain = 81.094 ; free physical = 425287 ; free virtual = 516507 
// Project name: prj; location: /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj; part: xcu280-fsvh2892-2L-e
// Elapsed time: 18 seconds
dismissDialog("Open Project"); // bz
selectButton(PAResourceQtoS.RunGadget_SHOW_ERROR_AND_CRITICAL_WARNING_MESSAGES, "1 critical warning"); // h
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
selectTab((HResource) null, (HResource) null, "Design Runs", 4); // aK
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 00:10:36 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "config_1", 1, false); // az
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Log", 3); // i
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 00:11:09 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "config_1", 1, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "my_rm_synth_1 ;  ; my_rm ; Synthesis Out-of-date ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:55:16 CET 2021 ; 00:01:30 ; Vivado Synthesis Defaults (Vivado Synthesis 2020) ; Vivado Synthesis Default Reports (Vivado Synthesis 2020) ; xcu280-fsvh2892-2L-e ;  ; Vivado Synthesis Defaults", 3, (String) null, 1, true); // az - Node
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 224 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running place_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 00:13:53 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, (String) null, 19, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running place_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 00:14:14 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, (String) null, 19, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "my_rm_synth_1 ;  ; my_rm ; Synthesis Out-of-date ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:55:16 CET 2021 ; 00:01:30 ; Vivado Synthesis Defaults (Vivado Synthesis 2020) ; Vivado Synthesis Default Reports (Vivado Synthesis 2020) ; xcu280-fsvh2892-2L-e ;  ; Vivado Synthesis Defaults", 3, (String) null, 19, true); // az - Node
// HMemoryUtils.trashcanNow. Engine heap size: 17,146 MB. GUI used memory: 536 MB. Current time: 3/19/21, 12:37:54 PM CET
// Elapsed time: 1567 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running place_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 00:40:47 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, (String) null, 19, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "my_rm_synth_1 ;  ; my_rm ; Synthesis Out-of-date ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:55:16 CET 2021 ; 00:01:30 ; Vivado Synthesis Defaults (Vivado Synthesis 2020) ; Vivado Synthesis Default Reports (Vivado Synthesis 2020) ; xcu280-fsvh2892-2L-e ;  ; Vivado Synthesis Defaults", 3, (String) null, 19, true); // az - Node
// Elapsed time: 502 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running place_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 00:48:50 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, (String) null, 19, false); // az
// HMemoryUtils.trashcanNow. Engine heap size: 17,214 MB. GUI used memory: 534 MB. Current time: 3/19/21, 12:46:34 PM CET
// Elapsed time: 15 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running place_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 00:49:33 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, (String) null, 19, false); // az
// [Engine Memory]: 17,219 MB (+107kb) [03:06:30]
// Elapsed time: 11 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "my_rm_synth_1 ;  ; my_rm ; Synthesis Out-of-date ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:55:16 CET 2021 ; 00:01:30 ; Vivado Synthesis Defaults (Vivado Synthesis 2020) ; Vivado Synthesis Default Reports (Vivado Synthesis 2020) ; xcu280-fsvh2892-2L-e ;  ; Vivado Synthesis Defaults", 3, (String) null, 19, true); // az - Node
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running place_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 00:49:51 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, (String) null, 19, false); // az
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 125 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running place_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 00:51:45 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, (String) null, 19, false); // az
// HMemoryUtils.trashcanNow. Engine heap size: 17,234 MB. GUI used memory: 541 MB. Current time: 3/19/21, 12:49:09 PM CET
// Elapsed time: 20 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running phys_opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 00:51:27 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, (String) null, 19, false); // az
// Elapsed time: 12 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running place_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 00:52:37 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "impl_Performance_Explore", 0, false); // az
// Elapsed time: 10 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running phys_opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 00:51:27 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "impl_1", 0, false); // az
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 13 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running phys_opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 00:53:00 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "impl_Performance_Explore", 0, false); // az
// HMemoryUtils.trashcanNow. Engine heap size: 17,254 MB. GUI used memory: 490 MB. Current time: 3/19/21, 12:50:04 PM CET
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running phys_opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 00:51:27 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "impl_1", 0, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running phys_opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 00:53:00 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "impl_Performance_Explore", 0, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running phys_opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 00:51:27 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "impl_1", 0, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "my_rm_synth_1 ;  ; my_rm ; Synthesis Out-of-date ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:55:16 CET 2021 ; 00:01:30 ; Vivado Synthesis Defaults (Vivado Synthesis 2020) ; Vivado Synthesis Default Reports (Vivado Synthesis 2020) ; xcu280-fsvh2892-2L-e ;  ; Vivado Synthesis Defaults", 3, "my_rm_synth_1", 0, true); // az - Node
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 404 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running phys_opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 00:59:58 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "config_1", 1, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 00:58:56 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "config_1", 1, false); // az
selectButton(PAResourceQtoS.RunGadget_SHOW_ERROR_AND_CRITICAL_WARNING_MESSAGES, "2 critical warnings"); // h
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, impl_1, Place Design, [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.. ]", 9, false); // ah
selectTab((HResource) null, (HResource) null, "Design Runs", 4); // aK
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running phys_opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 01:00:28 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "constrs_1", 2, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 01:00:26 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "config_1", 1, false); // az
maximizeFrame(RDIResource.RDIViews_PROPERTIES, "Properties"); // az
// Elapsed time: 52 seconds
selectButton(PAResourceEtoH.ExpRunPropPanels_FIND, "_find"); // x: TRUE
// Elapsed time: 106 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "slr"); // l
unMaximizeFrame(RDIResource.RDIViews_PROPERTIES, "Properties"); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running phys_opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 01:03:16 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "Running phys_opt_design...", 3, false); // az
// HMemoryUtils.trashcanNow. Engine heap size: 17,294 MB. GUI used memory: 514 MB. Current time: 3/19/21, 1:00:14 PM CET
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 01:03:16 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "Running route_design...", 3, false); // az
// Elapsed time: 36 seconds
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // i
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Log", 3); // i
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running phys_opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 01:03:58 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "constrs_1", 2, false); // az
// PAPropertyPanels.initPanels (impl_Performance_Explore) elapsed time: 0.2s
// Elapsed time: 58 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 01:04:58 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "impl_1", 0, false); // az
// Elapsed time: 33 seconds
selectCodeEditor(PAResourceItoN.LogMonitor_MONITOR, 29, 110); // q
// Elapsed time: 13 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running phys_opt_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 01:05:47 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "Running phys_opt_design...", 3, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 01:05:05 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "Running route_design...", 3, false); // az
// HMemoryUtils.trashcanNow. Engine heap size: 17,319 MB. GUI used memory: 530 MB. Current time: 3/19/21, 1:02:49 PM CET
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 342 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 01:10:55 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "Running route_design...", 3, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 01:08:49 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "Running route_design...", 3, false); // az
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // i
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "my_rm_synth_1 ;  ; my_rm ; Synthesis Out-of-date ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:55:16 CET 2021 ; 00:01:30 ; Vivado Synthesis Defaults (Vivado Synthesis 2020) ; Vivado Synthesis Default Reports (Vivado Synthesis 2020) ; xcu280-fsvh2892-2L-e ;  ; Vivado Synthesis Defaults", 3, "my_rm_synth_1", 0, true); // az - Node
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 01:11:37 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "impl_Performance_Explore", 0, false); // az
// HMemoryUtils.trashcanNow. Engine heap size: 17,339 MB. GUI used memory: 540 MB. Current time: 3/19/21, 1:08:44 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 17,296 MB. GUI used memory: 539 MB. Current time: 3/19/21, 1:38:44 PM CET
// Elapsed time: 1877 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 01:41:18 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "Running route_design...", 3, false); // az
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Log", 3); // i
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 01:42:50 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "Running route_design...", 3, false); // az
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// ag (cr): Bitstream Generation Failed: addNotify
// Elapsed time: 945 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Bitstream Generation Failed"); // ag
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; write_bitstream ERROR ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:57 CET 2021 ; 01:51:15 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "constrs_1", 2, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 11:56:56 CET 2021 ; 01:59:02 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "constrs_1", 2, false); // az
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 394 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// TclEventType: FILE_SET_CHANGE
// bz (cr):  Close Project : addNotify
selectButton("OptionPane.button", "No"); // JButton
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 17,354 MB. GUI used memory: 542 MB. Current time: 3/19/21, 2:02:38 PM CET
// Tcl Message: close_project 
dismissDialog("Close Project"); // bz
// HMemoryUtils.trashcanNow. Engine heap size: 17,264 MB. GUI used memory: 527 MB. Current time: 3/19/21, 2:32:39 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 17,307 MB. GUI used memory: 521 MB. Current time: 3/19/21, 3:02:40 PM CET
// Elapsed time: 4595 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // ah
selectMenuItem(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr"); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// bz (cr):  Open Project : addNotify
// Opening Vivado Project: /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr. Version: Vivado v2020.2 
selectButton("OptionPane.button", "No"); // JButton
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: DESIGN_MODE_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: open_project /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PR_PARTITION_RM_NEW
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  3079 ms.
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 19760.438 ; gain = 0.000 ; free physical = 417566 ; free virtual = 508896 
// HMemoryUtils.trashcanNow. Engine heap size: 17,423 MB. GUI used memory: 616 MB. Current time: 3/19/21, 3:19:35 PM CET
// Project name: prj; location: /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj; part: xcu280-fsvh2892-2L-e
// Elapsed time: 17 seconds
dismissDialog("Open Project"); // bz
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 18 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 14:07:27 CET 2021 ; 01:12:24 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "Running route_design...", 3, false); // az
// PAPropertyPanels.initPanels (impl_1) elapsed time: 0.2s
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Log", 3); // i
// Elapsed time: 15 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ; 157573 ; 273000 ; 352.5 ; 0 ; 4 ; Fri Mar 19 14:07:26 CET 2021 ; 01:12:37 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "Running route_design...", 3, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 14:07:27 CET 2021 ; 01:12:37 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "Running route_design...", 3, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ; 157573 ; 273000 ; 352.5 ; 0 ; 4 ; Fri Mar 19 14:07:26 CET 2021 ; 01:12:50 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "Running route_design...", 3, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Fri Mar 19 14:07:27 CET 2021 ; 01:12:47 ; Vivado Implementation Defaults* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Default settings for Implementation.", 0, "Running route_design...", 3, false); // az
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_Performance_Explore ; config_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ;  ; 157573 ; 273000 ; 352.5 ; 0 ; 4 ; Fri Mar 19 14:07:26 CET 2021 ; 01:13:03 ; Performance_Explore* (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xcu280-fsvh2892-2L-e ;  ; Uses multiple algorithms for optimization, placement, and routing to get potentially better results.", 1, "Running route_design...", 3, false); // az
