#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec  7 15:56:04 2019
# Process ID: 44892
# Current directory: D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.runs/synth_1/main.vds
# Journal file: D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 58556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 862.086 ; gain = 176.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/new/main.sv:23]
	Parameter large_pano_start bound to: 489472 - type: integer 
	Parameter large_pano_end bound to: 358638 - type: integer 
	Parameter large_pano_number_of_sectors bound to: 10'b1010100001 
WARNING: [Synth 8-6104] Input port 'sd_reset' has an internal driver [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/new/main.sv:73]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.runs/synth_1/.Xil/Vivado-44892-LAPTOP-CO0VMFOQ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.runs/synth_1/.Xil/Vivado-44892-LAPTOP-CO0VMFOQ/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/new/main.sv:82]
INFO: [Synth 8-6157] synthesizing module 'display_8hex' [D:/_Senior/Semester_1/6.111/final_project/digiteyez/final_project/final_project.srcs/sources_1/new/display_8hex.sv:14]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_8hex' (2#1) [D:/_Senior/Semester_1/6.111/final_project/digiteyez/final_project/final_project.srcs/sources_1/new/display_8hex.sv:14]
INFO: [Synth 8-6157] synthesizing module 'sd_controller' [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_files/sd_controller.v:6]
	Parameter RST bound to: 0 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
	Parameter CMD0 bound to: 2 - type: integer 
	Parameter CMD55 bound to: 3 - type: integer 
	Parameter CMD41 bound to: 4 - type: integer 
	Parameter POLL_CMD bound to: 5 - type: integer 
	Parameter IDLE bound to: 6 - type: integer 
	Parameter READ_BLOCK bound to: 7 - type: integer 
	Parameter READ_BLOCK_WAIT bound to: 8 - type: integer 
	Parameter READ_BLOCK_DATA bound to: 9 - type: integer 
	Parameter READ_BLOCK_CRC bound to: 10 - type: integer 
	Parameter SEND_CMD bound to: 11 - type: integer 
	Parameter RECEIVE_BYTE_WAIT bound to: 12 - type: integer 
	Parameter RECEIVE_BYTE bound to: 13 - type: integer 
	Parameter WRITE_BLOCK_CMD bound to: 14 - type: integer 
	Parameter WRITE_BLOCK_INIT bound to: 15 - type: integer 
	Parameter WRITE_BLOCK_DATA bound to: 16 - type: integer 
	Parameter WRITE_BLOCK_BYTE bound to: 17 - type: integer 
	Parameter WRITE_BLOCK_WAIT bound to: 18 - type: integer 
	Parameter WRITE_DATA_SIZE bound to: 515 - type: integer 
	Parameter BOOT_COUNTER_WAIT bound to: 27'b101111101011110000100000000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_files/sd_controller.v:79]
INFO: [Synth 8-6155] done synthesizing module 'sd_controller' (3#1) [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_files/sd_controller.v:6]
WARNING: [Synth 8-7023] instance 'sd' of module 'sd_controller' has 15 connections declared, but only 12 given [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/new/main.sv:94]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.runs/synth_1/.Xil/Vivado-44892-LAPTOP-CO0VMFOQ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (4#1) [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.runs/synth_1/.Xil/Vivado-44892-LAPTOP-CO0VMFOQ/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element im_pos_counter_reg was removed.  [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/new/main.sv:134]
WARNING: [Synth 8-3848] Net dp in module/entity main does not have driver. [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/new/main.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/new/main.sv:23]
WARNING: [Synth 8-3917] design main has port sd_dat_1 driven by constant 1
WARNING: [Synth 8-3917] design main has port sd_dat_2 driven by constant 1
WARNING: [Synth 8-3331] design main has unconnected port dp
WARNING: [Synth 8-3331] design main has unconnected port btnu
WARNING: [Synth 8-3331] design main has unconnected port sd_reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 928.883 ; gain = 243.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 928.883 ; gain = 243.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 928.883 ; gain = 243.441
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [d:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [d:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memgen'
Finished Parsing XDC File [d:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memgen'
Parsing XDC File [D:/_Senior/Semester_1/6.111/nexys4_ddr_default.xdc]
WARNING: [Vivado 12-584] No ports matched 'jd[0]'. [D:/_Senior/Semester_1/6.111/nexys4_ddr_default.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'jd[1]'. [D:/_Senior/Semester_1/6.111/nexys4_ddr_default.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'jd[2]'. [D:/_Senior/Semester_1/6.111/nexys4_ddr_default.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'jd[3]'. [D:/_Senior/Semester_1/6.111/nexys4_ddr_default.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'sd_cd'. [D:/_Senior/Semester_1/6.111/nexys4_ddr_default.xdc:184]
Finished Parsing XDC File [D:/_Senior/Semester_1/6.111/nexys4_ddr_default.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/_Senior/Semester_1/6.111/nexys4_ddr_default.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/_Senior/Semester_1/6.111/nexys4_ddr_default.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1061.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1061.199 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'memgen' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.191 ; gain = 377.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.191 ; gain = 377.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  d:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  d:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for memgen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.191 ; gain = 377.750
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                            00000
                 iSTATE0 |                              001 |                            00001
                 iSTATE3 |                              010 |                            00011
                 iSTATE1 |                              011 |                            00100
                  iSTATE |                              100 |                            00101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1063.191 ; gain = 377.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	  20 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 30    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module sd_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               56 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  20 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design main has port sd_dat_1 driven by constant 1
WARNING: [Synth 8-3917] design main has port sd_dat_2 driven by constant 1
WARNING: [Synth 8-3331] design main has unconnected port dp
WARNING: [Synth 8-3331] design main has unconnected port btnu
WARNING: [Synth 8-3331] design main has unconnected port sd_reset
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sd/cmd_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'addr_right_reg[0]' (FDE) to 'addr_right_reg[1]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[1]' (FDE) to 'addr_right_reg[2]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[2]' (FDE) to 'addr_right_reg[3]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[3]' (FDE) to 'addr_right_reg[4]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[4]' (FDE) to 'addr_right_reg[5]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[5]' (FDE) to 'addr_right_reg[6]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[6]' (FDE) to 'addr_right_reg[7]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[7]' (FDE) to 'addr_right_reg[8]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[8]' (FDE) to 'addr_right_reg[9]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[9]' (FDE) to 'addr_right_reg[10]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[10]' (FDE) to 'addr_right_reg[11]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[11]' (FDE) to 'addr_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[12]' (FDE) to 'addr_right_reg[13]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[13]' (FDE) to 'addr_right_reg[14]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[14]' (FDE) to 'addr_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[15]' (FDE) to 'addr_right_reg[16]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[16]' (FDE) to 'addr_right_reg[17]'
INFO: [Synth 8-3886] merging instance 'addr_right_reg[17]' (FDE) to 'addr_right_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addr_right_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sector_count_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_debug_out_reg[14] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1063.191 ; gain = 377.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_out1' to pin 'clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1063.191 ; gain = 377.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1076.645 ; gain = 391.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1076.645 ; gain = 391.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module memgen has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module memgen has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module memgen has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module memgen has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module memgen has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module memgen has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module memgen has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module memgen has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1078.078 ; gain = 392.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1078.078 ; gain = 392.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1078.078 ; gain = 392.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1078.078 ; gain = 392.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1078.078 ; gain = 392.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1078.078 ; gain = 392.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |CARRY4        |    27|
|4     |LUT1          |    50|
|5     |LUT2          |    33|
|6     |LUT3          |    39|
|7     |LUT4          |    52|
|8     |LUT5          |    84|
|9     |LUT6          |   121|
|10    |FDRE          |   206|
|11    |FDSE          |    38|
|12    |IBUF          |     4|
|13    |OBUF          |    36|
|14    |OBUFT         |     1|
+------+--------------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |   709|
|2     |  display |display_8hex  |    94|
|3     |  sd      |sd_controller |   402|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1078.078 ; gain = 392.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1078.078 ; gain = 258.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1078.078 ; gain = 392.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1086.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 22 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1086.523 ; gain = 655.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1086.523 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 15:57:10 2019...
