0.6
2019.2
Nov  6 2019
21:57:16
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/synth/func/xsim/dbu_tb_TA_func_synth.v,1590597397,verilog,,D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/dbu_tb_TA.v,,ALU;cpu_one_circle;dbu;dist_instruction_memory_256x32;dist_instruction_memory_256x32_dist_mem_gen_v8_0_13;dist_instruction_memory_256x32_dist_mem_gen_v8_0_13_synth;dist_instruction_memory_256x32_rom;dist_memory_256x32;dist_memory_256x32_dist_mem_gen_v8_0_13;dist_memory_256x32_dist_mem_gen_v8_0_13_synth;dist_memory_256x32_dpram;edge_taker;edge_taker_0;edge_taker_1;glbl;nixietube;register_file,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/cpu_one_circle_tb_TA.v,1589380508,verilog,,,,cpu_one_circle_tb_TA,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/dbu_tb_TA.v,1589598390,verilog,,,,dbu_tb_TA,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/control_unit.v,1588933825,verilog,,D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v,,control_unit,,,,,,,,
