
*** Running vivado
    with args -log pfc3ph_inter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfc3ph_inter.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec 30 10:59:31 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source pfc3ph_inter.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 483.734 ; gain = 199.777
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/angro/Desktop/hil/pfc3ph/ips/ip_repo/pfc3ph_inter_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/angro/desktop/hil/pfc3ph/ips/managed_ip_project/managed_ip_project.tmp/pfc3ph_inter_v1_0_project/pfc3ph_inter_v1_0_project.cache/ip 
Command: synth_design -top pfc3ph_inter -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9884
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 948.941 ; gain = 457.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfc3ph_inter' [c:/Users/angro/Desktop/hil/pfc3ph/ips/ip_repo/pfc3ph_inter_1_0/hdl/pfc3ph_inter.v:4]
INFO: [Synth 8-6157] synthesizing module 'pfc3ph_inter_slave_lite_v1_0_S_AXI' [c:/Users/angro/Desktop/hil/pfc3ph/ips/ip_repo/pfc3ph_inter_1_0/hdl/pfc3ph_inter_slave_lite_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/angro/Desktop/hil/pfc3ph/ips/ip_repo/pfc3ph_inter_1_0/hdl/pfc3ph_inter_slave_lite_v1_0_S_AXI.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/angro/Desktop/hil/pfc3ph/ips/ip_repo/pfc3ph_inter_1_0/hdl/pfc3ph_inter_slave_lite_v1_0_S_AXI.v:292]
INFO: [Synth 8-6155] done synthesizing module 'pfc3ph_inter_slave_lite_v1_0_S_AXI' (0#1) [c:/Users/angro/Desktop/hil/pfc3ph/ips/ip_repo/pfc3ph_inter_1_0/hdl/pfc3ph_inter_slave_lite_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pfc3ph_inter' (0#1) [c:/Users/angro/Desktop/hil/pfc3ph/ips/ip_repo/pfc3ph_inter_1_0/hdl/pfc3ph_inter.v:4]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/angro/Desktop/hil/pfc3ph/ips/ip_repo/pfc3ph_inter_1_0/hdl/pfc3ph_inter_slave_lite_v1_0_S_AXI.v:218]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module pfc3ph_inter_slave_lite_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module pfc3ph_inter_slave_lite_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module pfc3ph_inter_slave_lite_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module pfc3ph_inter_slave_lite_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module pfc3ph_inter_slave_lite_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module pfc3ph_inter_slave_lite_v1_0_S_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.582 ; gain = 569.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.582 ; gain = 569.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
INFO: [Device 21-403] Loading part xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.582 ; gain = 569.688
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'pfc3ph_inter_slave_lite_v1_0_S_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'pfc3ph_inter_slave_lite_v1_0_S_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'pfc3ph_inter_slave_lite_v1_0_S_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'pfc3ph_inter_slave_lite_v1_0_S_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.582 ; gain = 569.688
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   7 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7s25csga225-1 does not have CEAM library.
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module pfc3ph_inter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module pfc3ph_inter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module pfc3ph_inter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module pfc3ph_inter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module pfc3ph_inter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module pfc3ph_inter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1227.039 ; gain = 735.145
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1227.039 ; gain = 735.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1227.039 ; gain = 735.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.039 ; gain = 735.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.039 ; gain = 735.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.039 ; gain = 735.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.039 ; gain = 735.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.039 ; gain = 735.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.039 ; gain = 735.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    34|
|4     |LUT4 |     1|
|5     |LUT5 |    21|
|6     |LUT6 |    40|
|7     |FDRE |   144|
|8     |IBUF |    49|
|9     |OBUF |   114|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   405|
|2     |  pfc3ph_inter_slave_lite_v1_0_S_AXI_inst |pfc3ph_inter_slave_lite_v1_0_S_AXI |   241|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.039 ; gain = 735.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.039 ; gain = 735.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1227.039 ; gain = 735.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1238.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 48305fab
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1332.723 ; gain = 845.047
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1332.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/angro/Desktop/hil/pfc3ph/ips/managed_ip_project/managed_ip_project.tmp/pfc3ph_inter_v1_0_project/pfc3ph_inter_v1_0_project.runs/synth_1/pfc3ph_inter.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file pfc3ph_inter_utilization_synth.rpt -pb pfc3ph_inter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 30 11:00:23 2024...
