devAPM1 : device APM
{
    parameter
    (
        config bit CP_SCSEL_0 = 1'b0,
        config bit CP_ASYNC_0 = 1'b0,
        config bit CP_SIMD_0 = 1'b0,
        config bit CP_POSTADD_0 = 1'b0,
        config bit CP_PREADD_0 = 1'b0,
        config bit CP_XOREG_0[1:0] = 2'b00,
        config bit CP_XREG_0[1:0] = 2'b00,
        config bit CP_YREG_0[1:0] = 2'b00,
        config bit CP_HREG_0 = 1'b0,
        config bit CP_ZREG_0 = 1'b0,
        config bit CP_PREREG_0 = 1'b0,
        config bit CP_MREG_0 = 1'b0,
        config bit CP_PREG_0 = 1'b0,
        config bit CP_MODEYREG_0 = 1'b0,
        config bit CP_MODEZREG_0 = 1'b0,
        config bit CP_INCTRLREG_0 = 1'b0,
        config bit CP_XSEL_0 = 1'b0,
        config bit CP_XBSEL_0[1:0] = 2'b00,
        config bit CP_PINIT0_0[47:0] = 48'h000000000000,
        config bit CP_PINIT1_0[47:0] = 48'h000000000000,
        config bit CP_ROUNDMODE_0 = 1'b0,
        config bit CP_PCISEL_0 = 1'b0,
        config bit CP_POREG_0 = 1'b0,
        config bit CP_ACCLOW_0 = 1'b0,
        config bit CP_XSE_0[13:0] = 14'b00000000000000,
        config bit CP_HSE_0[10:0] = 11'b00000000000,
        config bit CP_YSE_0[7:0] = 8'b00000000,
        config bit CP_ZSE_0[22:0] = 23'h000000,
        config bit CP_YCONST_0[17:0] = 18'h00000,
        config bit CP_MODEYCONST_0[2:0] = 3'b000,
        config bit CP_MODEZCONST_0[3:0] = 4'b0000,
        config bit CP_INCTRLCONST_0[4:0] = 5'b00000,
        config bit CP_YDYNSEL_0 = 1'b0,
        config bit CP_MODEYDYNSEL_0[2:0] = 3'b000,
        config bit CP_MODEZDYNSEL_0[3:0] = 4'b0000,
        config bit CP_INCTRLDYNSEL_0[4:0] = 5'b00000,
        config bit CP_GRS_DIS_0 = 1'b0,
        config bit CP_OR2CASECADE_EN_0 = 1'b0,
        config bit CP_OR2CORE_EN_0[1:0] = 2'b00,
        config bit CP_IRX_SHFEN_0 = 1'b0,
        config bit CP_IRZ_SHFEN_0 = 1'b0,
        config bit CP_MULT_EN_0[1:0] = 2'b00,
        config bit CP_APM_EN_0 = 1'b0
    );
    port
    (
        input X_0[29:0] = 30'b1111_1111_1111_1111_1111_1111_1111_11,
 logic  input XI[29:0] = 30'b1111_1111_1111_1111_1111_1111_1111_11,
        input XBI[24:0] = 25'b1111_1111_1111_1111_1111_1111_1,
        input H_0[24:0] = 25'b1111_1111_1111_1111_1111_1111_1,
        input Y_0[17:0] = 18'b1111_1111_1111_1111_11,
        input Z_0[47:0] = 48'b1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111,
 logic  input PI[47:0] = 48'b1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111,
        input MODEY_0[2:0] = 3'b111,
        input MODEZ_0[3:0] = 4'b1111,
        input INCTRL_0[4:0] = 5'b1111_1,
 logic  input PCI = 1'b1,
        input CLK_0 = 1'b1,
        input RST_X_0 = 1'b1,
        input CE_X1_0 = 1'b1,
        input CE_X2_0 = 1'b1,
        input CE_X3_0 = 1'b1,
        input RST_H_0 = 1'b1,
        input CE_H_0 = 1'b1,
        input RST_Y_0 = 1'b1,
        input CE_Y1_0 = 1'b1,
        input CE_Y2_0 = 1'b1,
        input RST_Z_0 = 1'b1,
        input CE_Z_0 = 1'b1,
        input RST_PRE_0 = 1'b1,
        input CE_PRE_0 = 1'b1,
        input RST_M_0 = 1'b1,
        input CE_M_0 = 1'b1,
        input RST_P_0 = 1'b1,
        input CE_P_0 = 1'b1,
        input RST_MODEY_0 = 1'b1,
        input CE_MODEY_0 = 1'b1,
        input RST_MODEZ_0 = 1'b1,
        input CE_MODEZ_0 = 1'b1,
        input RST_INCTRL_0 = 1'b1,
        input CE_INCTRL_0 = 1'b1,
        input TEST_CLK_0 = 1'b1,
        input TEST_MODE_N = 1'b1,
        input TEST_SE0_N_0 = 1'b1,
        input TEST_SE1_N = 1'b1,
        input TEST_RST0_N_0 = 1'b1,
        input TEST_RST1_N = 1'b1,
        input TEST_SI0_0 = 1'b1,
        input TEST_SI1_0 = 1'b1,
        output P_0[47:0],
        output PO[47:0],
        output XO[29:0],
 logic  output XBO[24:0],
        output PCO,
        output TEST_SO0_0,
        output TEST_SO1_0

    );
};

structure netlist of devAPM1
{
    wire ntCLK_0;
    wire ntRST_X_0;
    wire ntCE_X1_0;
    wire ntCE_X2_0;
    wire ntCE_X3_0;
    wire ntRST_H_0;
    wire ntCE_H_0;
    wire ntRST_Y_0;
    wire ntCE_Y1_0;
    wire ntCE_Y2_0;
    wire ntRST_Z_0;
    wire ntCE_Z_0;
    wire ntRST_PRE_0;
    wire ntCE_PRE_0;
    wire ntRST_M_0;
    wire ntCE_M_0;
    wire ntRST_P_0;
    wire ntCE_P_0;
    wire ntRST_MODEY_0;
    wire ntCE_MODEY_0;
    wire ntRST_MODEZ_0;
    wire ntCE_MODEZ_0;
    wire ntRST_INCTRL_0;
    wire ntCE_INCTRL_0;
    wire ntTEST_CLK_0;
    wire ntTEST_SE0_N_0;
    wire ntTEST_RST0_N_0;
    wire ntTEST_SI0_0;
    wire ntTEST_SI1_0;
    wire ntTEST_SO0_0;
    wire ntTEST_SO1_0;
    wire ntPCI;
    wire ntTEST_MODE_N;
    wire ntTEST_SE1_N;
    wire ntTEST_RST1_N;  
    
    //LOGIC wire
    wire ntPCO;
    
    ntCLK_0              <= CLK_0;
    ntRST_X_0            <= RST_X_0;
    ntCE_X1_0            <= CE_X1_0;
    ntCE_X2_0            <= CE_X2_0;
    ntCE_X3_0            <= CE_X3_0;
    ntRST_H_0            <= RST_H_0;
    ntCE_H_0             <= CE_H_0;
    ntRST_Y_0            <= RST_Y_0;
    ntCE_Y1_0            <= CE_Y1_0;
    ntCE_Y2_0            <= CE_Y2_0;
    ntRST_Z_0            <= RST_Z_0;
    ntCE_Z_0             <= CE_Z_0;
    ntRST_PRE_0          <= RST_PRE_0;
    ntCE_PRE_0           <= CE_PRE_0;
    ntRST_M_0            <= RST_M_0;
    ntCE_M_0             <= CE_M_0;
    ntRST_P_0            <= RST_P_0;
    ntCE_P_0             <= CE_P_0;
    ntRST_MODEY_0        <= RST_MODEY_0;
    ntCE_MODEY_0         <= CE_MODEY_0;
    ntRST_MODEZ_0        <= RST_MODEZ_0;
    ntCE_MODEZ_0         <= CE_MODEZ_0;
    ntRST_INCTRL_0       <= RST_INCTRL_0;
    ntCE_INCTRL_0        <= CE_INCTRL_0;
    ntTEST_CLK_0         <= TEST_CLK_0;
    ntTEST_SE0_N_0       <= TEST_SE0_N_0;
    ntTEST_RST0_N_0      <= TEST_RST0_N_0;
    ntTEST_SI0_0         <= TEST_SI0_0;
    ntTEST_SI1_0         <= TEST_SI1_0;
    ntTEST_SO0_0         <= TEST_SO0_0;
    ntTEST_SO1_0         <= TEST_SO1_0;
    ntPCI               <= PCI;
    ntTEST_MODE_N       <= TEST_MODE_N;
    ntTEST_SE1_N        <= TEST_SE1_N;
    ntTEST_RST1_N        <= TEST_RST1_N;    
    PCO                  <= ntPCO;
        
    device APM_CORE XAPM_CORE_U
    parameter map
    (
        CP_SCSEL                 => CP_SCSEL_0,
        CP_ASYNC                 => CP_ASYNC_0,
        CP_SIMD                  => CP_SIMD_0,
        CP_POSTADD               => CP_POSTADD_0,
        CP_PREADD                => CP_PREADD_0,
        CP_XOREG                 => CP_XOREG_0,
        CP_XREG                  => CP_XREG_0,
        CP_YREG                  => CP_YREG_0,
        CP_HREG                  => CP_HREG_0,
        CP_ZREG                  => CP_ZREG_0,
        CP_PREREG                => CP_PREREG_0,
        CP_MREG                  => CP_MREG_0,
        CP_PREG                  => CP_PREG_0,
        CP_MODEYREG              => CP_MODEYREG_0,
        CP_MODEZREG              => CP_MODEZREG_0,
        CP_INCTRLREG             => CP_INCTRLREG_0,
        CP_XSEL                  => CP_XSEL_0,
        CP_XBSEL                 => CP_XBSEL_0,
        CP_PINIT0                => CP_PINIT0_0,
        CP_PINIT1                => CP_PINIT1_0,
        CP_ROUNDMODE             => CP_ROUNDMODE_0,
        CP_PCISEL                => CP_PCISEL_0,
        CP_POREG                 => CP_POREG_0,
        CP_ACCLOW                => CP_ACCLOW_0,
        CP_XSE                   => CP_XSE_0,
        CP_HSE                   => CP_HSE_0,
        CP_YSE                   => CP_YSE_0,
        CP_ZSE                   => CP_ZSE_0,
        CP_YCONST                => CP_YCONST_0,
        CP_MODEYCONST            => CP_MODEYCONST_0,
        CP_MODEZCONST            => CP_MODEZCONST_0,
        CP_INCTRLCONST           => CP_INCTRLCONST_0,
        CP_YDYNSEL               => CP_YDYNSEL_0,
        CP_MODEYDYNSEL           => CP_MODEYDYNSEL_0,
        CP_MODEZDYNSEL           => CP_MODEZDYNSEL_0,
        CP_INCTRLDYNSEL          => CP_INCTRLDYNSEL_0,
        CP_GRS_DIS               => CP_GRS_DIS_0,
        CP_OR2CASECADE_EN        => CP_OR2CASECADE_EN_0,
        CP_OR2CORE_EN            => CP_OR2CORE_EN_0,
        CP_IRX_SHFEN             => CP_IRX_SHFEN_0,
        CP_IRZ_SHFEN             => CP_IRZ_SHFEN_0,
        CP_MULT_EN               => CP_MULT_EN_0,
        CP_APM_EN                => CP_APM_EN_0
    )
    port map
    (
        X              => X_0,
        H              => H_0,
        Y              => Y_0,
        Z              => Z_0,
        MODEY          => MODEY_0,
        MODEZ          => MODEZ_0,
        INCTRL         => INCTRL_0,
        P              => P_0,
        TEST_MODE_N    => ntTEST_MODE_N,
        TEST_SE1_N     => ntTEST_SE1_N,
        TEST_RST1_N    => ntTEST_RST1_N,
        CLK            => ntCLK_0,
        RST_X          => ntRST_X_0,
        CE_X1          => ntCE_X1_0,
        CE_X2          => ntCE_X2_0,
        CE_X3          => ntCE_X3_0,
        RST_H          => ntRST_H_0,
        CE_H           => ntCE_H_0,
        RST_Y          => ntRST_Y_0,
        CE_Y1          => ntCE_Y1_0,
        CE_Y2          => ntCE_Y2_0,
        RST_Z          => ntRST_Z_0,
        CE_Z           => ntCE_Z_0,
        RST_PRE        => ntRST_PRE_0,
        CE_PRE         => ntCE_PRE_0,
        RST_M          => ntRST_M_0,
        CE_M           => ntCE_M_0,
        RST_P          => ntRST_P_0,
        CE_P           => ntCE_P_0,
        RST_MODEY      => ntRST_MODEY_0,
        CE_MODEY       => ntCE_MODEY_0,
        RST_MODEZ      => ntRST_MODEZ_0,
        CE_MODEZ       => ntCE_MODEZ_0,
        RST_INCTRL     => ntRST_INCTRL_0,
        CE_INCTRL      => ntCE_INCTRL_0,
        TEST_CLK       => ntTEST_CLK_0,
        TEST_SE0_N     => ntTEST_SE0_N_0,
        TEST_RST0_N    => ntTEST_RST0_N_0,
        TEST_SI0       => ntTEST_SI0_0,
        TEST_SI1       => ntTEST_SI1_0,
        TEST_SO0       => ntTEST_SO0_0,
        TEST_SO1       => ntTEST_SO1_0,
        
        //chain port
        XBI                    => XBI,
        PO                     => PO,
        XO                     => XO,
        PCO                    => ntPCO,
        
        //Logic Port Map
        XBO                    => XBO,
        PI                     => PI,
        XI                     => XI,
        PCI                    => ntPCI        
    );
};//end of structure netlist of devAPM1
