Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 27 12:23:16 2021
| Host         : DESKTOP-4JJ62M2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tdc_timing_summary_routed.rpt -pb tdc_timing_summary_routed.pb -rpx tdc_timing_summary_routed.rpx -warn_on_violation
| Design       : tdc
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: nrst_i (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_i (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stop_i (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: coarse_cnt_inst/s_cnt_r_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: coarse_cnt_inst/s_cnt_r_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: coarse_cnt_inst/s_cnt_r_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: coarse_cnt_inst/s_cnt_r_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rising_edge_start/Type1.Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchronizer_inst/DELAY_LINE_Full_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: synchronizer_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: synchronizer_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: synchronizer_inst/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.266        0.000                      0                  930        0.108        0.000                      0                  930        0.591        0.000                       0                   625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.266        0.000                      0                  608        0.108        0.000                      0                  608        0.591        0.000                       0                   625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      0.376        0.000                      0                  322        0.470        0.000                      0                  322  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tdl_inst/Output_2_Stage_start[27].tdc_thermometer_firstpiece_val_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.302ns (20.663%)  route 1.160ns (79.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 6.507 - 2.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.705     4.851    tdl_inst/clk_i
    SLICE_X6Y21          FDCE                                         r  tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.259     5.110 r  tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/Q
                         net (fo=8, routed)           0.775     5.885    synchronizer_inst/thermometer_sample_stage_o[0]
    SLICE_X7Y42          LUT3 (Prop_lut3_I2_O)        0.043     5.928 r  synchronizer_inst/tdl_inst_i_1/O
                         net (fo=42, routed)          0.385     6.313    tdl_inst/store_FirstPiece_i
    SLICE_X7Y42          FDCE                                         r  tdl_inst/Output_2_Stage_start[27].tdc_thermometer_firstpiece_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.579     6.507    tdl_inst/clk_i
    SLICE_X7Y42          FDCE                                         r  tdl_inst/Output_2_Stage_start[27].tdc_thermometer_firstpiece_val_reg/C
                         clock pessimism              0.309     6.815    
                         clock uncertainty           -0.035     6.780    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.201     6.579    tdl_inst/Output_2_Stage_start[27].tdc_thermometer_firstpiece_val_reg
  -------------------------------------------------------------------
                         required time                          6.579    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tdl_inst/Output_2_Stage_start[39].tdc_thermometer_firstpiece_val_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.302ns (20.663%)  route 1.160ns (79.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 6.507 - 2.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.705     4.851    tdl_inst/clk_i
    SLICE_X6Y21          FDCE                                         r  tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.259     5.110 r  tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/Q
                         net (fo=8, routed)           0.775     5.885    synchronizer_inst/thermometer_sample_stage_o[0]
    SLICE_X7Y42          LUT3 (Prop_lut3_I2_O)        0.043     5.928 r  synchronizer_inst/tdl_inst_i_1/O
                         net (fo=42, routed)          0.385     6.313    tdl_inst/store_FirstPiece_i
    SLICE_X7Y42          FDCE                                         r  tdl_inst/Output_2_Stage_start[39].tdc_thermometer_firstpiece_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.579     6.507    tdl_inst/clk_i
    SLICE_X7Y42          FDCE                                         r  tdl_inst/Output_2_Stage_start[39].tdc_thermometer_firstpiece_val_reg/C
                         clock pessimism              0.309     6.815    
                         clock uncertainty           -0.035     6.780    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.201     6.579    tdl_inst/Output_2_Stage_start[39].tdc_thermometer_firstpiece_val_reg
  -------------------------------------------------------------------
                         required time                          6.579    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tdl_inst/Output_2_Stage_start[3].tdc_thermometer_firstpiece_val_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.302ns (20.663%)  route 1.160ns (79.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 6.507 - 2.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.705     4.851    tdl_inst/clk_i
    SLICE_X6Y21          FDCE                                         r  tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.259     5.110 r  tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/Q
                         net (fo=8, routed)           0.775     5.885    synchronizer_inst/thermometer_sample_stage_o[0]
    SLICE_X7Y42          LUT3 (Prop_lut3_I2_O)        0.043     5.928 r  synchronizer_inst/tdl_inst_i_1/O
                         net (fo=42, routed)          0.385     6.313    tdl_inst/store_FirstPiece_i
    SLICE_X7Y42          FDCE                                         r  tdl_inst/Output_2_Stage_start[3].tdc_thermometer_firstpiece_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.579     6.507    tdl_inst/clk_i
    SLICE_X7Y42          FDCE                                         r  tdl_inst/Output_2_Stage_start[3].tdc_thermometer_firstpiece_val_reg/C
                         clock pessimism              0.309     6.815    
                         clock uncertainty           -0.035     6.780    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.201     6.579    tdl_inst/Output_2_Stage_start[3].tdc_thermometer_firstpiece_val_reg
  -------------------------------------------------------------------
                         required time                          6.579    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tdl_inst/Output_2_Stage_start[40].tdc_thermometer_firstpiece_val_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.302ns (20.663%)  route 1.160ns (79.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 6.507 - 2.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.705     4.851    tdl_inst/clk_i
    SLICE_X6Y21          FDCE                                         r  tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.259     5.110 r  tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/Q
                         net (fo=8, routed)           0.775     5.885    synchronizer_inst/thermometer_sample_stage_o[0]
    SLICE_X7Y42          LUT3 (Prop_lut3_I2_O)        0.043     5.928 r  synchronizer_inst/tdl_inst_i_1/O
                         net (fo=42, routed)          0.385     6.313    tdl_inst/store_FirstPiece_i
    SLICE_X7Y42          FDCE                                         r  tdl_inst/Output_2_Stage_start[40].tdc_thermometer_firstpiece_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.579     6.507    tdl_inst/clk_i
    SLICE_X7Y42          FDCE                                         r  tdl_inst/Output_2_Stage_start[40].tdc_thermometer_firstpiece_val_reg/C
                         clock pessimism              0.309     6.815    
                         clock uncertainty           -0.035     6.780    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.201     6.579    tdl_inst/Output_2_Stage_start[40].tdc_thermometer_firstpiece_val_reg
  -------------------------------------------------------------------
                         required time                          6.579    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tdl_inst/Output_2_Stage_start[7].tdc_thermometer_firstpiece_val_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.302ns (20.663%)  route 1.160ns (79.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 6.507 - 2.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.705     4.851    tdl_inst/clk_i
    SLICE_X6Y21          FDCE                                         r  tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.259     5.110 r  tdl_inst/Latching_Entry_Stage[0].TDC_VAL_REG/Q
                         net (fo=8, routed)           0.775     5.885    synchronizer_inst/thermometer_sample_stage_o[0]
    SLICE_X7Y42          LUT3 (Prop_lut3_I2_O)        0.043     5.928 r  synchronizer_inst/tdl_inst_i_1/O
                         net (fo=42, routed)          0.385     6.313    tdl_inst/store_FirstPiece_i
    SLICE_X7Y42          FDCE                                         r  tdl_inst/Output_2_Stage_start[7].tdc_thermometer_firstpiece_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.579     6.507    tdl_inst/clk_i
    SLICE_X7Y42          FDCE                                         r  tdl_inst/Output_2_Stage_start[7].tdc_thermometer_firstpiece_val_reg/C
                         clock pessimism              0.309     6.815    
                         clock uncertainty           -0.035     6.780    
    SLICE_X7Y42          FDCE (Setup_fdce_C_CE)      -0.201     6.579    tdl_inst/Output_2_Stage_start[7].tdc_thermometer_firstpiece_val_reg
  -------------------------------------------------------------------
                         required time                          6.579    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tdl_inst/Output_2_Stage_STOP[33].tdc_thermometer_lastpiece_val_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.302ns (19.911%)  route 1.215ns (80.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 6.508 - 2.000 ) 
    Source Clock Delay      (SCD):    4.690ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.544     4.690    tdl_inst/clk_i
    SLICE_X6Y62          FDCE                                         r  tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.259     4.949 r  tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/Q
                         net (fo=9, routed)           0.880     5.830    synchronizer_inst/thermometer_sample_stage_o[1]
    SLICE_X2Y44          LUT4 (Prop_lut4_I1_O)        0.043     5.873 r  synchronizer_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=45, routed)          0.334     6.207    tdl_inst/store_LastPiece_i
    SLICE_X5Y44          FDCE                                         r  tdl_inst/Output_2_Stage_STOP[33].tdc_thermometer_lastpiece_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.580     6.508    tdl_inst/clk_i
    SLICE_X5Y44          FDCE                                         r  tdl_inst/Output_2_Stage_STOP[33].tdc_thermometer_lastpiece_val_reg/C
                         clock pessimism              0.234     6.741    
                         clock uncertainty           -0.035     6.706    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.201     6.505    tdl_inst/Output_2_Stage_STOP[33].tdc_thermometer_lastpiece_val_reg
  -------------------------------------------------------------------
                         required time                          6.505    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tdl_inst/Output_2_Stage_STOP[3].tdc_thermometer_lastpiece_val_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.302ns (19.911%)  route 1.215ns (80.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 6.508 - 2.000 ) 
    Source Clock Delay      (SCD):    4.690ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.544     4.690    tdl_inst/clk_i
    SLICE_X6Y62          FDCE                                         r  tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.259     4.949 r  tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/Q
                         net (fo=9, routed)           0.880     5.830    synchronizer_inst/thermometer_sample_stage_o[1]
    SLICE_X2Y44          LUT4 (Prop_lut4_I1_O)        0.043     5.873 r  synchronizer_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=45, routed)          0.334     6.207    tdl_inst/store_LastPiece_i
    SLICE_X5Y44          FDCE                                         r  tdl_inst/Output_2_Stage_STOP[3].tdc_thermometer_lastpiece_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.580     6.508    tdl_inst/clk_i
    SLICE_X5Y44          FDCE                                         r  tdl_inst/Output_2_Stage_STOP[3].tdc_thermometer_lastpiece_val_reg/C
                         clock pessimism              0.234     6.741    
                         clock uncertainty           -0.035     6.706    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.201     6.505    tdl_inst/Output_2_Stage_STOP[3].tdc_thermometer_lastpiece_val_reg
  -------------------------------------------------------------------
                         required time                          6.505    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tdl_inst/Output_2_Stage_STOP[7].tdc_thermometer_lastpiece_val_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.302ns (19.911%)  route 1.215ns (80.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 6.508 - 2.000 ) 
    Source Clock Delay      (SCD):    4.690ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.544     4.690    tdl_inst/clk_i
    SLICE_X6Y62          FDCE                                         r  tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.259     4.949 r  tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/Q
                         net (fo=9, routed)           0.880     5.830    synchronizer_inst/thermometer_sample_stage_o[1]
    SLICE_X2Y44          LUT4 (Prop_lut4_I1_O)        0.043     5.873 r  synchronizer_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=45, routed)          0.334     6.207    tdl_inst/store_LastPiece_i
    SLICE_X5Y44          FDCE                                         r  tdl_inst/Output_2_Stage_STOP[7].tdc_thermometer_lastpiece_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.580     6.508    tdl_inst/clk_i
    SLICE_X5Y44          FDCE                                         r  tdl_inst/Output_2_Stage_STOP[7].tdc_thermometer_lastpiece_val_reg/C
                         clock pessimism              0.234     6.741    
                         clock uncertainty           -0.035     6.706    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.201     6.505    tdl_inst/Output_2_Stage_STOP[7].tdc_thermometer_lastpiece_val_reg
  -------------------------------------------------------------------
                         required time                          6.505    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tdl_inst/Output_2_Stage_STOP[14].tdc_thermometer_lastpiece_val_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.302ns (20.006%)  route 1.208ns (79.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 6.507 - 2.000 ) 
    Source Clock Delay      (SCD):    4.690ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.544     4.690    tdl_inst/clk_i
    SLICE_X6Y62          FDCE                                         r  tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.259     4.949 r  tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/Q
                         net (fo=9, routed)           0.880     5.830    synchronizer_inst/thermometer_sample_stage_o[1]
    SLICE_X2Y44          LUT4 (Prop_lut4_I1_O)        0.043     5.873 r  synchronizer_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=45, routed)          0.327     6.200    tdl_inst/store_LastPiece_i
    SLICE_X7Y43          FDCE                                         r  tdl_inst/Output_2_Stage_STOP[14].tdc_thermometer_lastpiece_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.579     6.507    tdl_inst/clk_i
    SLICE_X7Y43          FDCE                                         r  tdl_inst/Output_2_Stage_STOP[14].tdc_thermometer_lastpiece_val_reg/C
                         clock pessimism              0.234     6.740    
                         clock uncertainty           -0.035     6.705    
    SLICE_X7Y43          FDCE (Setup_fdce_C_CE)      -0.201     6.504    tdl_inst/Output_2_Stage_STOP[14].tdc_thermometer_lastpiece_val_reg
  -------------------------------------------------------------------
                         required time                          6.504    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tdl_inst/Output_2_Stage_STOP[17].tdc_thermometer_lastpiece_val_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.302ns (20.006%)  route 1.208ns (79.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 6.507 - 2.000 ) 
    Source Clock Delay      (SCD):    4.690ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.544     4.690    tdl_inst/clk_i
    SLICE_X6Y62          FDCE                                         r  tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.259     4.949 r  tdl_inst/Latching_Entry_Stage[167].TDC_VAL_REG/Q
                         net (fo=9, routed)           0.880     5.830    synchronizer_inst/thermometer_sample_stage_o[1]
    SLICE_X2Y44          LUT4 (Prop_lut4_I1_O)        0.043     5.873 r  synchronizer_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=45, routed)          0.327     6.200    tdl_inst/store_LastPiece_i
    SLICE_X7Y43          FDCE                                         r  tdl_inst/Output_2_Stage_STOP[17].tdc_thermometer_lastpiece_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.579     6.507    tdl_inst/clk_i
    SLICE_X7Y43          FDCE                                         r  tdl_inst/Output_2_Stage_STOP[17].tdc_thermometer_lastpiece_val_reg/C
                         clock pessimism              0.234     6.740    
                         clock uncertainty           -0.035     6.705    
    SLICE_X7Y43          FDCE (Setup_fdce_C_CE)      -0.201     6.504    tdl_inst/Output_2_Stage_STOP[17].tdc_thermometer_lastpiece_val_reg
  -------------------------------------------------------------------
                         required time                          6.504    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][38]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][38]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.735     1.923    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X1Y34          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.100     2.023 r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][38]/Q
                         net (fo=1, routed)           0.055     2.078    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg_n_0_[1][38]
    SLICE_X1Y34          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.976     2.492    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X1Y34          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][38]/C
                         clock pessimism             -0.570     1.923    
    SLICE_X1Y34          FDCE (Hold_fdce_C_D)         0.047     1.970    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][38]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.735     1.923    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X1Y34          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.100     2.023 r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][35]/Q
                         net (fo=1, routed)           0.055     2.078    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg_n_0_[1][35]
    SLICE_X1Y34          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.976     2.492    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X1Y34          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][35]/C
                         clock pessimism             -0.570     1.923    
    SLICE_X1Y34          FDCE (Hold_fdce_C_D)         0.044     1.967    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][35]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.734     1.922    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X3Y33          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.100     2.022 r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][9]/Q
                         net (fo=1, routed)           0.055     2.077    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg_n_0_[1][9]
    SLICE_X3Y33          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.975     2.491    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X3Y33          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][9]/C
                         clock pessimism             -0.570     1.922    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.044     1.966    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tdl_inst/Latching_Entry_Stage[143].TDC_VAL_REG/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tdl_inst/Output_2_Stage_STOP[35].tdc_thermometer_lastpiece_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.118ns (26.475%)  route 0.328ns (73.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.685     1.873    tdl_inst/clk_i
    SLICE_X6Y56          FDCE                                         r  tdl_inst/Latching_Entry_Stage[143].TDC_VAL_REG/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.118     1.991 r  tdl_inst/Latching_Entry_Stage[143].TDC_VAL_REG/Q
                         net (fo=2, routed)           0.328     2.318    tdl_inst/tdl_val_r_143
    SLICE_X0Y44          FDCE                                         r  tdl_inst/Output_2_Stage_STOP[35].tdc_thermometer_lastpiece_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.982     2.498    tdl_inst/clk_i
    SLICE_X0Y44          FDCE                                         r  tdl_inst/Output_2_Stage_STOP[35].tdc_thermometer_lastpiece_val_reg/C
                         clock pessimism             -0.357     2.142    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.059     2.201    tdl_inst/Output_2_Stage_STOP[35].tdc_thermometer_lastpiece_val_reg
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 synchronizer_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            synchronizer_inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.900%)  route 0.070ns (41.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.733     1.921    synchronizer_inst/clk_i
    SLICE_X7Y35          FDRE                                         r  synchronizer_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.100     2.021 r  synchronizer_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.070     2.090    synchronizer_inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X7Y35          FDRE                                         r  synchronizer_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.975     2.491    synchronizer_inst/clk_i
    SLICE_X7Y35          FDRE                                         r  synchronizer_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.571     1.921    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.047     1.968    synchronizer_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][39]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][39]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.926%)  route 0.100ns (50.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.729     1.917    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X5Y30          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.100     2.017 r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][39]/Q
                         net (fo=1, routed)           0.100     2.117    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg_n_0_[1][39]
    SLICE_X4Y32          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.972     2.488    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X4Y32          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][39]/C
                         clock pessimism             -0.558     1.931    
    SLICE_X4Y32          FDCE (Hold_fdce_C_D)         0.059     1.990    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][39]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.735     1.923    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X2Y34          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.118     2.041 r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][30]/Q
                         net (fo=1, routed)           0.055     2.096    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg_n_0_[1][30]
    SLICE_X2Y34          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.976     2.492    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X2Y34          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][30]/C
                         clock pessimism             -0.570     1.923    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.045     1.968    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][30]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][38]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][38]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.736     1.924    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X4Y41          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.118     2.042 r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][38]/Q
                         net (fo=1, routed)           0.055     2.097    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg_n_0_[1][38]
    SLICE_X4Y41          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.979     2.495    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X4Y41          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][38]/C
                         clock pessimism             -0.572     1.924    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.045     1.969    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][38]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.736     1.924    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X4Y41          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.118     2.042 r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][6]/Q
                         net (fo=1, routed)           0.055     2.097    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg_n_0_[1][6]
    SLICE_X4Y41          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.979     2.495    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X4Y41          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][6]/C
                         clock pessimism             -0.572     1.924    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.045     1.969    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.732     1.920    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X5Y33          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.100     2.020 r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][7]/Q
                         net (fo=1, routed)           0.095     2.115    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg_n_0_[1][7]
    SLICE_X7Y33          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.973     2.489    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X7Y33          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][7]/C
                         clock pessimism             -0.558     1.932    
    SLICE_X7Y33          FDCE (Hold_fdce_C_D)         0.049     1.981    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         2.000       0.591      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         2.000       1.250      SLICE_X5Y39    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][13]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.000       1.250      SLICE_X5Y33    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][24]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.000       1.250      SLICE_X1Y34    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][26]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.000       1.250      SLICE_X5Y31    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][28]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.000       1.250      SLICE_X7Y33    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][40]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.000       1.250      SLICE_X7Y34    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][41]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.000       1.250      SLICE_X1Y36    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][5]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.000       1.250      SLICE_X7Y33    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][7]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.000       1.250      SLICE_X2Y31    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         1.000       0.600      SLICE_X5Y39    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         1.000       0.600      SLICE_X1Y34    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         1.000       0.600      SLICE_X1Y36    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         1.000       0.600      SLICE_X2Y31    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         1.000       0.600      SLICE_X2Y34    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         1.000       0.600      SLICE_X2Y34    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         1.000       0.600      SLICE_X4Y42    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         1.000       0.600      SLICE_X5Y39    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[3].binary_reg[4][5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         1.000       0.600      SLICE_X5Y43    tdl_inst/Output_2_Stage_STOP[18].tdc_thermometer_lastpiece_val_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         1.000       0.600      SLICE_X7Y42    tdl_inst/Output_2_Stage_start[39].tdc_thermometer_firstpiece_val_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.000       0.650      SLICE_X0Y35    coarse_cnt_inst/s_cnt_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.000       0.650      SLICE_X0Y35    coarse_cnt_inst/s_cnt_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.000       0.650      SLICE_X0Y35    coarse_cnt_inst/s_cnt_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.000       0.650      SLICE_X0Y35    coarse_cnt_inst/s_cnt_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.000       0.650      SLICE_X3Y35    merge_inst/s_tdc_measure_ps_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.000       0.650      SLICE_X3Y35    merge_inst/s_tdc_measure_ps_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.000       0.650      SLICE_X2Y36    merge_inst/s_tdc_measure_ps_r_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.000       0.650      SLICE_X2Y36    merge_inst/s_tdc_measure_ps_r_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.000       0.650      SLICE_X2Y36    merge_inst/s_tdc_measure_ps_r_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         1.000       0.650      SLICE_X4Y36    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.359ns (26.915%)  route 0.975ns (73.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 6.508 - 2.000 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.713     4.859    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.236     5.095 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.119     5.214    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.123     5.337 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.856     6.193    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/reset
    SLICE_X3Y41          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.580     6.508    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X3Y41          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][28]/C
                         clock pessimism              0.309     6.816    
                         clock uncertainty           -0.035     6.781    
    SLICE_X3Y41          FDCE (Recov_fdce_C_CLR)     -0.212     6.569    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][28]
  -------------------------------------------------------------------
                         required time                          6.569    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.359ns (26.915%)  route 0.975ns (73.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 6.508 - 2.000 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.713     4.859    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.236     5.095 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.119     5.214    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.123     5.337 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.856     6.193    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/reset
    SLICE_X3Y41          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.580     6.508    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X3Y41          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][4]/C
                         clock pessimism              0.309     6.816    
                         clock uncertainty           -0.035     6.781    
    SLICE_X3Y41          FDCE (Recov_fdce_C_CLR)     -0.212     6.569    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][4]
  -------------------------------------------------------------------
                         required time                          6.569    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[3].decoding_reg[4][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.359ns (29.354%)  route 0.864ns (70.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 6.452 - 2.000 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.713     4.859    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.236     5.095 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.119     5.214    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.123     5.337 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.745     6.082    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/reset
    SLICE_X9Y39          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[3].decoding_reg[4][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.524     6.452    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X9Y39          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[3].decoding_reg[4][9]/C
                         clock pessimism              0.309     6.760    
                         clock uncertainty           -0.035     6.725    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.212     6.513    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[3].decoding_reg[4][9]
  -------------------------------------------------------------------
                         required time                          6.513    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[2].decoding_reg[3][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.359ns (26.915%)  route 0.975ns (73.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 6.508 - 2.000 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.713     4.859    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.236     5.095 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.119     5.214    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.123     5.337 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.856     6.193    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/reset
    SLICE_X2Y41          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[2].decoding_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.580     6.508    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X2Y41          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[2].decoding_reg[3][0]/C
                         clock pessimism              0.309     6.816    
                         clock uncertainty           -0.035     6.781    
    SLICE_X2Y41          FDCE (Recov_fdce_C_CLR)     -0.154     6.627    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[2].decoding_reg[3][0]
  -------------------------------------------------------------------
                         required time                          6.627    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[2].decoding_reg[3][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.359ns (26.915%)  route 0.975ns (73.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 6.508 - 2.000 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.713     4.859    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.236     5.095 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.119     5.214    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.123     5.337 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.856     6.193    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/reset
    SLICE_X2Y41          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[2].decoding_reg[3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.580     6.508    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X2Y41          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[2].decoding_reg[3][12]/C
                         clock pessimism              0.309     6.816    
                         clock uncertainty           -0.035     6.781    
    SLICE_X2Y41          FDCE (Recov_fdce_C_CLR)     -0.154     6.627    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[2].decoding_reg[3][12]
  -------------------------------------------------------------------
                         required time                          6.627    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[2].decoding_reg[3][20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.359ns (26.915%)  route 0.975ns (73.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 6.508 - 2.000 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.713     4.859    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.236     5.095 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.119     5.214    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.123     5.337 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.856     6.193    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/reset
    SLICE_X2Y41          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[2].decoding_reg[3][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.580     6.508    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X2Y41          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[2].decoding_reg[3][20]/C
                         clock pessimism              0.309     6.816    
                         clock uncertainty           -0.035     6.781    
    SLICE_X2Y41          FDCE (Recov_fdce_C_CLR)     -0.154     6.627    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[2].decoding_reg[3][20]
  -------------------------------------------------------------------
                         required time                          6.627    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[3].decoding_reg[4][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.359ns (26.915%)  route 0.975ns (73.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 6.508 - 2.000 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.713     4.859    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.236     5.095 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.119     5.214    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.123     5.337 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.856     6.193    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/reset
    SLICE_X2Y41          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[3].decoding_reg[4][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.580     6.508    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X2Y41          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[3].decoding_reg[4][14]/C
                         clock pessimism              0.309     6.816    
                         clock uncertainty           -0.035     6.781    
    SLICE_X2Y41          FDCE (Recov_fdce_C_CLR)     -0.154     6.627    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[3].decoding_reg[4][14]
  -------------------------------------------------------------------
                         required time                          6.627    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 merge_inst/eom_nrst_w_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            merge_inst/fine_stop_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.266ns (20.869%)  route 1.009ns (79.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 6.506 - 2.000 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.712     4.858    merge_inst/clk_i
    SLICE_X1Y32          FDRE                                         r  merge_inst/eom_nrst_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.223     5.081 r  merge_inst/eom_nrst_w_reg/Q
                         net (fo=2, routed)           0.540     5.622    merge_inst/eom_nrst_w
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.043     5.665 f  merge_inst/s_eom_r_i_1/O
                         net (fo=34, routed)          0.468     6.133    merge_inst/s_eom_r_i_1_n_0
    SLICE_X5Y41          FDCE                                         f  merge_inst/fine_stop_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.578     6.506    merge_inst/clk_i
    SLICE_X5Y41          FDCE                                         r  merge_inst/fine_stop_r_reg[1]/C
                         clock pessimism              0.309     6.814    
                         clock uncertainty           -0.035     6.779    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.212     6.567    merge_inst/fine_stop_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 merge_inst/eom_nrst_w_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            merge_inst/fine_stop_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.266ns (20.869%)  route 1.009ns (79.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 6.506 - 2.000 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.712     4.858    merge_inst/clk_i
    SLICE_X1Y32          FDRE                                         r  merge_inst/eom_nrst_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.223     5.081 r  merge_inst/eom_nrst_w_reg/Q
                         net (fo=2, routed)           0.540     5.622    merge_inst/eom_nrst_w
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.043     5.665 f  merge_inst/s_eom_r_i_1/O
                         net (fo=34, routed)          0.468     6.133    merge_inst/s_eom_r_i_1_n_0
    SLICE_X5Y41          FDCE                                         f  merge_inst/fine_stop_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.578     6.506    merge_inst/clk_i
    SLICE_X5Y41          FDCE                                         r  merge_inst/fine_stop_r_reg[2]/C
                         clock pessimism              0.309     6.814    
                         clock uncertainty           -0.035     6.779    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.212     6.567    merge_inst/fine_stop_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 merge_inst/eom_nrst_w_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            merge_inst/fine_stop_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.266ns (20.869%)  route 1.009ns (79.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 6.506 - 2.000 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.712     4.858    merge_inst/clk_i
    SLICE_X1Y32          FDRE                                         r  merge_inst/eom_nrst_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.223     5.081 r  merge_inst/eom_nrst_w_reg/Q
                         net (fo=2, routed)           0.540     5.622    merge_inst/eom_nrst_w
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.043     5.665 f  merge_inst/s_eom_r_i_1/O
                         net (fo=34, routed)          0.468     6.133    merge_inst/s_eom_r_i_1_n_0
    SLICE_X5Y41          FDCE                                         f  merge_inst/fine_stop_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    AC18                                              0.000     2.000 r  clk_i (IN)
                         net (fo=0)                   0.000     2.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     2.648 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.197     4.845    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.928 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.578     6.506    merge_inst/clk_i
    SLICE_X5Y41          FDCE                                         r  merge_inst/fine_stop_r_reg[3]/C
                         clock pessimism              0.309     6.814    
                         clock uncertainty           -0.035     6.779    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.212     6.567    merge_inst/fine_stop_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  0.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.171ns (41.471%)  route 0.241ns (58.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.733     1.921    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.107     2.028 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.066     2.093    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.064     2.157 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.176     2.333    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/reset
    SLICE_X5Y35          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.975     2.491    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X5Y35          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][12]/C
                         clock pessimism             -0.560     1.932    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.863    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.171ns (41.471%)  route 0.241ns (58.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.733     1.921    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.107     2.028 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.066     2.093    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.064     2.157 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.176     2.333    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/reset
    SLICE_X5Y35          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.975     2.491    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X5Y35          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][15]/C
                         clock pessimism             -0.560     1.932    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.863    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.171ns (41.471%)  route 0.241ns (58.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.733     1.921    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.107     2.028 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.066     2.093    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.064     2.157 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.176     2.333    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/reset
    SLICE_X5Y35          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.975     2.491    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X5Y35          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][12]/C
                         clock pessimism             -0.560     1.932    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.863    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.171ns (41.471%)  route 0.241ns (58.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.733     1.921    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.107     2.028 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.066     2.093    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.064     2.157 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.176     2.333    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/reset
    SLICE_X5Y35          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.975     2.491    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/clock
    SLICE_X5Y35          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][15]/C
                         clock pessimism             -0.560     1.932    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.863    t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[1].decoding_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.171ns (41.471%)  route 0.241ns (58.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.733     1.921    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.107     2.028 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.066     2.093    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.064     2.157 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.176     2.333    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/reset
    SLICE_X5Y35          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.975     2.491    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X5Y35          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][27]/C
                         clock pessimism             -0.560     1.932    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.863    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][27]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.171ns (41.471%)  route 0.241ns (58.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.733     1.921    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.107     2.028 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.066     2.093    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.064     2.157 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.176     2.333    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/reset
    SLICE_X5Y35          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.975     2.491    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X5Y35          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][10]/C
                         clock pessimism             -0.560     1.932    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.863    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.171ns (41.471%)  route 0.241ns (58.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.733     1.921    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.107     2.028 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.066     2.093    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.064     2.157 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.176     2.333    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/reset
    SLICE_X5Y35          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.975     2.491    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X5Y35          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][27]/C
                         clock pessimism             -0.560     1.932    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.863    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][27]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.171ns (41.471%)  route 0.241ns (58.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.733     1.921    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.107     2.028 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.066     2.093    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.064     2.157 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.176     2.333    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/reset
    SLICE_X5Y35          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.975     2.491    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X5Y35          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][2]/C
                         clock pessimism             -0.560     1.932    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.863    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[1].decoding_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][41]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.171ns (36.913%)  route 0.292ns (63.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.733     1.921    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.107     2.028 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.066     2.093    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.064     2.157 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.226     2.384    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/reset
    SLICE_X3Y33          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.975     2.491    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X3Y33          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][41]/C
                         clock pessimism             -0.537     1.955    
    SLICE_X3Y33          FDCE (Remov_fdce_C_CLR)     -0.069     1.886    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][41]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 merge_inst/s_eom_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.171ns (36.913%)  route 0.292ns (63.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.733     1.921    merge_inst/clk_i
    SLICE_X4Y35          FDCE                                         r  merge_inst/s_eom_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.107     2.028 f  merge_inst/s_eom_r_reg/Q
                         net (fo=6, routed)           0.066     2.093    valid_o_OBUF
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.064     2.157 f  coarse_cnt_inst_i_1/O
                         net (fo=304, routed)         0.226     2.384    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/reset
    SLICE_X3Y33          FDCE                                         f  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.975     2.491    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/clock
    SLICE_X3Y33          FDCE                                         r  t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][9]/C
                         clock pessimism             -0.537     1.955    
    SLICE_X3Y33          FDCE (Remov_fdce_C_CLR)     -0.069     1.886    t2b_decoder_inst/COUNT_NUMBER_OF_ZEROS/generate_stages[0].decoding_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.498    





