# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../list4.srcs/sources_1/new/list1_4.vhd" \
"../../../../list4.srcs/sim_1/new/list_1_4_tb.vhd" \

# Do not sort compile order
nosort
