================================================================================ 
Commit: be1f4a11b9b11a225c8cea22855f5e8552bbe50c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 17 15:44:54 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] BIOS Major Version Update from 2507 to 2511

Original commit date: Mon Dec 14 11:01:37 2020 +0530
Change-Id: If72f09e2faf3e3b9f7e1bcd1ea8da456d17e8ef6
Original commit hash: 7fd8d024a98d38418f90540fdf69a8186c8be1ec

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 50aaa83ab18504e57141fe1d5cd74e5fc2171b17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 17 15:44:53 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] JSL Microcode Update.

Original commit date: Mon Dec 14 10:54:17 2020 +0530
Change-Id: I6d5c9963796c8d0eb1e8bb7ddde081af36ea112e
Original commit hash: 0b7188452ce436b0b49613b3ad1f5411a5411d7c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m_01_906c0_00000019.pdb
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 466f46e751e6a494e349fb25677282f9e5d389d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 17 15:44:51 2020 +0530 
-------------------------------------------------------------------------------- 
JSL: Update/Modify "External VNN voltage" from 304 to 420 per PnP tuning and VR design team recommendation.

Original commit date: Tue Dec 8 11:18:24 2020 +0530
Change-Id: Idbcd18c174cb2c3e4cbb9e65e59237e1656a4225
Original commit hash: 50b06885d30c7d540b8cc6a605b3fe5a99cb7e23

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 464ca06f683da5b64a82a3b3f2b10c7ac10d99ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 17 15:44:49 2020 +0530 
-------------------------------------------------------------------------------- 
SD card PWREN# work around

Integrated SD card controller won't respect
PWREN# invertion settings when controller is
put into D3. We work around this by changing
PWREN# GPIO pad ownership to GPIO controller
and driving the signal to inactive manually.
On D3 entry BIOS will reassign GPIO pad ownership
to SD controller after power gating is disabled.

Original commit date: Fri Dec 4 15:00:07 2020 +0530
Change-Id: Ie5a605696e29f63b2810264691d514f92bf3a4d1
Original commit hash: f6f6dbd408264fa84a1e764ab6b00794d736c28b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsSdCard.asl
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/IclPchScs.c

================================================================================ 
Commit: 6ae496e3ee4a63653848df47f768ee2ab2b95bd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 17 15:44:48 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL][MRC]:Fix for cmd NMode setting not taking effect in fast/warm boot flow

[Impacted Platform]
JSL

Original commit date: Mon Dec 7 13:11:16 2020 +0800
Change-Id: I0502adc45be367181ae5506d81ec98dad32396f7
Original commit hash: e9bf15bbe092e054d49178748a8ffb2b3269664d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: cb584c2e8f92a4ff3e85fc307fc059338be770a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 17 15:44:46 2020 +0530 
-------------------------------------------------------------------------------- 
PeiHsioLib:  PCH HSIO Interface Tuning Guide does not match RC

Update HSIO Port ID for PCH lanes.

Original commit date: Thu Dec 3 07:38:03 2020 -0800
Change-Id: I5108ee555bbbe2d47d11e85e038618e8d828eb59
Original commit hash: c8bb3d7a1b3f64efc127f961cc3c2c7c6dafa312

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/HsioSocLib/HsioSocLibJsl.c

================================================================================ 
Commit: 0cea90fed8823a154f9bed8c20917c1edebc8ee2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 17 15:44:44 2020 +0530 
-------------------------------------------------------------------------------- 
Converged ACM release v1.14.15 CBNT JSL

Staging Debug and PW for release v1.14.15 [Padded 128KB]

Original commit date: Wed Nov 25 14:55:29 2020 -0800
Change-Id: I54660e20d919b20bee7d24abdc40a0c5e149e8bb
Original commit hash: fe918ab52a45e36f114984ae6849f77b4e12fcf8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/BootGuard/ACM/Acm.json
JasperLakeBoardPkg/Binaries/BootGuard/ACM/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcm.bin
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcmProd.bin

================================================================================ 
Commit: f56bce1c0c915569c2e6a24a9a5be3d3b262ca33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 17 15:44:43 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg: BIOS always read constant value from EC through port 62

Check GPE0 BIT14 for lid status change.
Only query EC while the status got changed, otherwise return saved PCD.
This BIOS change needs EC to support wake# virtual wire from index4 based on lid status.

Original commit date: Tue Nov 3 06:05:32 2020 +0800
Change-Id: Ib7b5425ec70fd5b072932d20f0109d0cadacf342
Original commit hash: 5898f9d7100d52675574c7e8e7005685d9336eec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
JasperLakeBoardPkg/BoardPkg.dec
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf

================================================================================ 
Commit: 4a8992251fe55da09cf0cf0cc09de3112d80a4d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 17 15:44:41 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeFspPkg: Update partial header file

Add following Upds to partial header.
PreWake
RampUp
RampDown
FastPkgCRampDisable
SlowSlewRate

Original commit date: Fri Nov 20 13:06:05 2020 +0530
Change-Id: Ibe9775b3c0fe46f8cb07606caaa6272adc77dc22
Original commit hash: 080e63170f8f6844be8a09249301012efb290b91

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Upd/UpdList/FSPS.txt
