## NOTE: Do not edit this file.
## Auto generated by Project Navigator for Verilog Post-Translate Simulation
##
vlib work
## Compile Post-Translate Model for Module Half_Adder
vlog  "C:/XilinxISE6/verilog/src/glbl.v"
vlog  Half_Adder_translate.v
vlog  Half_Adder_tb.v
vsim -t 1ps   -L simprims_ver  -lib work Half_Adder_Half_Adder_tb_v_tf glbl
do Half_Adder_Half_Adder_tb_v_tf.udo
view wave
add wave *
view structure
view signals
run 1000ns
## End
