Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  5 15:26:17 2024
| Host         : IT-RDIA running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: v1/cc/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: v1/cc/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: vgacore/vga_timing/clk_div_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: vgacore/vga_timing/clk_div_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.792        0.000                      0                 9349        0.071        0.000                      0                 9349        3.750        0.000                       0                  1220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.792        0.000                      0                 9334        0.071        0.000                      0                 9334        3.750        0.000                       0                  1220  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.961        0.000                      0                   15        0.711        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_7936_7999_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 0.456ns (5.004%)  route 8.656ns (94.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        8.656    14.343    vgacore/video_mem/ram_reg_7936_7999_0_2/ADDRD0
    SLICE_X42Y73         RAMD64E                                      r  vgacore/video_mem/ram_reg_7936_7999_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.500    14.923    vgacore/video_mem/ram_reg_7936_7999_0_2/WCLK
    SLICE_X42Y73         RAMD64E                                      r  vgacore/video_mem/ram_reg_7936_7999_0_2/RAMA/CLK
                         clock pessimism              0.187    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X42Y73         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.134    vgacore/video_mem/ram_reg_7936_7999_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.343    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_7936_7999_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 0.456ns (5.004%)  route 8.656ns (94.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        8.656    14.343    vgacore/video_mem/ram_reg_7936_7999_0_2/ADDRD0
    SLICE_X42Y73         RAMD64E                                      r  vgacore/video_mem/ram_reg_7936_7999_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.500    14.923    vgacore/video_mem/ram_reg_7936_7999_0_2/WCLK
    SLICE_X42Y73         RAMD64E                                      r  vgacore/video_mem/ram_reg_7936_7999_0_2/RAMB/CLK
                         clock pessimism              0.187    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X42Y73         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.134    vgacore/video_mem/ram_reg_7936_7999_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.343    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_7936_7999_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 0.456ns (5.004%)  route 8.656ns (94.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        8.656    14.343    vgacore/video_mem/ram_reg_7936_7999_0_2/ADDRD0
    SLICE_X42Y73         RAMD64E                                      r  vgacore/video_mem/ram_reg_7936_7999_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.500    14.923    vgacore/video_mem/ram_reg_7936_7999_0_2/WCLK
    SLICE_X42Y73         RAMD64E                                      r  vgacore/video_mem/ram_reg_7936_7999_0_2/RAMC/CLK
                         clock pessimism              0.187    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X42Y73         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.134    vgacore/video_mem/ram_reg_7936_7999_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.343    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_7936_7999_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 0.456ns (5.004%)  route 8.656ns (94.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        8.656    14.343    vgacore/video_mem/ram_reg_7936_7999_0_2/ADDRD0
    SLICE_X42Y73         RAMD64E                                      r  vgacore/video_mem/ram_reg_7936_7999_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.500    14.923    vgacore/video_mem/ram_reg_7936_7999_0_2/WCLK
    SLICE_X42Y73         RAMD64E                                      r  vgacore/video_mem/ram_reg_7936_7999_0_2/RAMD/CLK
                         clock pessimism              0.187    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X42Y73         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.134    vgacore/video_mem/ram_reg_7936_7999_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.343    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_7680_7743_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.456ns (5.069%)  route 8.539ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        8.539    14.226    vgacore/video_mem/ram_reg_7680_7743_0_2/ADDRD0
    SLICE_X42Y78         RAMD64E                                      r  vgacore/video_mem/ram_reg_7680_7743_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.503    14.926    vgacore/video_mem/ram_reg_7680_7743_0_2/WCLK
    SLICE_X42Y78         RAMD64E                                      r  vgacore/video_mem/ram_reg_7680_7743_0_2/RAMA/CLK
                         clock pessimism              0.187    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.137    vgacore/video_mem/ram_reg_7680_7743_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_7680_7743_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.456ns (5.069%)  route 8.539ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        8.539    14.226    vgacore/video_mem/ram_reg_7680_7743_0_2/ADDRD0
    SLICE_X42Y78         RAMD64E                                      r  vgacore/video_mem/ram_reg_7680_7743_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.503    14.926    vgacore/video_mem/ram_reg_7680_7743_0_2/WCLK
    SLICE_X42Y78         RAMD64E                                      r  vgacore/video_mem/ram_reg_7680_7743_0_2/RAMB/CLK
                         clock pessimism              0.187    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.137    vgacore/video_mem/ram_reg_7680_7743_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_7680_7743_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.456ns (5.069%)  route 8.539ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        8.539    14.226    vgacore/video_mem/ram_reg_7680_7743_0_2/ADDRD0
    SLICE_X42Y78         RAMD64E                                      r  vgacore/video_mem/ram_reg_7680_7743_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.503    14.926    vgacore/video_mem/ram_reg_7680_7743_0_2/WCLK
    SLICE_X42Y78         RAMD64E                                      r  vgacore/video_mem/ram_reg_7680_7743_0_2/RAMC/CLK
                         clock pessimism              0.187    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.137    vgacore/video_mem/ram_reg_7680_7743_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_7680_7743_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.456ns (5.069%)  route 8.539ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        8.539    14.226    vgacore/video_mem/ram_reg_7680_7743_0_2/ADDRD0
    SLICE_X42Y78         RAMD64E                                      r  vgacore/video_mem/ram_reg_7680_7743_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.503    14.926    vgacore/video_mem/ram_reg_7680_7743_0_2/WCLK
    SLICE_X42Y78         RAMD64E                                      r  vgacore/video_mem/ram_reg_7680_7743_0_2/RAMD/CLK
                         clock pessimism              0.187    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X42Y78         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.137    vgacore/video_mem/ram_reg_7680_7743_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_7872_7935_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 0.456ns (5.110%)  route 8.467ns (94.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        8.467    14.154    vgacore/video_mem/ram_reg_7872_7935_0_2/ADDRD0
    SLICE_X38Y75         RAMD64E                                      r  vgacore/video_mem/ram_reg_7872_7935_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.501    14.924    vgacore/video_mem/ram_reg_7872_7935_0_2/WCLK
    SLICE_X38Y75         RAMD64E                                      r  vgacore/video_mem/ram_reg_7872_7935_0_2/RAMA/CLK
                         clock pessimism              0.187    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X38Y75         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.135    vgacore/video_mem/ram_reg_7872_7935_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_7872_7935_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 0.456ns (5.110%)  route 8.467ns (94.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        8.467    14.154    vgacore/video_mem/ram_reg_7872_7935_0_2/ADDRD0
    SLICE_X38Y75         RAMD64E                                      r  vgacore/video_mem/ram_reg_7872_7935_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.501    14.924    vgacore/video_mem/ram_reg_7872_7935_0_2/WCLK
    SLICE_X38Y75         RAMD64E                                      r  vgacore/video_mem/ram_reg_7872_7935_0_2/RAMB/CLK
                         clock pessimism              0.187    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X38Y75         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.135    vgacore/video_mem/ram_reg_7872_7935_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                  0.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_3904_3967_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.564     1.483    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        0.253     1.877    vgacore/video_mem/ram_reg_3904_3967_0_2/ADDRD0
    SLICE_X66Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_3904_3967_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.835     2.000    vgacore/video_mem/ram_reg_3904_3967_0_2/WCLK
    SLICE_X66Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_3904_3967_0_2/RAMA/CLK
                         clock pessimism             -0.503     1.496    
    SLICE_X66Y85         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.806    vgacore/video_mem/ram_reg_3904_3967_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_3904_3967_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.564     1.483    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        0.253     1.877    vgacore/video_mem/ram_reg_3904_3967_0_2/ADDRD0
    SLICE_X66Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_3904_3967_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.835     2.000    vgacore/video_mem/ram_reg_3904_3967_0_2/WCLK
    SLICE_X66Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_3904_3967_0_2/RAMB/CLK
                         clock pessimism             -0.503     1.496    
    SLICE_X66Y85         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.806    vgacore/video_mem/ram_reg_3904_3967_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_3904_3967_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.564     1.483    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        0.253     1.877    vgacore/video_mem/ram_reg_3904_3967_0_2/ADDRD0
    SLICE_X66Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_3904_3967_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.835     2.000    vgacore/video_mem/ram_reg_3904_3967_0_2/WCLK
    SLICE_X66Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_3904_3967_0_2/RAMC/CLK
                         clock pessimism             -0.503     1.496    
    SLICE_X66Y85         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.806    vgacore/video_mem/ram_reg_3904_3967_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_3904_3967_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.564     1.483    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  v1/c1/q_reg[0]/Q
                         net (fo=1507, routed)        0.253     1.877    vgacore/video_mem/ram_reg_3904_3967_0_2/ADDRD0
    SLICE_X66Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_3904_3967_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.835     2.000    vgacore/video_mem/ram_reg_3904_3967_0_2/WCLK
    SLICE_X66Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_3904_3967_0_2/RAMD/CLK
                         clock pessimism             -0.503     1.496    
    SLICE_X66Y85         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.806    vgacore/video_mem/ram_reg_3904_3967_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_4032_4095_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.605%)  route 0.234ns (62.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.564     1.483    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  v1/c1/q_reg[2]/Q
                         net (fo=1505, routed)        0.234     1.858    vgacore/video_mem/ram_reg_4032_4095_0_2/ADDRD2
    SLICE_X62Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_4032_4095_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.834     1.999    vgacore/video_mem/ram_reg_4032_4095_0_2/WCLK
    SLICE_X62Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_4032_4095_0_2/RAMA/CLK
                         clock pessimism             -0.479     1.519    
    SLICE_X62Y85         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.773    vgacore/video_mem/ram_reg_4032_4095_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_4032_4095_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.605%)  route 0.234ns (62.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.564     1.483    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  v1/c1/q_reg[2]/Q
                         net (fo=1505, routed)        0.234     1.858    vgacore/video_mem/ram_reg_4032_4095_0_2/ADDRD2
    SLICE_X62Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_4032_4095_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.834     1.999    vgacore/video_mem/ram_reg_4032_4095_0_2/WCLK
    SLICE_X62Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_4032_4095_0_2/RAMB/CLK
                         clock pessimism             -0.479     1.519    
    SLICE_X62Y85         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.773    vgacore/video_mem/ram_reg_4032_4095_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_4032_4095_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.605%)  route 0.234ns (62.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.564     1.483    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  v1/c1/q_reg[2]/Q
                         net (fo=1505, routed)        0.234     1.858    vgacore/video_mem/ram_reg_4032_4095_0_2/ADDRD2
    SLICE_X62Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_4032_4095_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.834     1.999    vgacore/video_mem/ram_reg_4032_4095_0_2/WCLK
    SLICE_X62Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_4032_4095_0_2/RAMC/CLK
                         clock pessimism             -0.479     1.519    
    SLICE_X62Y85         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.773    vgacore/video_mem/ram_reg_4032_4095_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_4032_4095_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.605%)  route 0.234ns (62.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.564     1.483    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  v1/c1/q_reg[2]/Q
                         net (fo=1505, routed)        0.234     1.858    vgacore/video_mem/ram_reg_4032_4095_0_2/ADDRD2
    SLICE_X62Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_4032_4095_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.834     1.999    vgacore/video_mem/ram_reg_4032_4095_0_2/WCLK
    SLICE_X62Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_4032_4095_0_2/RAMD/CLK
                         clock pessimism             -0.479     1.519    
    SLICE_X62Y85         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.773    vgacore/video_mem/ram_reg_4032_4095_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_4032_4095_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.900%)  route 0.275ns (66.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.564     1.483    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  v1/c1/q_reg[3]/Q
                         net (fo=1504, routed)        0.275     1.899    vgacore/video_mem/ram_reg_4032_4095_0_2/ADDRD3
    SLICE_X62Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_4032_4095_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.834     1.999    vgacore/video_mem/ram_reg_4032_4095_0_2/WCLK
    SLICE_X62Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_4032_4095_0_2/RAMA/CLK
                         clock pessimism             -0.479     1.519    
    SLICE_X62Y85         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.759    vgacore/video_mem/ram_reg_4032_4095_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgacore/video_mem/ram_reg_4032_4095_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.900%)  route 0.275ns (66.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.564     1.483    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  v1/c1/q_reg[3]/Q
                         net (fo=1504, routed)        0.275     1.899    vgacore/video_mem/ram_reg_4032_4095_0_2/ADDRD3
    SLICE_X62Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_4032_4095_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.834     1.999    vgacore/video_mem/ram_reg_4032_4095_0_2/WCLK
    SLICE_X62Y85         RAMD64E                                      r  vgacore/video_mem/ram_reg_4032_4095_0_2/RAMB/CLK
                         clock pessimism             -0.479     1.519    
    SLICE_X62Y85         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.759    vgacore/video_mem/ram_reg_4032_4095_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X67Y85    v1/c1/q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X67Y85    v1/c1/q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X67Y85    v1/c1/q_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X67Y85    v1/c1/q_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X67Y87    v1/c1/q_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X67Y86    v1/c1/q_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X70Y87    v1/c1/q_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X70Y87    v1/c1/q_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X71Y88    v1/c2/q_reg[0]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y78    vgacore/video_mem/ram_reg_7616_7679_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y78    vgacore/video_mem/ram_reg_7616_7679_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y78    vgacore/video_mem/ram_reg_7616_7679_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y83    vgacore/video_mem/ram_reg_5248_5311_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y83    vgacore/video_mem/ram_reg_5248_5311_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y83    vgacore/video_mem/ram_reg_5248_5311_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y83    vgacore/video_mem/ram_reg_5248_5311_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y76    vgacore/video_mem/ram_reg_64_127_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y76    vgacore/video_mem/ram_reg_64_127_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y76    vgacore/video_mem/ram_reg_64_127_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y91    vgacore/video_mem/ram_reg_17152_17215_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y92    vgacore/video_mem/ram_reg_8896_8959_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y92    vgacore/video_mem/ram_reg_8896_8959_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y78    vgacore/video_mem/ram_reg_1216_1279_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y78    vgacore/video_mem/ram_reg_1216_1279_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y78    vgacore/video_mem/ram_reg_1216_1279_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83    vgacore/video_mem/ram_reg_1472_1535_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y100   vgacore/video_mem/ram_reg_16000_16063_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y100   vgacore/video_mem/ram_reg_16000_16063_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y100   vgacore/video_mem/ram_reg_16000_16063_0_2/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 v1/c2/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c2/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.642ns (24.917%)  route 1.935ns (75.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.630     5.233    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y88         FDCE                                         r  v1/c2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  v1/c2/q_reg[6]/Q
                         net (fo=5, routed)           0.902     6.653    v1/c2/S[1]
    SLICE_X70Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.777 f  v1/c2/q[6]_i_3/O
                         net (fo=7, routed)           1.033     7.809    v1/c2/q[6]_i_3_n_0
    SLICE_X71Y88         FDCE                                         f  v1/c2/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.509    14.932    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X71Y88         FDCE                                         r  v1/c2/q_reg[0]/C
                         clock pessimism              0.279    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X71Y88         FDCE (Recov_fdce_C_CLR)     -0.405    14.770    v1/c2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 v1/c2/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c2/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.642ns (24.917%)  route 1.935ns (75.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.630     5.233    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y88         FDCE                                         r  v1/c2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  v1/c2/q_reg[6]/Q
                         net (fo=5, routed)           0.902     6.653    v1/c2/S[1]
    SLICE_X70Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.777 f  v1/c2/q[6]_i_3/O
                         net (fo=7, routed)           1.033     7.809    v1/c2/q[6]_i_3_n_0
    SLICE_X71Y88         FDCE                                         f  v1/c2/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.509    14.932    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X71Y88         FDCE                                         r  v1/c2/q_reg[1]/C
                         clock pessimism              0.279    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X71Y88         FDCE (Recov_fdce_C_CLR)     -0.405    14.770    v1/c2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 v1/c2/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c2/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.642ns (24.917%)  route 1.935ns (75.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.630     5.233    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y88         FDCE                                         r  v1/c2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  v1/c2/q_reg[6]/Q
                         net (fo=5, routed)           0.902     6.653    v1/c2/S[1]
    SLICE_X70Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.777 f  v1/c2/q[6]_i_3/O
                         net (fo=7, routed)           1.033     7.809    v1/c2/q[6]_i_3_n_0
    SLICE_X71Y88         FDCE                                         f  v1/c2/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.509    14.932    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X71Y88         FDCE                                         r  v1/c2/q_reg[3]/C
                         clock pessimism              0.279    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X71Y88         FDCE (Recov_fdce_C_CLR)     -0.405    14.770    v1/c2/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 v1/c2/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c2/q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.642ns (24.917%)  route 1.935ns (75.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.630     5.233    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y88         FDCE                                         r  v1/c2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  v1/c2/q_reg[6]/Q
                         net (fo=5, routed)           0.902     6.653    v1/c2/S[1]
    SLICE_X70Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.777 f  v1/c2/q[6]_i_3/O
                         net (fo=7, routed)           1.033     7.809    v1/c2/q[6]_i_3_n_0
    SLICE_X71Y88         FDCE                                         f  v1/c2/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.509    14.932    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X71Y88         FDCE                                         r  v1/c2/q_reg[4]/C
                         clock pessimism              0.279    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X71Y88         FDCE (Recov_fdce_C_CLR)     -0.405    14.770    v1/c2/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 v1/c2/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c2/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.642ns (24.917%)  route 1.935ns (75.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.630     5.233    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y88         FDCE                                         r  v1/c2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  v1/c2/q_reg[6]/Q
                         net (fo=5, routed)           0.902     6.653    v1/c2/S[1]
    SLICE_X70Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.777 f  v1/c2/q[6]_i_3/O
                         net (fo=7, routed)           1.033     7.809    v1/c2/q[6]_i_3_n_0
    SLICE_X70Y88         FDCE                                         f  v1/c2/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.509    14.932    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y88         FDCE                                         r  v1/c2/q_reg[2]/C
                         clock pessimism              0.301    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X70Y88         FDCE (Recov_fdce_C_CLR)     -0.319    14.878    v1/c2/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 v1/c2/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c2/q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.642ns (24.917%)  route 1.935ns (75.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.630     5.233    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y88         FDCE                                         r  v1/c2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  v1/c2/q_reg[6]/Q
                         net (fo=5, routed)           0.902     6.653    v1/c2/S[1]
    SLICE_X70Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.777 f  v1/c2/q[6]_i_3/O
                         net (fo=7, routed)           1.033     7.809    v1/c2/q[6]_i_3_n_0
    SLICE_X70Y88         FDCE                                         f  v1/c2/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.509    14.932    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y88         FDCE                                         r  v1/c2/q_reg[5]/C
                         clock pessimism              0.301    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X70Y88         FDCE (Recov_fdce_C_CLR)     -0.319    14.878    v1/c2/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 v1/c2/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c2/q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.642ns (24.917%)  route 1.935ns (75.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.630     5.233    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y88         FDCE                                         r  v1/c2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  v1/c2/q_reg[6]/Q
                         net (fo=5, routed)           0.902     6.653    v1/c2/S[1]
    SLICE_X70Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.777 f  v1/c2/q[6]_i_3/O
                         net (fo=7, routed)           1.033     7.809    v1/c2/q[6]_i_3_n_0
    SLICE_X70Y88         FDCE                                         f  v1/c2/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.509    14.932    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y88         FDCE                                         r  v1/c2/q_reg[6]/C
                         clock pessimism              0.301    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X70Y88         FDCE (Recov_fdce_C_CLR)     -0.319    14.878    v1/c2/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c1/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.320%)  route 1.805ns (75.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y86         FDCE                                         r  v1/c1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  v1/c1/q_reg[5]/Q
                         net (fo=12, routed)          1.002     6.688    v1/c1/q_reg[5]_0
    SLICE_X70Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.812 f  v1/c1/q[7]_i_2/O
                         net (fo=8, routed)           0.803     7.616    v1/c1/q[7]_i_2_n_0
    SLICE_X67Y85         FDCE                                         f  v1/c1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.507    14.930    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X67Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.765    v1/c1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c1/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.320%)  route 1.805ns (75.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y86         FDCE                                         r  v1/c1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  v1/c1/q_reg[5]/Q
                         net (fo=12, routed)          1.002     6.688    v1/c1/q_reg[5]_0
    SLICE_X70Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.812 f  v1/c1/q[7]_i_2/O
                         net (fo=8, routed)           0.803     7.616    v1/c1/q[7]_i_2_n_0
    SLICE_X67Y85         FDCE                                         f  v1/c1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.507    14.930    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[1]/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X67Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.765    v1/c1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 v1/c1/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c1/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.320%)  route 1.805ns (75.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.628     5.231    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y86         FDCE                                         r  v1/c1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDCE (Prop_fdce_C_Q)         0.456     5.687 f  v1/c1/q_reg[5]/Q
                         net (fo=12, routed)          1.002     6.688    v1/c1/q_reg[5]_0
    SLICE_X70Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.812 f  v1/c1/q[7]_i_2/O
                         net (fo=8, routed)           0.803     7.616    v1/c1/q[7]_i_2_n_0
    SLICE_X67Y85         FDCE                                         f  v1/c1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.507    14.930    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[2]/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X67Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.765    v1/c1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  7.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c1/q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.866%)  route 0.447ns (68.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.565     1.484    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y87         FDCE                                         r  v1/c1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  v1/c1/q_reg[7]/Q
                         net (fo=5, routed)           0.233     1.881    v1/c1/q_reg[7]_0
    SLICE_X70Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.926 f  v1/c1/q[7]_i_2/O
                         net (fo=8, routed)           0.214     2.140    v1/c1/q[7]_i_2_n_0
    SLICE_X67Y87         FDCE                                         f  v1/c1/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.836     2.001    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y87         FDCE                                         r  v1/c1/q_reg[4]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X67Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    v1/c1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c1/q_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.404%)  route 0.436ns (67.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.565     1.484    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y87         FDCE                                         r  v1/c1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  v1/c1/q_reg[7]/Q
                         net (fo=5, routed)           0.233     1.881    v1/c1/q_reg[7]_0
    SLICE_X70Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.926 f  v1/c1/q[7]_i_2/O
                         net (fo=8, routed)           0.203     2.129    v1/c1/q[7]_i_2_n_0
    SLICE_X70Y87         FDCE                                         f  v1/c1/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.836     2.001    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y87         FDCE                                         r  v1/c1/q_reg[6]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X70Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.417    v1/c1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c1/q_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.404%)  route 0.436ns (67.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.565     1.484    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y87         FDCE                                         r  v1/c1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  v1/c1/q_reg[7]/Q
                         net (fo=5, routed)           0.233     1.881    v1/c1/q_reg[7]_0
    SLICE_X70Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.926 f  v1/c1/q[7]_i_2/O
                         net (fo=8, routed)           0.203     2.129    v1/c1/q[7]_i_2_n_0
    SLICE_X70Y87         FDCE                                         f  v1/c1/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.836     2.001    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y87         FDCE                                         r  v1/c1/q_reg[7]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X70Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.417    v1/c1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c1/q_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.439%)  route 0.501ns (70.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.565     1.484    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y87         FDCE                                         r  v1/c1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  v1/c1/q_reg[7]/Q
                         net (fo=5, routed)           0.233     1.881    v1/c1/q_reg[7]_0
    SLICE_X70Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.926 f  v1/c1/q[7]_i_2/O
                         net (fo=8, routed)           0.268     2.194    v1/c1/q[7]_i_2_n_0
    SLICE_X67Y86         FDCE                                         f  v1/c1/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.835     2.000    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y86         FDCE                                         r  v1/c1/q_reg[5]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X67Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    v1/c1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c1/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.212%)  route 0.532ns (71.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.565     1.484    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y87         FDCE                                         r  v1/c1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  v1/c1/q_reg[7]/Q
                         net (fo=5, routed)           0.233     1.881    v1/c1/q_reg[7]_0
    SLICE_X70Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.926 f  v1/c1/q[7]_i_2/O
                         net (fo=8, routed)           0.299     2.225    v1/c1/q[7]_i_2_n_0
    SLICE_X67Y85         FDCE                                         f  v1/c1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.835     2.000    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[0]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X67Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    v1/c1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c1/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.212%)  route 0.532ns (71.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.565     1.484    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y87         FDCE                                         r  v1/c1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  v1/c1/q_reg[7]/Q
                         net (fo=5, routed)           0.233     1.881    v1/c1/q_reg[7]_0
    SLICE_X70Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.926 f  v1/c1/q[7]_i_2/O
                         net (fo=8, routed)           0.299     2.225    v1/c1/q[7]_i_2_n_0
    SLICE_X67Y85         FDCE                                         f  v1/c1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.835     2.000    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[1]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X67Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    v1/c1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c1/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.212%)  route 0.532ns (71.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.565     1.484    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y87         FDCE                                         r  v1/c1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  v1/c1/q_reg[7]/Q
                         net (fo=5, routed)           0.233     1.881    v1/c1/q_reg[7]_0
    SLICE_X70Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.926 f  v1/c1/q[7]_i_2/O
                         net (fo=8, routed)           0.299     2.225    v1/c1/q[7]_i_2_n_0
    SLICE_X67Y85         FDCE                                         f  v1/c1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.835     2.000    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[2]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X67Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    v1/c1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 v1/c1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c1/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.212%)  route 0.532ns (71.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.565     1.484    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y87         FDCE                                         r  v1/c1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  v1/c1/q_reg[7]/Q
                         net (fo=5, routed)           0.233     1.881    v1/c1/q_reg[7]_0
    SLICE_X70Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.926 f  v1/c1/q[7]_i_2/O
                         net (fo=8, routed)           0.299     2.225    v1/c1/q[7]_i_2_n_0
    SLICE_X67Y85         FDCE                                         f  v1/c1/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.835     2.000    v1/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y85         FDCE                                         r  v1/c1/q_reg[3]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X67Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    v1/c1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 v1/c2/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c2/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.052%)  route 0.587ns (75.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.566     1.485    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X71Y88         FDCE                                         r  v1/c2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  v1/c2/q_reg[3]/Q
                         net (fo=9, routed)           0.110     1.736    v1/c2/DI[0]
    SLICE_X70Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.781 f  v1/c2/q[6]_i_3/O
                         net (fo=7, routed)           0.478     2.259    v1/c2/q[6]_i_3_n_0
    SLICE_X70Y88         FDCE                                         f  v1/c2/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.838     2.003    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y88         FDCE                                         r  v1/c2/q_reg[2]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X70Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.431    v1/c2/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 v1/c2/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/c2/q_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.052%)  route 0.587ns (75.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.566     1.485    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X71Y88         FDCE                                         r  v1/c2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  v1/c2/q_reg[3]/Q
                         net (fo=9, routed)           0.110     1.736    v1/c2/DI[0]
    SLICE_X70Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.781 f  v1/c2/q[6]_i_3/O
                         net (fo=7, routed)           0.478     2.259    v1/c2/q[6]_i_3_n_0
    SLICE_X70Y88         FDCE                                         f  v1/c2/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.838     2.003    v1/c2/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y88         FDCE                                         r  v1/c2/q_reg[5]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X70Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.431    v1/c2/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.827    





