#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov 21 23:18:00 2024
# Process ID: 31915
# Current directory: /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_dlmb_v10_0_synth_1
# Command line: vivado -log vid_oe4_dlmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vid_oe4_dlmb_v10_0.tcl
# Log file: /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_dlmb_v10_0_synth_1/vid_oe4_dlmb_v10_0.vds
# Journal file: /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_dlmb_v10_0_synth_1/vivado.jou
# Running On: SgoSkzD, OS: Linux, CPU Frequency: 4145.747 MHz, CPU Physical cores: 12, Host memory: 33545 MB
#-----------------------------------------------------------
source vid_oe4_dlmb_v10_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1535.371 ; gain = 0.023 ; free physical = 8300 ; free virtual = 14444
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vid_oe4_dlmb_v10_0
Command: synth_design -top vid_oe4_dlmb_v10_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32281
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2160.359 ; gain = 369.770 ; free physical = 267 ; free virtual = 5205
Synthesis current peak Physical Memory [PSS] (MB): peak = 1143.481; parent = 1019.015; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.395; parent = 2163.332; children = 1652.062
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vid_oe4_dlmb_v10_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.gen/sources_1/bd/vid_oe4/ip/vid_oe4_dlmb_v10_0/synth/vid_oe4_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.gen/sources_1/bd/vid_oe4/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.gen/sources_1/bd/vid_oe4/ip/vid_oe4_dlmb_v10_0/synth/vid_oe4_dlmb_v10_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.gen/sources_1/bd/vid_oe4/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-3491] module 'FDS' declared at '/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831' bound to instance 'POR_FF_I' of component 'FDS' [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.gen/sources_1/bd/vid_oe4/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.gen/sources_1/bd/vid_oe4/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'vid_oe4_dlmb_v10_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.gen/sources_1/bd/vid_oe4/ip/vid_oe4_dlmb_v10_0/synth/vid_oe4_dlmb_v10_0.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2231.297 ; gain = 440.707 ; free physical = 430 ; free virtual = 4897
Synthesis current peak Physical Memory [PSS] (MB): peak = 1143.481; parent = 1019.015; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3883.363; parent = 2231.301; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2246.141 ; gain = 455.551 ; free physical = 424 ; free virtual = 4891
Synthesis current peak Physical Memory [PSS] (MB): peak = 1143.481; parent = 1019.015; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3898.207; parent = 2246.145; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2246.141 ; gain = 455.551 ; free physical = 449 ; free virtual = 4916
Synthesis current peak Physical Memory [PSS] (MB): peak = 1143.481; parent = 1019.015; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3898.207; parent = 2246.145; children = 1652.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.109 ; gain = 0.000 ; free physical = 540 ; free virtual = 5011
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.gen/sources_1/bd/vid_oe4/ip/vid_oe4_dlmb_v10_0/vid_oe4_dlmb_v10_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.gen/sources_1/bd/vid_oe4/ip/vid_oe4_dlmb_v10_0/vid_oe4_dlmb_v10_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_dlmb_v10_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_dlmb_v10_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.016 ; gain = 0.000 ; free physical = 310 ; free virtual = 4387
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2326.016 ; gain = 0.000 ; free physical = 308 ; free virtual = 4385
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1558 ; free virtual = 5033
Synthesis current peak Physical Memory [PSS] (MB): peak = 1143.481; parent = 1019.015; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1545 ; free virtual = 5022
Synthesis current peak Physical Memory [PSS] (MB): peak = 1143.481; parent = 1019.015; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_dlmb_v10_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1530 ; free virtual = 5013
Synthesis current peak Physical Memory [PSS] (MB): peak = 1143.481; parent = 1019.015; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1455 ; free virtual = 4961
Synthesis current peak Physical Memory [PSS] (MB): peak = 1143.481; parent = 1019.015; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1838 ; free virtual = 5348
Synthesis current peak Physical Memory [PSS] (MB): peak = 1143.481; parent = 1019.015; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1359 ; free virtual = 4902
Synthesis current peak Physical Memory [PSS] (MB): peak = 1194.916; parent = 1070.454; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1347 ; free virtual = 4891
Synthesis current peak Physical Memory [PSS] (MB): peak = 1195.017; parent = 1070.555; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1326 ; free virtual = 4870
Synthesis current peak Physical Memory [PSS] (MB): peak = 1195.312; parent = 1070.850; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1290 ; free virtual = 4896
Synthesis current peak Physical Memory [PSS] (MB): peak = 1195.312; parent = 1070.850; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1291 ; free virtual = 4897
Synthesis current peak Physical Memory [PSS] (MB): peak = 1195.312; parent = 1070.850; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1285 ; free virtual = 4891
Synthesis current peak Physical Memory [PSS] (MB): peak = 1195.312; parent = 1070.850; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1285 ; free virtual = 4892
Synthesis current peak Physical Memory [PSS] (MB): peak = 1195.312; parent = 1070.850; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1279 ; free virtual = 4886
Synthesis current peak Physical Memory [PSS] (MB): peak = 1195.312; parent = 1070.850; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1275 ; free virtual = 4881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1195.312; parent = 1070.850; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDS  |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1278 ; free virtual = 4885
Synthesis current peak Physical Memory [PSS] (MB): peak = 1195.312; parent = 1070.850; children = 124.467
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3946.066; parent = 2294.004; children = 1652.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2326.016 ; gain = 455.551 ; free physical = 1308 ; free virtual = 4916
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2326.016 ; gain = 535.426 ; free physical = 1305 ; free virtual = 4913
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2326.016 ; gain = 0.000 ; free physical = 1300 ; free virtual = 4908
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.016 ; gain = 0.000 ; free physical = 1301 ; free virtual = 4910
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Synth Design complete, checksum: 65ee1c7b
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2326.016 ; gain = 790.645 ; free physical = 1552 ; free virtual = 5162
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_dlmb_v10_0_synth_1/vid_oe4_dlmb_v10_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vid_oe4_dlmb_v10_0, cache-ID = be00d4523d286c94
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_dlmb_v10_0_synth_1/vid_oe4_dlmb_v10_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vid_oe4_dlmb_v10_0_utilization_synth.rpt -pb vid_oe4_dlmb_v10_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 23:18:49 2024...
