(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param65 = ((~(8'hbf)) ? (((~(~|(8'hb8))) ? (-((8'ha5) * (8'hb2))) : {((8'ha6) ? (8'hba) : (8'ha1))}) ? {(-((8'ha9) ? (8'ha5) : (8'ha5))), {((8'hb8) ? (8'ha4) : (8'hbf))}} : (~^(|{(8'ha1)}))) : ((~^((8'hba) ? {(8'ha3), (8'h9c)} : (~&(7'h44)))) ? (~|(~^((8'hb5) && (8'ha5)))) : ((&((7'h43) || (8'hbb))) ? {((8'ha4) ? (8'hb1) : (8'hb3))} : (~^((8'ha9) + (8'ha7)))))), 
parameter param66 = param65)
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h219):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hc):(1'h0)] wire3;
  input wire signed [(5'h11):(1'h0)] wire2;
  input wire signed [(5'h11):(1'h0)] wire1;
  input wire signed [(2'h2):(1'h0)] wire0;
  wire signed [(4'hf):(1'h0)] wire64;
  wire [(3'h6):(1'h0)] wire51;
  wire signed [(4'h9):(1'h0)] wire50;
  wire signed [(5'h13):(1'h0)] wire49;
  wire signed [(3'h5):(1'h0)] wire48;
  wire [(3'h5):(1'h0)] wire47;
  wire [(4'ha):(1'h0)] wire46;
  wire signed [(4'ha):(1'h0)] wire20;
  wire signed [(2'h2):(1'h0)] wire19;
  wire signed [(4'h8):(1'h0)] wire18;
  wire [(5'h11):(1'h0)] wire17;
  wire signed [(4'hf):(1'h0)] wire15;
  wire signed [(5'h12):(1'h0)] wire4;
  reg signed [(4'he):(1'h0)] reg52 = (1'h0);
  reg [(2'h2):(1'h0)] reg63 = (1'h0);
  reg [(3'h6):(1'h0)] reg62 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg59 = (1'h0);
  reg [(3'h5):(1'h0)] reg58 = (1'h0);
  reg [(3'h6):(1'h0)] reg57 = (1'h0);
  reg [(3'h7):(1'h0)] reg56 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg55 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg53 = (1'h0);
  reg [(4'hb):(1'h0)] reg45 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg44 = (1'h0);
  reg [(4'ha):(1'h0)] reg42 = (1'h0);
  reg [(4'h8):(1'h0)] reg41 = (1'h0);
  reg [(4'ha):(1'h0)] reg39 = (1'h0);
  reg [(5'h15):(1'h0)] reg38 = (1'h0);
  reg [(2'h3):(1'h0)] reg36 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg35 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg34 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg33 = (1'h0);
  reg [(4'hb):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg30 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg29 = (1'h0);
  reg [(2'h2):(1'h0)] reg27 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg24 = (1'h0);
  reg [(2'h2):(1'h0)] reg23 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg22 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg61 = (1'h0);
  reg [(4'hd):(1'h0)] reg60 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg54 = (1'h0);
  reg signed [(4'hc):(1'h0)] forvar52 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg43 = (1'h0);
  reg [(3'h5):(1'h0)] reg40 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg37 = (1'h0);
  reg [(5'h15):(1'h0)] reg28 = (1'h0);
  assign y = {wire64,
                 wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire15,
                 wire4,
                 reg52,
                 reg63,
                 reg62,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg53,
                 reg45,
                 reg44,
                 reg42,
                 reg41,
                 reg39,
                 reg38,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg61,
                 reg60,
                 reg54,
                 forvar52,
                 reg43,
                 reg40,
                 reg37,
                 reg28,
                 (1'h0)};
  assign wire4 = ($signed("eS") > {wire1[(3'h7):(3'h4)]});
  module5 #() modinst16 (.wire6(wire1), .wire8(wire4), .clk(clk), .wire7(wire2), .wire9(wire3), .y(wire15));
  assign wire17 = "M37";
  assign wire18 = wire15;
  assign wire19 = $unsigned(wire3);
  assign wire20 = $signed(wire2);
  always
    @(posedge clk) begin
      reg21 <= "VZga";
      reg22 <= wire1;
      if ({$signed($unsigned((~|(reg21 ? wire1 : (7'h41)))))})
        begin
          reg23 <= wire1[(4'ha):(2'h2)];
          reg24 <= ({"D7Cv6OhHcSrxS", ($unsigned(reg21) ? "tp2SRe2v" : wire2)} ?
              (!wire1) : $signed("mJ5YQvtX"));
          reg25 <= (-wire3);
          if (reg21)
            begin
              reg26 <= (-(reg21[(1'h1):(1'h1)] <= wire18));
              reg27 <= (((!((~reg22) != reg24[(2'h2):(1'h1)])) ^ {(!"MHrGYOLlMKlmYahhC")}) ^ ((~&$unsigned((wire3 ?
                  wire17 : wire20))) != $signed(($signed(reg24) - reg24[(2'h2):(1'h1)]))));
              reg28 = "eChEbC1Mc5NMaf6HD";
            end
          else
            begin
              reg26 <= ((^((!reg21[(2'h2):(1'h1)]) ?
                      ($signed(reg25) ?
                          "" : (wire4 ?
                              (8'hba) : (8'hb5))) : $signed("ReXGRiWE6L5nFa0cJyp"))) ?
                  (8'ha6) : (({$signed(wire18),
                          (wire2 ? reg27 : reg27)} > (^wire3)) ?
                      $signed(({reg26, wire3} ?
                          $unsigned(wire17) : (^~wire0))) : (&"9hKJyivHmNK")));
              reg27 <= reg26;
              reg29 <= wire0;
              reg30 <= reg23[(1'h1):(1'h1)];
              reg31 <= ("O7zL4hisPkJ" || $unsigned(wire19));
            end
          if ("VHU6c")
            begin
              reg32 <= ($unsigned(reg22[(1'h1):(1'h1)]) ?
                  "RhSddSFlcq8AD7PX1" : "nOwg1");
              reg33 <= (^wire2);
              reg34 <= (reg26[(2'h2):(1'h1)] << "2Zz");
              reg35 <= (~reg34);
              reg36 <= (($signed($unsigned(reg28[(3'h7):(2'h2)])) ^ $signed($signed($signed(reg35)))) ?
                  "DVmB2ZbO3HPR" : reg25[(4'hb):(4'h9)]);
            end
          else
            begin
              reg37 = $signed((wire3 || "xyyR4sD66tl"));
              reg38 <= "QqIZ66";
              reg39 <= reg33;
              reg40 = "un3oY7nkFBAGWhs7Y";
            end
        end
      else
        begin
          if ((~reg32[(4'ha):(4'h8)]))
            begin
              reg28 = (8'ha9);
              reg29 <= wire4;
              reg30 <= ({$signed({(wire2 != reg25)}),
                  (((8'hb0) - {(8'ha1),
                      reg30}) >>> "xwwq5IzxTGptxn")} ^ (reg40[(2'h2):(1'h1)] < {(~&"FAanxMqp5NIIdRJyKuG3"),
                  reg39[(3'h5):(2'h2)]}));
            end
          else
            begin
              reg23 <= (^~(8'hb5));
            end
          if ((-(({reg35, (8'hb2)} ?
                  $unsigned(wire17) : ($unsigned(reg22) ?
                      {(8'haa)} : (~&reg28))) ?
              ($unsigned("Yy5qk") && ("w" - (reg24 <= wire4))) : reg30)))
            begin
              reg31 <= (8'hba);
              reg32 <= (7'h42);
              reg33 <= wire3;
              reg34 <= $unsigned($unsigned((wire15 >> wire19[(1'h0):(1'h0)])));
              reg35 <= reg27;
            end
          else
            begin
              reg31 <= wire3[(4'hb):(1'h1)];
              reg32 <= ({reg23,
                  (wire19[(2'h2):(1'h1)] ?
                      reg31[(4'ha):(1'h1)] : (~&"17yONNAtY2Q"))} <<< ($signed(($unsigned(reg30) != $unsigned(reg27))) ?
                  (((8'hbd) ? (!wire4) : (wire15 ? wire19 : reg22)) ?
                      "Qz3W7OhhQp" : reg29[(4'h9):(2'h3)]) : (8'h9c)));
            end
        end
    end
  always
    @(posedge clk) begin
      reg41 <= ({$signed((~"zQ"))} ?
          ({((reg22 <<< wire2) <<< (|wire0)), "9NXJ"} - {(^$unsigned((8'ha5))),
              $unsigned((reg26 ?
                  (8'ha0) : (8'had)))}) : ((8'ha1) < (wire17 < ({(8'had)} >= {wire18,
              wire2}))));
      if ("0fnJzCefgtEnqfcr")
        begin
          reg42 <= $unsigned((($unsigned((reg41 | wire18)) + (reg29[(2'h2):(1'h1)] ?
              $unsigned(wire4) : wire18[(4'h8):(2'h2)])) ~^ $unsigned(reg38)));
        end
      else
        begin
          reg42 <= (((((reg23 + wire3) ^ reg29[(1'h1):(1'h0)]) ?
                      ($unsigned((8'h9e)) != {wire0}) : (^"zmpHsPXCezBs2onID")) ?
                  {((-(8'h9d)) | (wire19 >= reg26)),
                      ((~wire0) <= wire0)} : ("" * (+(reg29 ?
                      (8'hae) : wire17)))) ?
              (&reg22) : reg34[(2'h2):(2'h2)]);
        end
      reg43 = (((~reg25[(3'h7):(3'h7)]) < $unsigned(wire18[(2'h2):(2'h2)])) ?
          reg39 : {$unsigned(reg26)});
      reg44 <= ($signed("T1iizrvH0") <<< wire15[(3'h7):(3'h6)]);
      reg45 <= (+"E17cus1wZBu");
    end
  assign wire46 = (8'hb9);
  assign wire47 = "9G4mKWA";
  assign wire48 = "IpFJonUUS";
  assign wire49 = {(+$signed((((8'hac) ? reg25 : reg42) - $signed(reg30)))),
                      ""};
  assign wire50 = reg30;
  assign wire51 = (&{wire46});
  always
    @(posedge clk) begin
      if (("eJq13tW" ? "l" : ("KJM" & "qw7")))
        begin
          for (forvar52 = (1'h0); (forvar52 < (1'h0)); forvar52 = (forvar52 + (1'h1)))
            begin
              reg53 <= wire15[(4'hf):(4'hf)];
              reg54 = (("Mv" || (7'h40)) ?
                  reg33 : ((wire47[(3'h4):(2'h2)] ?
                      ((reg23 ?
                          wire51 : reg26) + $signed(reg29)) : (~^wire17[(4'he):(4'ha)])) | "vnnJObR0RvCoiKoJ"));
              reg55 <= wire19[(1'h0):(1'h0)];
            end
          reg56 <= $unsigned((reg39 ^~ (((~(8'ha1)) < $unsigned(reg21)) ?
              "lz8gL9UsC" : {reg21[(1'h0):(1'h0)]})));
          if ("vuQFkJet")
            begin
              reg57 <= $signed(wire20);
              reg58 <= ((wire15 == "GP4iIfFyeAfAnXO") ?
                  "TKcsDC" : ($signed(reg42) ?
                      ($unsigned((reg42 < wire51)) | (!(reg33 && reg38))) : $unsigned(wire20)));
              reg59 <= wire49[(4'h8):(3'h4)];
            end
          else
            begin
              reg57 <= $unsigned(reg33);
              reg60 = ($signed((~^((reg41 ? wire0 : wire50) ?
                  $unsigned((8'ha1)) : "W"))) == ((wire46[(4'h8):(4'h8)] || reg31[(4'hf):(4'hf)]) >>> {{(-(8'hab))}}));
              reg61 = (~^(wire46 ?
                  {$unsigned((reg41 ? reg60 : reg24))} : (~((wire50 ?
                          (8'ha5) : reg45) ?
                      $unsigned((8'h9e)) : wire50[(1'h0):(1'h0)]))));
              reg62 <= "mt";
              reg63 <= $signed((reg36[(1'h0):(1'h0)] ?
                  reg32 : $unsigned({{wire3}, reg60})));
            end
        end
      else
        begin
          reg52 <= (reg35 <<< reg23);
          reg54 = wire3[(2'h3):(2'h2)];
          reg55 <= $signed(($unsigned((reg22 ?
                  ((8'hbc) ? reg25 : wire47) : $unsigned(wire3))) ?
              ((^~$unsigned(reg32)) - ($unsigned((8'ha0)) << $signed(wire2))) : (reg31[(5'h10):(4'hc)] ?
                  ((~&reg58) >> reg23) : $signed(reg31))));
          reg56 <= "4qvArrXYnKoGfHA";
        end
    end
  assign wire64 = $unsigned($signed("umNe3I0Suq30mDB"));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module5
#(parameter param14 = ({((~((8'h9c) ? (8'ha9) : (8'hbb))) | (|{(8'ha3), (8'hb5)})), ((~((8'h9d) ? (8'ha1) : (8'hae))) ? (8'ha3) : (~^((8'h9f) ? (8'ha6) : (7'h44))))} ? (&{(^((8'hb9) ? (8'hac) : (8'hb4)))}) : (!(((^(8'hae)) <<< ((8'hbe) >>> (7'h44))) - (^((7'h41) > (8'hac)))))))
(y, clk, wire9, wire8, wire7, wire6);
  output wire [(32'h29):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire9;
  input wire signed [(5'h12):(1'h0)] wire8;
  input wire [(5'h11):(1'h0)] wire7;
  input wire signed [(2'h2):(1'h0)] wire6;
  wire [(4'h8):(1'h0)] wire13;
  wire signed [(4'h8):(1'h0)] wire12;
  wire signed [(5'h10):(1'h0)] wire11;
  wire signed [(4'h8):(1'h0)] wire10;
  assign y = {wire13, wire12, wire11, wire10, (1'h0)};
  assign wire10 = (^(~^(wire8 == ((wire9 ?
                      (8'hba) : wire8) >> $unsigned(wire7)))));
  assign wire11 = wire8[(4'he):(4'hb)];
  assign wire12 = $signed($unsigned($unsigned($signed($unsigned(wire7)))));
  assign wire13 = (8'hb1);
endmodule