Classic Timing Analyzer report for ProgramCounter_AmarnathPatel
Thu Nov 28 15:23:11 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.877 ns                                       ; inc           ; q_internal[15] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.167 ns                                       ; q_internal[4] ; q[4]           ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.181 ns                                      ; d[2]          ; q_internal[2]  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0] ; q_internal[15] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                 ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[11] ; clock      ; clock    ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[4]  ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[10] ; clock      ; clock    ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[11] ; clock      ; clock    ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[4]  ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[5]  ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[9]  ; clock      ; clock    ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[10] ; clock      ; clock    ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[11] ; clock      ; clock    ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[4]  ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[5]  ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[6]  ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[8]  ; clock      ; clock    ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[9]  ; clock      ; clock    ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[10] ; clock      ; clock    ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[11] ; clock      ; clock    ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[4]  ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[5]  ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[6]  ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[7]  ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[8]  ; clock      ; clock    ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[9]  ; clock      ; clock    ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[10] ; clock      ; clock    ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[4]  ; q_internal[11] ; clock      ; clock    ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[5]  ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[6]  ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[7]  ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 0.924 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[8]  ; clock      ; clock    ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[9]  ; clock      ; clock    ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[4]  ; q_internal[10] ; clock      ; clock    ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[5]  ; q_internal[11] ; clock      ; clock    ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[6]  ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[7]  ; clock      ; clock    ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[8]  ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[7]  ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 0.889 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[8]  ; clock      ; clock    ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[4]  ; q_internal[9]  ; clock      ; clock    ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[5]  ; q_internal[10] ; clock      ; clock    ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[6]  ; q_internal[11] ; clock      ; clock    ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[6]  ; clock      ; clock    ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[7]  ; clock      ; clock    ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[8]  ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[9]  ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[7]  ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[4]  ; q_internal[8]  ; clock      ; clock    ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[5]  ; q_internal[9]  ; clock      ; clock    ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[6]  ; q_internal[10] ; clock      ; clock    ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[5]  ; clock      ; clock    ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[6]  ; clock      ; clock    ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[7]  ; clock      ; clock    ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[8]  ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[9]  ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[10] ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[7]  ; q_internal[11] ; clock      ; clock    ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[5]  ; q_internal[8]  ; clock      ; clock    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[6]  ; q_internal[9]  ; clock      ; clock    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[4]  ; clock      ; clock    ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[5]  ; clock      ; clock    ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[6]  ; clock      ; clock    ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[7]  ; clock      ; clock    ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[8]  ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[9]  ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[10] ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[11] ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[7]  ; q_internal[10] ; clock      ; clock    ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[6]  ; q_internal[8]  ; clock      ; clock    ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[3]  ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[4]  ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[5]  ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[6]  ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[4]  ; q_internal[7]  ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[8]  ; q_internal[11] ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[9]  ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[10] ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[11] ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[12] ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[7]  ; q_internal[9]  ; clock      ; clock    ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[2]  ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[3]  ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[4]  ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[5]  ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[4]  ; q_internal[6]  ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[5]  ; q_internal[7]  ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[8]  ; q_internal[10] ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[9]  ; q_internal[11] ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[10] ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[11] ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[12] ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[13] ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[7]  ; q_internal[8]  ; clock      ; clock    ; None                        ; None                      ; 0.714 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[1]  ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[2]  ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[3]  ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[4]  ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[4]  ; q_internal[5]  ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[5]  ; q_internal[6]  ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[6]  ; q_internal[7]  ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[8]  ; q_internal[9]  ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[9]  ; q_internal[10] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[10] ; q_internal[11] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[11] ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[12] ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[13] ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[14] ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[0]  ; q_internal[0]  ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[1]  ; q_internal[1]  ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[2]  ; q_internal[2]  ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[3]  ; q_internal[3]  ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[4]  ; q_internal[4]  ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[5]  ; q_internal[5]  ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[6]  ; q_internal[6]  ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[7]  ; q_internal[7]  ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[8]  ; q_internal[8]  ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[9]  ; q_internal[9]  ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[10] ; q_internal[10] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[11] ; q_internal[11] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[12] ; q_internal[12] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[13] ; q_internal[13] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[14] ; q_internal[14] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q_internal[15] ; q_internal[15] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+-------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To             ; To Clock ;
+-------+--------------+------------+-------+----------------+----------+
; N/A   ; None         ; 3.877 ns   ; inc   ; q_internal[15] ; clock    ;
; N/A   ; None         ; 3.842 ns   ; inc   ; q_internal[14] ; clock    ;
; N/A   ; None         ; 3.807 ns   ; inc   ; q_internal[13] ; clock    ;
; N/A   ; None         ; 3.772 ns   ; inc   ; q_internal[12] ; clock    ;
; N/A   ; None         ; 3.737 ns   ; inc   ; q_internal[11] ; clock    ;
; N/A   ; None         ; 3.726 ns   ; d[12] ; q_internal[12] ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[0]  ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[1]  ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[2]  ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[3]  ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[4]  ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[5]  ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[6]  ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[7]  ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[8]  ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[9]  ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[10] ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[11] ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[12] ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[13] ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[14] ; clock    ;
; N/A   ; None         ; 3.703 ns   ; load  ; q_internal[15] ; clock    ;
; N/A   ; None         ; 3.702 ns   ; inc   ; q_internal[10] ; clock    ;
; N/A   ; None         ; 3.667 ns   ; inc   ; q_internal[9]  ; clock    ;
; N/A   ; None         ; 3.632 ns   ; inc   ; q_internal[8]  ; clock    ;
; N/A   ; None         ; 3.536 ns   ; inc   ; q_internal[7]  ; clock    ;
; N/A   ; None         ; 3.501 ns   ; inc   ; q_internal[6]  ; clock    ;
; N/A   ; None         ; 3.466 ns   ; inc   ; q_internal[5]  ; clock    ;
; N/A   ; None         ; 3.431 ns   ; inc   ; q_internal[4]  ; clock    ;
; N/A   ; None         ; 3.396 ns   ; inc   ; q_internal[3]  ; clock    ;
; N/A   ; None         ; 3.361 ns   ; inc   ; q_internal[2]  ; clock    ;
; N/A   ; None         ; 3.326 ns   ; inc   ; q_internal[1]  ; clock    ;
; N/A   ; None         ; 3.277 ns   ; inc   ; q_internal[0]  ; clock    ;
; N/A   ; None         ; 3.077 ns   ; d[15] ; q_internal[15] ; clock    ;
; N/A   ; None         ; 3.056 ns   ; d[4]  ; q_internal[4]  ; clock    ;
; N/A   ; None         ; 3.053 ns   ; d[9]  ; q_internal[9]  ; clock    ;
; N/A   ; None         ; 3.044 ns   ; d[5]  ; q_internal[5]  ; clock    ;
; N/A   ; None         ; 3.042 ns   ; d[6]  ; q_internal[6]  ; clock    ;
; N/A   ; None         ; 3.037 ns   ; d[14] ; q_internal[14] ; clock    ;
; N/A   ; None         ; 2.907 ns   ; d[1]  ; q_internal[1]  ; clock    ;
; N/A   ; None         ; 2.706 ns   ; d[3]  ; q_internal[3]  ; clock    ;
; N/A   ; None         ; 2.702 ns   ; d[10] ; q_internal[10] ; clock    ;
; N/A   ; None         ; 2.694 ns   ; d[8]  ; q_internal[8]  ; clock    ;
; N/A   ; None         ; 2.677 ns   ; d[0]  ; q_internal[0]  ; clock    ;
; N/A   ; None         ; 2.654 ns   ; d[13] ; q_internal[13] ; clock    ;
; N/A   ; None         ; 2.634 ns   ; d[7]  ; q_internal[7]  ; clock    ;
; N/A   ; None         ; 2.479 ns   ; d[11] ; q_internal[11] ; clock    ;
; N/A   ; None         ; 2.420 ns   ; d[2]  ; q_internal[2]  ; clock    ;
+-------+--------------+------------+-------+----------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+----------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To    ; From Clock ;
+-------+--------------+------------+----------------+-------+------------+
; N/A   ; None         ; 7.167 ns   ; q_internal[4]  ; q[4]  ; clock      ;
; N/A   ; None         ; 7.008 ns   ; q_internal[12] ; q[12] ; clock      ;
; N/A   ; None         ; 6.949 ns   ; q_internal[8]  ; q[8]  ; clock      ;
; N/A   ; None         ; 6.338 ns   ; q_internal[15] ; q[15] ; clock      ;
; N/A   ; None         ; 5.898 ns   ; q_internal[10] ; q[10] ; clock      ;
; N/A   ; None         ; 5.717 ns   ; q_internal[3]  ; q[3]  ; clock      ;
; N/A   ; None         ; 5.473 ns   ; q_internal[7]  ; q[7]  ; clock      ;
; N/A   ; None         ; 5.291 ns   ; q_internal[1]  ; q[1]  ; clock      ;
; N/A   ; None         ; 5.274 ns   ; q_internal[5]  ; q[5]  ; clock      ;
; N/A   ; None         ; 5.272 ns   ; q_internal[0]  ; q[0]  ; clock      ;
; N/A   ; None         ; 5.257 ns   ; q_internal[2]  ; q[2]  ; clock      ;
; N/A   ; None         ; 5.243 ns   ; q_internal[11] ; q[11] ; clock      ;
; N/A   ; None         ; 5.236 ns   ; q_internal[6]  ; q[6]  ; clock      ;
; N/A   ; None         ; 5.226 ns   ; q_internal[13] ; q[13] ; clock      ;
; N/A   ; None         ; 5.155 ns   ; q_internal[14] ; q[14] ; clock      ;
; N/A   ; None         ; 5.049 ns   ; q_internal[9]  ; q[9]  ; clock      ;
+-------+--------------+------------+----------------+-------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+-------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To             ; To Clock ;
+---------------+-------------+-----------+-------+----------------+----------+
; N/A           ; None        ; -2.181 ns ; d[2]  ; q_internal[2]  ; clock    ;
; N/A           ; None        ; -2.240 ns ; d[11] ; q_internal[11] ; clock    ;
; N/A           ; None        ; -2.395 ns ; d[7]  ; q_internal[7]  ; clock    ;
; N/A           ; None        ; -2.415 ns ; d[13] ; q_internal[13] ; clock    ;
; N/A           ; None        ; -2.438 ns ; d[0]  ; q_internal[0]  ; clock    ;
; N/A           ; None        ; -2.455 ns ; d[8]  ; q_internal[8]  ; clock    ;
; N/A           ; None        ; -2.463 ns ; d[10] ; q_internal[10] ; clock    ;
; N/A           ; None        ; -2.467 ns ; d[3]  ; q_internal[3]  ; clock    ;
; N/A           ; None        ; -2.668 ns ; d[1]  ; q_internal[1]  ; clock    ;
; N/A           ; None        ; -2.798 ns ; d[14] ; q_internal[14] ; clock    ;
; N/A           ; None        ; -2.803 ns ; d[6]  ; q_internal[6]  ; clock    ;
; N/A           ; None        ; -2.805 ns ; d[5]  ; q_internal[5]  ; clock    ;
; N/A           ; None        ; -2.814 ns ; d[9]  ; q_internal[9]  ; clock    ;
; N/A           ; None        ; -2.817 ns ; d[4]  ; q_internal[4]  ; clock    ;
; N/A           ; None        ; -2.838 ns ; d[15] ; q_internal[15] ; clock    ;
; N/A           ; None        ; -3.038 ns ; inc   ; q_internal[0]  ; clock    ;
; N/A           ; None        ; -3.087 ns ; inc   ; q_internal[1]  ; clock    ;
; N/A           ; None        ; -3.122 ns ; inc   ; q_internal[2]  ; clock    ;
; N/A           ; None        ; -3.157 ns ; inc   ; q_internal[3]  ; clock    ;
; N/A           ; None        ; -3.192 ns ; inc   ; q_internal[4]  ; clock    ;
; N/A           ; None        ; -3.227 ns ; inc   ; q_internal[5]  ; clock    ;
; N/A           ; None        ; -3.262 ns ; inc   ; q_internal[6]  ; clock    ;
; N/A           ; None        ; -3.297 ns ; inc   ; q_internal[7]  ; clock    ;
; N/A           ; None        ; -3.393 ns ; inc   ; q_internal[8]  ; clock    ;
; N/A           ; None        ; -3.428 ns ; inc   ; q_internal[9]  ; clock    ;
; N/A           ; None        ; -3.463 ns ; inc   ; q_internal[10] ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[0]  ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[1]  ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[2]  ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[3]  ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[4]  ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[5]  ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[6]  ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[7]  ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[8]  ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[9]  ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[10] ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[11] ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[12] ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[13] ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[14] ; clock    ;
; N/A           ; None        ; -3.464 ns ; load  ; q_internal[15] ; clock    ;
; N/A           ; None        ; -3.487 ns ; d[12] ; q_internal[12] ; clock    ;
; N/A           ; None        ; -3.498 ns ; inc   ; q_internal[11] ; clock    ;
; N/A           ; None        ; -3.533 ns ; inc   ; q_internal[12] ; clock    ;
; N/A           ; None        ; -3.568 ns ; inc   ; q_internal[13] ; clock    ;
; N/A           ; None        ; -3.603 ns ; inc   ; q_internal[14] ; clock    ;
; N/A           ; None        ; -3.638 ns ; inc   ; q_internal[15] ; clock    ;
+---------------+-------------+-----------+-------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 28 15:23:11 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProgramCounter_AmarnathPatel -c ProgramCounter_AmarnathPatel --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source register "q_internal[0]" and destination register "q_internal[15]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.231 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y1_N1; Fanout = 3; REG Node = 'q_internal[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X27_Y1_N0; Fanout = 2; COMB Node = 'Add0~2'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X27_Y1_N2; Fanout = 2; COMB Node = 'Add0~6'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X27_Y1_N4; Fanout = 2; COMB Node = 'Add0~10'
            Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X27_Y1_N6; Fanout = 2; COMB Node = 'Add0~14'
            Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X27_Y1_N8; Fanout = 2; COMB Node = 'Add0~18'
            Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X27_Y1_N10; Fanout = 2; COMB Node = 'Add0~22'
            Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X27_Y1_N12; Fanout = 2; COMB Node = 'Add0~26'
            Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 0.764 ns; Loc. = LCCOMB_X27_Y1_N14; Fanout = 2; COMB Node = 'Add0~30'
            Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.799 ns; Loc. = LCCOMB_X27_Y1_N16; Fanout = 2; COMB Node = 'Add0~34'
            Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.834 ns; Loc. = LCCOMB_X27_Y1_N18; Fanout = 2; COMB Node = 'Add0~38'
            Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.869 ns; Loc. = LCCOMB_X27_Y1_N20; Fanout = 2; COMB Node = 'Add0~42'
            Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 0.904 ns; Loc. = LCCOMB_X27_Y1_N22; Fanout = 2; COMB Node = 'Add0~46'
            Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 0.939 ns; Loc. = LCCOMB_X27_Y1_N24; Fanout = 2; COMB Node = 'Add0~50'
            Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 0.974 ns; Loc. = LCCOMB_X27_Y1_N26; Fanout = 2; COMB Node = 'Add0~54'
            Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.009 ns; Loc. = LCCOMB_X27_Y1_N28; Fanout = 1; COMB Node = 'Add0~58'
            Info: 17: + IC(0.000 ns) + CELL(0.125 ns) = 1.134 ns; Loc. = LCCOMB_X27_Y1_N30; Fanout = 1; COMB Node = 'Add0~61'
            Info: 18: + IC(0.000 ns) + CELL(0.097 ns) = 1.231 ns; Loc. = LCFF_X27_Y1_N31; Fanout = 2; REG Node = 'q_internal[15]'
            Info: Total cell delay = 1.231 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.497 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X27_Y1_N31; Fanout = 2; REG Node = 'q_internal[15]'
                Info: Total cell delay = 1.472 ns ( 58.95 % )
                Info: Total interconnect delay = 1.025 ns ( 41.05 % )
            Info: - Longest clock path from clock "clock" to source register is 2.497 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X27_Y1_N1; Fanout = 3; REG Node = 'q_internal[0]'
                Info: Total cell delay = 1.472 ns ( 58.95 % )
                Info: Total interconnect delay = 1.025 ns ( 41.05 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "q_internal[15]" (data pin = "inc", clock pin = "clock") is 3.877 ns
    Info: + Longest pin to register delay is 6.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 2; PIN Node = 'inc'
        Info: 2: + IC(4.186 ns) + CELL(0.516 ns) = 5.511 ns; Loc. = LCCOMB_X27_Y1_N0; Fanout = 2; COMB Node = 'Add0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.546 ns; Loc. = LCCOMB_X27_Y1_N2; Fanout = 2; COMB Node = 'Add0~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.581 ns; Loc. = LCCOMB_X27_Y1_N4; Fanout = 2; COMB Node = 'Add0~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.616 ns; Loc. = LCCOMB_X27_Y1_N6; Fanout = 2; COMB Node = 'Add0~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.651 ns; Loc. = LCCOMB_X27_Y1_N8; Fanout = 2; COMB Node = 'Add0~18'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.686 ns; Loc. = LCCOMB_X27_Y1_N10; Fanout = 2; COMB Node = 'Add0~22'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.721 ns; Loc. = LCCOMB_X27_Y1_N12; Fanout = 2; COMB Node = 'Add0~26'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 5.817 ns; Loc. = LCCOMB_X27_Y1_N14; Fanout = 2; COMB Node = 'Add0~30'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 5.852 ns; Loc. = LCCOMB_X27_Y1_N16; Fanout = 2; COMB Node = 'Add0~34'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 5.887 ns; Loc. = LCCOMB_X27_Y1_N18; Fanout = 2; COMB Node = 'Add0~38'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 5.922 ns; Loc. = LCCOMB_X27_Y1_N20; Fanout = 2; COMB Node = 'Add0~42'
        Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 5.957 ns; Loc. = LCCOMB_X27_Y1_N22; Fanout = 2; COMB Node = 'Add0~46'
        Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 5.992 ns; Loc. = LCCOMB_X27_Y1_N24; Fanout = 2; COMB Node = 'Add0~50'
        Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 6.027 ns; Loc. = LCCOMB_X27_Y1_N26; Fanout = 2; COMB Node = 'Add0~54'
        Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 6.062 ns; Loc. = LCCOMB_X27_Y1_N28; Fanout = 1; COMB Node = 'Add0~58'
        Info: 17: + IC(0.000 ns) + CELL(0.125 ns) = 6.187 ns; Loc. = LCCOMB_X27_Y1_N30; Fanout = 1; COMB Node = 'Add0~61'
        Info: 18: + IC(0.000 ns) + CELL(0.097 ns) = 6.284 ns; Loc. = LCFF_X27_Y1_N31; Fanout = 2; REG Node = 'q_internal[15]'
        Info: Total cell delay = 2.098 ns ( 33.39 % )
        Info: Total interconnect delay = 4.186 ns ( 66.61 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X27_Y1_N31; Fanout = 2; REG Node = 'q_internal[15]'
        Info: Total cell delay = 1.472 ns ( 58.95 % )
        Info: Total interconnect delay = 1.025 ns ( 41.05 % )
Info: tco from clock "clock" to destination pin "q[4]" through register "q_internal[4]" is 7.167 ns
    Info: + Longest clock path from clock "clock" to source register is 2.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X27_Y1_N9; Fanout = 3; REG Node = 'q_internal[4]'
        Info: Total cell delay = 1.472 ns ( 58.95 % )
        Info: Total interconnect delay = 1.025 ns ( 41.05 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.576 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y1_N9; Fanout = 3; REG Node = 'q_internal[4]'
        Info: 2: + IC(2.578 ns) + CELL(1.998 ns) = 4.576 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'q[4]'
        Info: Total cell delay = 1.998 ns ( 43.66 % )
        Info: Total interconnect delay = 2.578 ns ( 56.34 % )
Info: th for register "q_internal[2]" (data pin = "d[2]", clock pin = "clock") is -2.181 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X27_Y1_N5; Fanout = 3; REG Node = 'q_internal[2]'
        Info: Total cell delay = 1.472 ns ( 58.95 % )
        Info: Total interconnect delay = 1.025 ns ( 41.05 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.827 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; PIN Node = 'd[2]'
        Info: 2: + IC(3.719 ns) + CELL(0.309 ns) = 4.827 ns; Loc. = LCFF_X27_Y1_N5; Fanout = 3; REG Node = 'q_internal[2]'
        Info: Total cell delay = 1.108 ns ( 22.95 % )
        Info: Total interconnect delay = 3.719 ns ( 77.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Thu Nov 28 15:23:11 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


