ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_Base_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_TIM_Base_MspInit:
  27              	.LVL0:
  28              	.LFB131:
  29              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * File Name          : TIM.c
   4:Core/Src/tim.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/tim.c ****   *                      of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 2


  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
  31:Core/Src/tim.c **** {
  32:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  33:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  34:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  35:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   htim1.Instance = TIM1;
  38:Core/Src/tim.c ****   htim1.Init.Prescaler = 9;
  39:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  40:Core/Src/tim.c ****   htim1.Init.Period = 49999;
  41:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  42:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  43:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  44:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  45:Core/Src/tim.c ****   {
  46:Core/Src/tim.c ****     Error_Handler();
  47:Core/Src/tim.c ****   }
  48:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  49:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  58:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  59:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  64:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  65:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  66:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  67:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  68:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  69:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  70:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  75:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  76:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  77:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  78:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  79:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  80:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  81:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
  86:Core/Src/tim.c **** 
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 3


  87:Core/Src/tim.c **** }
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  90:Core/Src/tim.c **** {
  30              		.loc 1 90 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  35              		.loc 1 92 3 view .LVU1
  36              		.loc 1 92 20 is_stmt 0 view .LVU2
  37 0000 0268     		ldr	r2, [r0]
  38              		.loc 1 92 5 view .LVU3
  39 0002 094B     		ldr	r3, .L8
  40 0004 9A42     		cmp	r2, r3
  41 0006 00D0     		beq	.L7
  42 0008 7047     		bx	lr
  43              	.L7:
  90:Core/Src/tim.c **** 
  44              		.loc 1 90 1 view .LVU4
  45 000a 82B0     		sub	sp, sp, #8
  46              	.LCFI0:
  47              		.cfi_def_cfa_offset 8
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
  97:Core/Src/tim.c ****     /* TIM1 clock enable */
  98:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  48              		.loc 1 98 5 is_stmt 1 view .LVU5
  49              	.LBB2:
  50              		.loc 1 98 5 view .LVU6
  51 000c 0023     		movs	r3, #0
  52 000e 0193     		str	r3, [sp, #4]
  53              		.loc 1 98 5 view .LVU7
  54 0010 064B     		ldr	r3, .L8+4
  55 0012 5A6C     		ldr	r2, [r3, #68]
  56 0014 42F00102 		orr	r2, r2, #1
  57 0018 5A64     		str	r2, [r3, #68]
  58              		.loc 1 98 5 view .LVU8
  59 001a 5B6C     		ldr	r3, [r3, #68]
  60 001c 03F00103 		and	r3, r3, #1
  61 0020 0193     		str	r3, [sp, #4]
  62              		.loc 1 98 5 view .LVU9
  63 0022 019B     		ldr	r3, [sp, #4]
  64              	.LBE2:
  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 102:Core/Src/tim.c ****   }
 103:Core/Src/tim.c **** }
  65              		.loc 1 103 1 is_stmt 0 view .LVU10
  66 0024 02B0     		add	sp, sp, #8
  67              	.LCFI1:
  68              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 4


  69              		@ sp needed
  70 0026 7047     		bx	lr
  71              	.L9:
  72              		.align	2
  73              	.L8:
  74 0028 00000140 		.word	1073807360
  75 002c 00380240 		.word	1073887232
  76              		.cfi_endproc
  77              	.LFE131:
  79              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_TIM_MspPostInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu fpv4-sp-d16
  87              	HAL_TIM_MspPostInit:
  88              	.LVL1:
  89              	.LFB132:
 104:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 105:Core/Src/tim.c **** {
  90              		.loc 1 105 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 24
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 105 1 is_stmt 0 view .LVU12
  95 0000 00B5     		push	{lr}
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 4
  98              		.cfi_offset 14, -4
  99 0002 87B0     		sub	sp, sp, #28
 100              	.LCFI3:
 101              		.cfi_def_cfa_offset 32
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 107 3 is_stmt 1 view .LVU13
 103              		.loc 1 107 20 is_stmt 0 view .LVU14
 104 0004 0023     		movs	r3, #0
 105 0006 0193     		str	r3, [sp, #4]
 106 0008 0293     		str	r3, [sp, #8]
 107 000a 0393     		str	r3, [sp, #12]
 108 000c 0493     		str	r3, [sp, #16]
 109 000e 0593     		str	r3, [sp, #20]
 108:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 110              		.loc 1 108 3 is_stmt 1 view .LVU15
 111              		.loc 1 108 15 is_stmt 0 view .LVU16
 112 0010 0268     		ldr	r2, [r0]
 113              		.loc 1 108 5 view .LVU17
 114 0012 0F4B     		ldr	r3, .L14
 115 0014 9A42     		cmp	r2, r3
 116 0016 02D0     		beq	.L13
 117              	.LVL2:
 118              	.L10:
 109:Core/Src/tim.c ****   {
 110:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 5


 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 115:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 116:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 117:Core/Src/tim.c ****     */
 118:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 119:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 120:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 121:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 122:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 123:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c **** }
 119              		.loc 1 130 1 view .LVU18
 120 0018 07B0     		add	sp, sp, #28
 121              	.LCFI4:
 122              		.cfi_remember_state
 123              		.cfi_def_cfa_offset 4
 124              		@ sp needed
 125 001a 5DF804FB 		ldr	pc, [sp], #4
 126              	.LVL3:
 127              	.L13:
 128              	.LCFI5:
 129              		.cfi_restore_state
 114:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 130              		.loc 1 114 5 is_stmt 1 view .LVU19
 131              	.LBB3:
 114:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 132              		.loc 1 114 5 view .LVU20
 133 001e 0023     		movs	r3, #0
 134 0020 0093     		str	r3, [sp]
 114:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 135              		.loc 1 114 5 view .LVU21
 136 0022 0C4B     		ldr	r3, .L14+4
 137 0024 1A6B     		ldr	r2, [r3, #48]
 138 0026 42F00102 		orr	r2, r2, #1
 139 002a 1A63     		str	r2, [r3, #48]
 114:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 140              		.loc 1 114 5 view .LVU22
 141 002c 1B6B     		ldr	r3, [r3, #48]
 142 002e 03F00103 		and	r3, r3, #1
 143 0032 0093     		str	r3, [sp]
 114:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 144              		.loc 1 114 5 view .LVU23
 145 0034 009B     		ldr	r3, [sp]
 146              	.LBE3:
 118:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 147              		.loc 1 118 5 view .LVU24
 118:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 148              		.loc 1 118 25 is_stmt 0 view .LVU25
 149 0036 4FF48073 		mov	r3, #256
 150 003a 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 6


 119:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 151              		.loc 1 119 5 is_stmt 1 view .LVU26
 119:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 119 26 is_stmt 0 view .LVU27
 153 003c 0223     		movs	r3, #2
 154 003e 0293     		str	r3, [sp, #8]
 120:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 155              		.loc 1 120 5 is_stmt 1 view .LVU28
 121:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 156              		.loc 1 121 5 view .LVU29
 122:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 157              		.loc 1 122 5 view .LVU30
 122:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 158              		.loc 1 122 31 is_stmt 0 view .LVU31
 159 0040 0123     		movs	r3, #1
 160 0042 0593     		str	r3, [sp, #20]
 123:Core/Src/tim.c **** 
 161              		.loc 1 123 5 is_stmt 1 view .LVU32
 162 0044 01A9     		add	r1, sp, #4
 163 0046 0448     		ldr	r0, .L14+8
 164              	.LVL4:
 123:Core/Src/tim.c **** 
 165              		.loc 1 123 5 is_stmt 0 view .LVU33
 166 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 167              	.LVL5:
 168              		.loc 1 130 1 view .LVU34
 169 004c E4E7     		b	.L10
 170              	.L15:
 171 004e 00BF     		.align	2
 172              	.L14:
 173 0050 00000140 		.word	1073807360
 174 0054 00380240 		.word	1073887232
 175 0058 00000240 		.word	1073872896
 176              		.cfi_endproc
 177              	.LFE132:
 179              		.section	.text.MX_TIM1_Init,"ax",%progbits
 180              		.align	1
 181              		.global	MX_TIM1_Init
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu fpv4-sp-d16
 187              	MX_TIM1_Init:
 188              	.LFB130:
  31:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 189              		.loc 1 31 1 is_stmt 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 88
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193 0000 10B5     		push	{r4, lr}
 194              	.LCFI6:
 195              		.cfi_def_cfa_offset 8
 196              		.cfi_offset 4, -8
 197              		.cfi_offset 14, -4
 198 0002 96B0     		sub	sp, sp, #88
 199              	.LCFI7:
 200              		.cfi_def_cfa_offset 96
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 7


  32:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 201              		.loc 1 32 3 view .LVU36
  32:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 202              		.loc 1 32 26 is_stmt 0 view .LVU37
 203 0004 0024     		movs	r4, #0
 204 0006 1294     		str	r4, [sp, #72]
 205 0008 1394     		str	r4, [sp, #76]
 206 000a 1494     		str	r4, [sp, #80]
 207 000c 1594     		str	r4, [sp, #84]
  33:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 208              		.loc 1 33 3 is_stmt 1 view .LVU38
  33:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 209              		.loc 1 33 27 is_stmt 0 view .LVU39
 210 000e 1094     		str	r4, [sp, #64]
 211 0010 1194     		str	r4, [sp, #68]
  34:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 212              		.loc 1 34 3 is_stmt 1 view .LVU40
  34:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 213              		.loc 1 34 22 is_stmt 0 view .LVU41
 214 0012 0994     		str	r4, [sp, #36]
 215 0014 0A94     		str	r4, [sp, #40]
 216 0016 0B94     		str	r4, [sp, #44]
 217 0018 0C94     		str	r4, [sp, #48]
 218 001a 0D94     		str	r4, [sp, #52]
 219 001c 0E94     		str	r4, [sp, #56]
 220 001e 0F94     		str	r4, [sp, #60]
  35:Core/Src/tim.c **** 
 221              		.loc 1 35 3 is_stmt 1 view .LVU42
  35:Core/Src/tim.c **** 
 222              		.loc 1 35 34 is_stmt 0 view .LVU43
 223 0020 2022     		movs	r2, #32
 224 0022 2146     		mov	r1, r4
 225 0024 01A8     		add	r0, sp, #4
 226 0026 FFF7FEFF 		bl	memset
 227              	.LVL6:
  37:Core/Src/tim.c ****   htim1.Init.Prescaler = 9;
 228              		.loc 1 37 3 is_stmt 1 view .LVU44
  37:Core/Src/tim.c ****   htim1.Init.Prescaler = 9;
 229              		.loc 1 37 18 is_stmt 0 view .LVU45
 230 002a 2D48     		ldr	r0, .L30
 231 002c 2D4B     		ldr	r3, .L30+4
 232 002e 0360     		str	r3, [r0]
  38:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 233              		.loc 1 38 3 is_stmt 1 view .LVU46
  38:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 234              		.loc 1 38 24 is_stmt 0 view .LVU47
 235 0030 0923     		movs	r3, #9
 236 0032 4360     		str	r3, [r0, #4]
  39:Core/Src/tim.c ****   htim1.Init.Period = 49999;
 237              		.loc 1 39 3 is_stmt 1 view .LVU48
  39:Core/Src/tim.c ****   htim1.Init.Period = 49999;
 238              		.loc 1 39 26 is_stmt 0 view .LVU49
 239 0034 8460     		str	r4, [r0, #8]
  40:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 240              		.loc 1 40 3 is_stmt 1 view .LVU50
  40:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 241              		.loc 1 40 21 is_stmt 0 view .LVU51
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 8


 242 0036 4CF24F33 		movw	r3, #49999
 243 003a C360     		str	r3, [r0, #12]
  41:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 244              		.loc 1 41 3 is_stmt 1 view .LVU52
  41:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 245              		.loc 1 41 28 is_stmt 0 view .LVU53
 246 003c 0461     		str	r4, [r0, #16]
  42:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 247              		.loc 1 42 3 is_stmt 1 view .LVU54
  42:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 248              		.loc 1 42 32 is_stmt 0 view .LVU55
 249 003e 4461     		str	r4, [r0, #20]
  43:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 250              		.loc 1 43 3 is_stmt 1 view .LVU56
  43:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 251              		.loc 1 43 32 is_stmt 0 view .LVU57
 252 0040 8023     		movs	r3, #128
 253 0042 8361     		str	r3, [r0, #24]
  44:Core/Src/tim.c ****   {
 254              		.loc 1 44 3 is_stmt 1 view .LVU58
  44:Core/Src/tim.c ****   {
 255              		.loc 1 44 7 is_stmt 0 view .LVU59
 256 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 257              	.LVL7:
  44:Core/Src/tim.c ****   {
 258              		.loc 1 44 6 view .LVU60
 259 0048 0028     		cmp	r0, #0
 260 004a 37D1     		bne	.L24
 261              	.L17:
  48:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 262              		.loc 1 48 3 is_stmt 1 view .LVU61
  48:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 263              		.loc 1 48 34 is_stmt 0 view .LVU62
 264 004c 4FF48053 		mov	r3, #4096
 265 0050 1293     		str	r3, [sp, #72]
  49:Core/Src/tim.c ****   {
 266              		.loc 1 49 3 is_stmt 1 view .LVU63
  49:Core/Src/tim.c ****   {
 267              		.loc 1 49 7 is_stmt 0 view .LVU64
 268 0052 12A9     		add	r1, sp, #72
 269 0054 2248     		ldr	r0, .L30
 270 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 271              	.LVL8:
  49:Core/Src/tim.c ****   {
 272              		.loc 1 49 6 view .LVU65
 273 005a 0028     		cmp	r0, #0
 274 005c 31D1     		bne	.L25
 275              	.L18:
  53:Core/Src/tim.c ****   {
 276              		.loc 1 53 3 is_stmt 1 view .LVU66
  53:Core/Src/tim.c ****   {
 277              		.loc 1 53 7 is_stmt 0 view .LVU67
 278 005e 2048     		ldr	r0, .L30
 279 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 280              	.LVL9:
  53:Core/Src/tim.c ****   {
 281              		.loc 1 53 6 view .LVU68
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 9


 282 0064 0028     		cmp	r0, #0
 283 0066 2FD1     		bne	.L26
 284              	.L19:
  57:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 285              		.loc 1 57 3 is_stmt 1 view .LVU69
  57:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 286              		.loc 1 57 37 is_stmt 0 view .LVU70
 287 0068 0023     		movs	r3, #0
 288 006a 1093     		str	r3, [sp, #64]
  58:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 289              		.loc 1 58 3 is_stmt 1 view .LVU71
  58:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 290              		.loc 1 58 33 is_stmt 0 view .LVU72
 291 006c 1193     		str	r3, [sp, #68]
  59:Core/Src/tim.c ****   {
 292              		.loc 1 59 3 is_stmt 1 view .LVU73
  59:Core/Src/tim.c ****   {
 293              		.loc 1 59 7 is_stmt 0 view .LVU74
 294 006e 10A9     		add	r1, sp, #64
 295 0070 1B48     		ldr	r0, .L30
 296 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 297              	.LVL10:
  59:Core/Src/tim.c ****   {
 298              		.loc 1 59 6 view .LVU75
 299 0076 50BB     		cbnz	r0, .L27
 300              	.L20:
  63:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 301              		.loc 1 63 3 is_stmt 1 view .LVU76
  63:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 302              		.loc 1 63 20 is_stmt 0 view .LVU77
 303 0078 6023     		movs	r3, #96
 304 007a 0993     		str	r3, [sp, #36]
  64:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 305              		.loc 1 64 3 is_stmt 1 view .LVU78
  64:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 306              		.loc 1 64 19 is_stmt 0 view .LVU79
 307 007c 0022     		movs	r2, #0
 308 007e 0A92     		str	r2, [sp, #40]
  65:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 309              		.loc 1 65 3 is_stmt 1 view .LVU80
  65:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 310              		.loc 1 65 24 is_stmt 0 view .LVU81
 311 0080 0B92     		str	r2, [sp, #44]
  66:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 312              		.loc 1 66 3 is_stmt 1 view .LVU82
  66:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 313              		.loc 1 66 25 is_stmt 0 view .LVU83
 314 0082 0C92     		str	r2, [sp, #48]
  67:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 315              		.loc 1 67 3 is_stmt 1 view .LVU84
  67:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 316              		.loc 1 67 24 is_stmt 0 view .LVU85
 317 0084 0D92     		str	r2, [sp, #52]
  68:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 318              		.loc 1 68 3 is_stmt 1 view .LVU86
  68:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 319              		.loc 1 68 25 is_stmt 0 view .LVU87
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 10


 320 0086 0E92     		str	r2, [sp, #56]
  69:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 321              		.loc 1 69 3 is_stmt 1 view .LVU88
  69:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 322              		.loc 1 69 26 is_stmt 0 view .LVU89
 323 0088 0F92     		str	r2, [sp, #60]
  70:Core/Src/tim.c ****   {
 324              		.loc 1 70 3 is_stmt 1 view .LVU90
  70:Core/Src/tim.c ****   {
 325              		.loc 1 70 7 is_stmt 0 view .LVU91
 326 008a 09A9     		add	r1, sp, #36
 327 008c 1448     		ldr	r0, .L30
 328 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 329              	.LVL11:
  70:Core/Src/tim.c ****   {
 330              		.loc 1 70 6 view .LVU92
 331 0092 F8B9     		cbnz	r0, .L28
 332              	.L21:
  74:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 333              		.loc 1 74 3 is_stmt 1 view .LVU93
  74:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 334              		.loc 1 74 40 is_stmt 0 view .LVU94
 335 0094 0023     		movs	r3, #0
 336 0096 0193     		str	r3, [sp, #4]
  75:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 337              		.loc 1 75 3 is_stmt 1 view .LVU95
  75:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 338              		.loc 1 75 41 is_stmt 0 view .LVU96
 339 0098 0293     		str	r3, [sp, #8]
  76:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 340              		.loc 1 76 3 is_stmt 1 view .LVU97
  76:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 341              		.loc 1 76 34 is_stmt 0 view .LVU98
 342 009a 0393     		str	r3, [sp, #12]
  77:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 343              		.loc 1 77 3 is_stmt 1 view .LVU99
  77:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 344              		.loc 1 77 33 is_stmt 0 view .LVU100
 345 009c 0493     		str	r3, [sp, #16]
  78:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 346              		.loc 1 78 3 is_stmt 1 view .LVU101
  78:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 347              		.loc 1 78 35 is_stmt 0 view .LVU102
 348 009e 0593     		str	r3, [sp, #20]
  79:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 349              		.loc 1 79 3 is_stmt 1 view .LVU103
  79:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 350              		.loc 1 79 38 is_stmt 0 view .LVU104
 351 00a0 4FF40052 		mov	r2, #8192
 352 00a4 0692     		str	r2, [sp, #24]
  80:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 353              		.loc 1 80 3 is_stmt 1 view .LVU105
  80:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 354              		.loc 1 80 40 is_stmt 0 view .LVU106
 355 00a6 0893     		str	r3, [sp, #32]
  81:Core/Src/tim.c ****   {
 356              		.loc 1 81 3 is_stmt 1 view .LVU107
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 11


  81:Core/Src/tim.c ****   {
 357              		.loc 1 81 7 is_stmt 0 view .LVU108
 358 00a8 01A9     		add	r1, sp, #4
 359 00aa 0D48     		ldr	r0, .L30
 360 00ac FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 361              	.LVL12:
  81:Core/Src/tim.c ****   {
 362              		.loc 1 81 6 view .LVU109
 363 00b0 98B9     		cbnz	r0, .L29
 364              	.L22:
  85:Core/Src/tim.c **** 
 365              		.loc 1 85 3 is_stmt 1 view .LVU110
 366 00b2 0B48     		ldr	r0, .L30
 367 00b4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 368              	.LVL13:
  87:Core/Src/tim.c **** 
 369              		.loc 1 87 1 is_stmt 0 view .LVU111
 370 00b8 16B0     		add	sp, sp, #88
 371              	.LCFI8:
 372              		.cfi_remember_state
 373              		.cfi_def_cfa_offset 8
 374              		@ sp needed
 375 00ba 10BD     		pop	{r4, pc}
 376              	.L24:
 377              	.LCFI9:
 378              		.cfi_restore_state
  46:Core/Src/tim.c ****   }
 379              		.loc 1 46 5 is_stmt 1 view .LVU112
 380 00bc FFF7FEFF 		bl	Error_Handler
 381              	.LVL14:
 382 00c0 C4E7     		b	.L17
 383              	.L25:
  51:Core/Src/tim.c ****   }
 384              		.loc 1 51 5 view .LVU113
 385 00c2 FFF7FEFF 		bl	Error_Handler
 386              	.LVL15:
 387 00c6 CAE7     		b	.L18
 388              	.L26:
  55:Core/Src/tim.c ****   }
 389              		.loc 1 55 5 view .LVU114
 390 00c8 FFF7FEFF 		bl	Error_Handler
 391              	.LVL16:
 392 00cc CCE7     		b	.L19
 393              	.L27:
  61:Core/Src/tim.c ****   }
 394              		.loc 1 61 5 view .LVU115
 395 00ce FFF7FEFF 		bl	Error_Handler
 396              	.LVL17:
 397 00d2 D1E7     		b	.L20
 398              	.L28:
  72:Core/Src/tim.c ****   }
 399              		.loc 1 72 5 view .LVU116
 400 00d4 FFF7FEFF 		bl	Error_Handler
 401              	.LVL18:
 402 00d8 DCE7     		b	.L21
 403              	.L29:
  83:Core/Src/tim.c ****   }
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 12


 404              		.loc 1 83 5 view .LVU117
 405 00da FFF7FEFF 		bl	Error_Handler
 406              	.LVL19:
 407 00de E8E7     		b	.L22
 408              	.L31:
 409              		.align	2
 410              	.L30:
 411 00e0 00000000 		.word	htim1
 412 00e4 00000140 		.word	1073807360
 413              		.cfi_endproc
 414              	.LFE130:
 416              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 417              		.align	1
 418              		.global	HAL_TIM_Base_MspDeInit
 419              		.syntax unified
 420              		.thumb
 421              		.thumb_func
 422              		.fpu fpv4-sp-d16
 424              	HAL_TIM_Base_MspDeInit:
 425              	.LVL20:
 426              	.LFB133:
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 133:Core/Src/tim.c **** {
 427              		.loc 1 133 1 view -0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431              		@ link register save eliminated.
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 432              		.loc 1 135 3 view .LVU119
 433              		.loc 1 135 20 is_stmt 0 view .LVU120
 434 0000 0268     		ldr	r2, [r0]
 435              		.loc 1 135 5 view .LVU121
 436 0002 054B     		ldr	r3, .L35
 437 0004 9A42     		cmp	r2, r3
 438 0006 00D0     		beq	.L34
 439              	.L32:
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 140:Core/Src/tim.c ****     /* Peripheral clock disable */
 141:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 142:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 145:Core/Src/tim.c ****   }
 146:Core/Src/tim.c **** }
 440              		.loc 1 146 1 view .LVU122
 441 0008 7047     		bx	lr
 442              	.L34:
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 443              		.loc 1 141 5 is_stmt 1 view .LVU123
 444 000a 044A     		ldr	r2, .L35+4
 445 000c 536C     		ldr	r3, [r2, #68]
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 13


 446 000e 23F00103 		bic	r3, r3, #1
 447 0012 5364     		str	r3, [r2, #68]
 448              		.loc 1 146 1 is_stmt 0 view .LVU124
 449 0014 F8E7     		b	.L32
 450              	.L36:
 451 0016 00BF     		.align	2
 452              	.L35:
 453 0018 00000140 		.word	1073807360
 454 001c 00380240 		.word	1073887232
 455              		.cfi_endproc
 456              	.LFE133:
 458              		.comm	htim1,64,4
 459              		.text
 460              	.Letext0:
 461              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 462              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 463              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 464              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 465              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 466              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 467              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 468              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 469              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 470              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 471              		.file 12 "Core/Inc/tim.h"
 472              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 473              		.file 14 "Core/Inc/main.h"
 474              		.file 15 "<built-in>"
ARM GAS  C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s:18     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s:26     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s:74     .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s:80     .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s:87     .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s:173    .text.HAL_TIM_MspPostInit:00000050 $d
C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s:180    .text.MX_TIM1_Init:00000000 $t
C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s:187    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s:411    .text.MX_TIM1_Init:000000e0 $d
                            *COM*:00000040 htim1
C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s:417    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s:424    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\MSI-NB\AppData\Local\Temp\ccBpM20F.s:453    .text.HAL_TIM_Base_MspDeInit:00000018 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
