<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › pata_ninja32.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pata_ninja32.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * pata_ninja32.c 	- Ninja32 PATA for new ATA layer</span>
<span class="cm"> *			  (C) 2007 Red Hat Inc</span>
<span class="cm"> *</span>
<span class="cm"> * Note: The controller like many controllers has shared timings for</span>
<span class="cm"> * PIO and DMA. We thus flip to the DMA timings in dma_start and flip back</span>
<span class="cm"> * in the dma_stop function. Thus we actually don&#39;t need a set_dmamode</span>
<span class="cm"> * method as the PIO method is always called and will set the right PIO</span>
<span class="cm"> * timing parameters.</span>
<span class="cm"> *</span>
<span class="cm"> * The Ninja32 Cardbus is not a generic SFF controller. Instead it is</span>
<span class="cm"> * laid out as follows off BAR 0. This is based upon Mark Lord&#39;s delkin</span>
<span class="cm"> * driver and the extensive analysis done by the BSD developers, notably</span>
<span class="cm"> * ITOH Yasufumi.</span>
<span class="cm"> *</span>
<span class="cm"> *	Base + 0x00 IRQ Status</span>
<span class="cm"> *	Base + 0x01 IRQ control</span>
<span class="cm"> *	Base + 0x02 Chipset control</span>
<span class="cm"> *	Base + 0x03 Unknown</span>
<span class="cm"> *	Base + 0x04 VDMA and reset control + wait bits</span>
<span class="cm"> *	Base + 0x08 BMIMBA</span>
<span class="cm"> *	Base + 0x0C DMA Length</span>
<span class="cm"> *	Base + 0x10 Taskfile</span>
<span class="cm"> *	Base + 0x18 BMDMA Status ?</span>
<span class="cm"> *	Base + 0x1C</span>
<span class="cm"> *	Base + 0x1D Bus master control</span>
<span class="cm"> *		bit 0 = enable</span>
<span class="cm"> *		bit 1 = 0 write/1 read</span>
<span class="cm"> *		bit 2 = 1 sgtable</span>
<span class="cm"> *		bit 3 = go</span>
<span class="cm"> *		bit 4-6 wait bits</span>
<span class="cm"> *		bit 7 = done</span>
<span class="cm"> *	Base + 0x1E AltStatus</span>
<span class="cm"> *	Base + 0x1F timing register</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>

<span class="cp">#define DRV_NAME &quot;pata_ninja32&quot;</span>
<span class="cp">#define DRV_VERSION &quot;0.1.5&quot;</span>


<span class="cm">/**</span>
<span class="cm"> *	ninja32_set_piomode	-	set initial PIO mode data</span>
<span class="cm"> *	@ap: ATA interface</span>
<span class="cm"> *	@adev: ATA device</span>
<span class="cm"> *</span>
<span class="cm"> *	Called to do the PIO mode setup. Our timing registers are shared</span>
<span class="cm"> *	but we want to set the PIO timing by default.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ninja32_set_piomode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="n">u16</span> <span class="n">pio_timing</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0xd6</span><span class="p">,</span> <span class="mh">0x85</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x13</span>
	<span class="p">};</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="n">pio_timing</span><span class="p">[</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">],</span>
		 <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span> <span class="o">+</span> <span class="mh">0x1f</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">adev</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">ninja32_dev_select</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">device</span><span class="p">[</span><span class="n">device</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">!=</span> <span class="n">adev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0xd6</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span> <span class="o">+</span> <span class="mh">0x1f</span><span class="p">);</span>
		<span class="n">ata_sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">device</span><span class="p">);</span>
		<span class="n">ninja32_set_piomode</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">ninja32_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BMDMA_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">ninja32_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_dev_select</span> <span class="o">=</span> <span class="n">ninja32_dev_select</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>	<span class="o">=</span> <span class="n">ata_cable_40wire</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>	<span class="o">=</span> <span class="n">ninja32_set_piomode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_data_xfer</span>	<span class="o">=</span> <span class="n">ata_sff_data_xfer32</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ninja32_program</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x05</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x01</span><span class="p">);</span>	<span class="cm">/* Enable interrupt lines */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0xBE</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x02</span><span class="p">);</span>	<span class="cm">/* Burst, ?? setup */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x01</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x03</span><span class="p">);</span>	<span class="cm">/* Unknown */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">);</span>	<span class="cm">/* WAIT0 */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x8f</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x05</span><span class="p">);</span>	<span class="cm">/* Unknown */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0xa4</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">);</span>	<span class="cm">/* Unknown */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x83</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1d</span><span class="p">);</span>	<span class="cm">/* BMDMA control: WAIT0 */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ninja32_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">host</span> <span class="o">=</span> <span class="n">ata_host_alloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">host</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="cm">/* Set up the PCI device */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_iomap_regions</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">==</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">)</span>
		<span class="n">pcim_pin_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span> <span class="o">=</span> <span class="n">pcim_iomap_table</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ATA_DMA_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ATA_DMA_MASK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Set up the register mappings. We use the I/O mapping as only the</span>
<span class="cm">	   older chips also have MMIO on BAR 1 */</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ninja32_port_ops</span><span class="p">;</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">;</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">;</span>

	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">ctl_addr</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1E</span><span class="p">;</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">altstatus_addr</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x1E</span><span class="p">;</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">ata_sff_std_ports</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">pflags</span> <span class="o">=</span> <span class="n">ATA_PFLAG_PIO32</span> <span class="o">|</span> <span class="n">ATA_PFLAG_PIO32CHANGE</span><span class="p">;</span>

	<span class="n">ninja32_program</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>
	<span class="cm">/* FIXME: Should we disable them at remove ? */</span>
	<span class="k">return</span> <span class="n">ata_host_activate</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ata_bmdma_interrupt</span><span class="p">,</span>
				 <span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ninja32_sht</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ninja32_reinit_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_pci_device_do_resume</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">ninja32_program</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">ata_host_resume</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">ninja32</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x10FC</span><span class="p">,</span> <span class="mh">0x0003</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x1145</span><span class="p">,</span> <span class="mh">0x8008</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x1145</span><span class="p">,</span> <span class="mh">0xf008</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x1145</span><span class="p">,</span> <span class="mh">0xf021</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x1145</span><span class="p">,</span> <span class="mh">0xf024</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0x1145</span><span class="p">,</span> <span class="mh">0xf02C</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">ninja32_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> 		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">ninja32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> 		<span class="o">=</span> <span class="n">ninja32_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">ata_pci_remove_one</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">ata_pci_device_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">ninja32_reinit_one</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ninja32_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ninja32_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">ninja32_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ninja32_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Alan Cox&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;low-level driver for Ninja32 ATA&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">ninja32</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">ninja32_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">ninja32_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
