
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036110                       # Number of seconds simulated
sim_ticks                                 36110157117                       # Number of ticks simulated
final_tick                               565674537054                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115152                       # Simulator instruction rate (inst/s)
host_op_rate                                   145567                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1886484                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890688                       # Number of bytes of host memory used
host_seconds                                 19141.52                       # Real time elapsed on the host
sim_insts                                  2204187377                       # Number of instructions simulated
sim_ops                                    2786380965                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2353792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1239168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3595904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1359616                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1359616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18389                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9681                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28093                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10622                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10622                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65183654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34316328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99581511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              81528                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37651899                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37651899                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37651899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65183654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34316328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              137233410                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86595102                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30994720                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25424332                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015413                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13132061                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12091833                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3165300                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87421                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32029488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170153672                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30994720                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15257133                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36586352                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10809188                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7265945                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15668304                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       803965                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84643058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.471040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.328241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48056706     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3651751      4.31%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198464      3.78%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438902      4.06%     68.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3025265      3.57%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577503      1.86%     74.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028558      1.22%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2696220      3.19%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17969689     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84643058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357927                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.964934                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33696821                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6846062                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34800113                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545230                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8754823                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076528                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6903                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201852363                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51042                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8754823                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35358813                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3220145                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       926969                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33649029                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2733271                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195032277                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12123                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1710223                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748297                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          136                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270809305                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909479463                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909479463                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102550046                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33996                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17972                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7248413                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19265391                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10032990                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240165                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3168583                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183931843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33979                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147801108                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283356                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61017836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186449913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1935                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84643058                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746169                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908150                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30421397     35.94%     35.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17865329     21.11%     57.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11959627     14.13%     71.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7628688      9.01%     80.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7547938      8.92%     89.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4437835      5.24%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380919      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746580      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654745      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84643058                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083588     69.89%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205061     13.23%     83.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261629     16.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121588118     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014092      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15742006     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8440870      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147801108                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.706807                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1550320                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010489                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382078946                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244984735                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143647634                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149351428                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263599                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7053262                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          448                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1099                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2291317                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          569                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8754823                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2447273                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160657                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183965822                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       308777                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19265391                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10032990                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17957                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6670                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1099                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232178                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361404                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145214386                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14797461                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2586718                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22996627                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587112                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8199166                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.676935                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143793227                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143647634                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93716446                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261731788                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.658842                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358063                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61547253                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040715                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75888235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.613187                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.168122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30576603     40.29%     40.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454929     26.95%     67.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8380344     11.04%     78.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290136      5.65%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3681610      4.85%     88.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1808515      2.38%     91.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1996684      2.63%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008536      1.33%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3690878      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75888235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3690878                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256166530                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376701418                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1952044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.865951                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.865951                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.154800                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.154800                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655648323                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197020169                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189282057                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86595102                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31348991                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25513617                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2094032                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13388575                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12362593                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3230248                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92508                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34660798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171243057                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31348991                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15592841                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35989386                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10747142                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5644246                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16943209                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       841347                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84912056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.484134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48922670     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1941198      2.29%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2535353      2.99%     62.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3811701      4.49%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3706596      4.37%     71.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2813795      3.31%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1674259      1.97%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2506842      2.95%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16999642     20.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84912056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362018                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977514                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35804194                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5525433                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34694293                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       270781                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8617354                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5307982                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204902377                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8617354                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37702029                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1027048                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1735010                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33022910                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2807699                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     198945543                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          773                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1212800                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       882017                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    277191944                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    926581123                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    926581123                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172410559                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104781327                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42102                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23767                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7931311                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18444658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9776331                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       189097                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2996049                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184912322                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40076                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148971608                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275785                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60103527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    182786130                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6416                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84912056                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754422                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898301                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29632631     34.90%     34.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18620697     21.93%     56.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11962238     14.09%     70.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8225696      9.69%     80.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7695826      9.06%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4096435      4.82%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3019324      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       905748      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       753461      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84912056                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         732433     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        150404     14.19%     83.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177029     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123947023     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2104606      1.41%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16830      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14707103      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8196046      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148971608                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720324                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1059873                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384190929                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    245056767                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144790536                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150031481                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       504740                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7067672                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          882                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2484227                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          147                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8617354                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         601492                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98472                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184952403                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1263624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18444658                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9776331                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23246                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74744                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          882                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1282843                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1177488                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2460331                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146120215                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13845235                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2851392                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21855916                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20462550                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8010681                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.687396                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144829011                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144790536                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93031143                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261267607                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.672041                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356076                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100971571                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124098267                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60854360                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33660                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2128534                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76294702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626565                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153202                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29508347     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21869393     28.66%     67.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8069791     10.58%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4618704      6.05%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3846325      5.04%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1866610      2.45%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1900743      2.49%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       807940      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3806849      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76294702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100971571                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124098267                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18669082                       # Number of memory references committed
system.switch_cpus1.commit.loads             11376981                       # Number of loads committed
system.switch_cpus1.commit.membars              16830                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17798666                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111857642                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2532107                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3806849                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257440480                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          378527139                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1683046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100971571                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124098267                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100971571                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.857619                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.857619                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.166019                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.166019                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657575074                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199969055                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189236946                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33660                       # number of misc regfile writes
system.l20.replacements                         18399                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684221                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26591                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.731300                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.322017                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.770875                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5442.315288                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2737.591820                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001016                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000460                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.664345                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.334179                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77533                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77533                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17884                       # number of Writeback hits
system.l20.Writeback_hits::total                17884                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77533                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77533                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77533                       # number of overall hits
system.l20.overall_hits::total                  77533                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18389                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18399                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18389                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18399                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18389                       # number of overall misses
system.l20.overall_misses::total                18399                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       709890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1831317983                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1832027873                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       709890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1831317983                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1832027873                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       709890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1831317983                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1832027873                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95922                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95932                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17884                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17884                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95922                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95932                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95922                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95932                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191708                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191792                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191708                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191792                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191708                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191792                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        70989                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99587.687367                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99572.143758                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99587.687367                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99572.143758                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99587.687367                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99572.143758                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4268                       # number of writebacks
system.l20.writebacks::total                     4268                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18389                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18399                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18389                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18399                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18389                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18399                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       635887                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1694346855                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1694982742                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       635887                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1694346855                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1694982742                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       635887                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1694346855                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1694982742                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191708                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191792                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191708                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191792                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191708                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191792                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92139.151395                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92123.634002                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92139.151395                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92123.634002                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92139.151395                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92123.634002                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9695                       # number of replacements
system.l21.tagsinuse                      8191.983200                       # Cycle average of tags in use
system.l21.total_refs                          559740                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17887                       # Sample count of references to valid blocks.
system.l21.avg_refs                         31.293118                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          360.318047                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.878954                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4012.995630                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3810.790569                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.043984                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000962                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.489868                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.465184                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42991                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42991                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25426                       # number of Writeback hits
system.l21.Writeback_hits::total                25426                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42991                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42991                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42991                       # number of overall hits
system.l21.overall_hits::total                  42991                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9678                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9691                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9681                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9694                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9681                       # number of overall misses
system.l21.overall_misses::total                 9694                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1400578                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    889087968                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      890488546                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       175168                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       175168                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1400578                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    889263136                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       890663714                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1400578                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    889263136                       # number of overall miss cycles
system.l21.overall_miss_latency::total      890663714                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52669                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52682                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25426                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25426                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52672                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52685                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52672                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52685                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.183751                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.183953                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.183798                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.183999                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.183798                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.183999                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 107736.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91866.911345                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91888.199979                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 58389.333333                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 58389.333333                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 107736.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91856.537135                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91877.833093                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 107736.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91856.537135                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91877.833093                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6354                       # number of writebacks
system.l21.writebacks::total                     6354                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9678                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9691                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9681                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9694                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9681                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9694                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1298461                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    813977261                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    815275722                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       151428                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       151428                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1298461                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    814128689                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    815427150                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1298461                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    814128689                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    815427150                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.183751                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.183953                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.183798                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.183999                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.183798                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.183999                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99881.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84105.937280                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 84127.099577                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        50476                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        50476                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 99881.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 84095.515856                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 84116.685579                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 99881.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 84095.515856                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 84116.685579                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997577                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015675954                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846683.552727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997577                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15668293                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15668293                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15668293                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15668293                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15668293                       # number of overall hits
system.cpu0.icache.overall_hits::total       15668293                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       855471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       855471                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       855471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       855471                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15668304                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15668304                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15668304                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15668304                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15668304                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15668304                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95922                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191895460                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96178                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1995.211587                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.506960                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.493040                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916043                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083957                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11631080                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11631080                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709450                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709450                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17086                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17086                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19340530                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19340530                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19340530                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19340530                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358452                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358527                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358527                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358527                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358527                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13376007834                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13376007834                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5424965                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5424965                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13381432799                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13381432799                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13381432799                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13381432799                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11989532                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11989532                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19699057                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19699057                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19699057                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19699057                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029897                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029897                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018200                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018200                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018200                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018200                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37316.036273                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37316.036273                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 72332.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72332.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37323.361418                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37323.361418                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37323.361418                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37323.361418                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17884                       # number of writebacks
system.cpu0.dcache.writebacks::total            17884                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262530                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262530                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262605                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262605                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262605                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262605                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95922                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95922                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95922                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95922                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95922                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95922                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2485789914                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2485789914                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2485789914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2485789914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2485789914                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2485789914                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008000                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008000                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004869                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004869                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004869                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004869                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25914.700632                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25914.700632                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25914.700632                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25914.700632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25914.700632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25914.700632                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996884                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020166613                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056787.526210                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996884                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16943192                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16943192                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16943192                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16943192                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16943192                       # number of overall hits
system.cpu1.icache.overall_hits::total       16943192                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1840577                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1840577                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1840577                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1840577                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1840577                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1840577                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16943209                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16943209                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16943209                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16943209                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16943209                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16943209                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 108269.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 108269.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 108269.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 108269.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 108269.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 108269.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1423724                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1423724                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1423724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1423724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1423724                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1423724                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 109517.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 109517.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 109517.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 109517.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 109517.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 109517.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52672                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174292821                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52928                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3293.017325                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.227926                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.772074                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911047                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088953                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10535100                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10535100                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7253963                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7253963                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17767                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17767                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16830                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16830                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17789063                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17789063                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17789063                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17789063                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133050                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133050                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3464                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3464                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       136514                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        136514                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       136514                       # number of overall misses
system.cpu1.dcache.overall_misses::total       136514                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5813948017                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5813948017                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    309472968                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    309472968                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6123420985                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6123420985                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6123420985                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6123420985                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10668150                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10668150                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7257427                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7257427                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16830                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16830                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17925577                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17925577                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17925577                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17925577                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012472                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012472                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000477                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000477                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007616                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007616                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007616                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007616                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43697.467245                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43697.467245                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89339.771363                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89339.771363                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44855.626419                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44855.626419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44855.626419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44855.626419                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       654530                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 72725.555556                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25426                       # number of writebacks
system.cpu1.dcache.writebacks::total            25426                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80381                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80381                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3461                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3461                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83842                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83842                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83842                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83842                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52669                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52669                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52672                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52672                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1250280611                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1250280611                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       178168                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       178168                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1250458779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1250458779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1250458779                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1250458779                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002938                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002938                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23738.453569                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23738.453569                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 59389.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59389.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23740.484109                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23740.484109                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23740.484109                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23740.484109                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
