// Seed: 1553282994
module module_0;
  uwire id_2;
  wire  id_3;
  assign id_2 = 1;
  wire id_4 = id_3;
  assign module_1.id_0 = 0;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0
    , id_16,
    output wor id_1,
    input uwire id_2,
    input wand id_3,
    output supply0 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    input wor id_8,
    input wor id_9,
    input supply0 id_10,
    output supply1 id_11,
    output supply0 id_12,
    input supply0 id_13,
    input wor id_14
);
  assign id_12 = id_10;
  module_0 modCall_1 ();
  wire id_17;
endmodule
