// Seed: 14690992
macromodule module_0 (
    input  uwire id_0,
    output tri   id_1,
    input  tri1  id_2
    , id_5,
    input  tri   id_3
);
  assign id_5 = -1;
  tri id_6;
  generate
    if ({-1, 1}) wire id_7;
    else begin : LABEL_0
      wire id_8;
    end
  endgenerate
  assign id_6 = -1'b0;
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input wand id_2,
    input supply0 id_3,
    input wire id_4
    , id_9,
    input wire id_5,
    output supply0 id_6,
    output wand id_7
);
  wire id_10;
  wire id_11;
  assign id_9 = id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_1
  );
  wor  id_12 = 1 + id_11, id_13;
  wire id_14;
  wire id_15;
  assign id_12 = id_4;
  assign id_12 = id_4;
endmodule
