{"vcs1":{"timestamp_begin":1700154443.690075958, "rt":8.94, "ut":7.93, "st":0.50}}
{"vcselab":{"timestamp_begin":1700154452.701074827, "rt":1.21, "ut":0.36, "st":0.19}}
{"link":{"timestamp_begin":1700154453.985254937, "rt":0.36, "ut":0.10, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700154443.139479503}
{"VCS_COMP_START_TIME": 1700154443.139479503}
{"VCS_COMP_END_TIME": 1700154462.624787738}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370312}}
{"stitch_vcselab": {"peak_mem": 240016}}
