# Day 1 -Inception of open-source EDA, OpenLANE and sky130 PDK
An introduction to and an overview of arduino boards, chips, die etc. 

![image](https://github.com/user-attachments/assets/9c4ef5ee-f37b-498a-b9b4-37cefcb906dd)

This is the complete RTL to GDS Flow- 

![image](https://github.com/user-attachments/assets/4c0e98a2-8870-45ce-a135-40945d0b4e88)

Directory structure of openlane- 

![image](https://github.com/user-attachments/assets/4ec9ff35-a6cc-4a7a-8ae0-347affc564c3)

./flow.tcl will run the entire process step wise- 
![image](https://github.com/user-attachments/assets/5342e097-3b26-4b4f-b18b-d86bcc73f323)

Design setup stage- 
![image](https://github.com/user-attachments/assets/d177f8cb-55dd-486b-b2bf-a84a4a03a596)

Command to run synthesis- run_synthesis

Objective- To find out flop ratio 
Flop ratio= Number of flip flops/Number of cells
          = 1013/14876 =  0.068
![image](https://github.com/user-attachments/assets/3680a294-50f3-4de9-b675-32cde44b9466)










