864|82|Public
2500|$|Thin {{sapphire}} wafers {{were the}} first successful use of an insulating substrate upon which to deposit silicon to make the integrated circuits known as silicon on sapphire or [...] "SOS"; now other substrates {{can also be used}} for the class of circuits known more generally as silicon on insulator. Besides its excellent electrical insulating properties, sapphire has high thermal conductivity. CMOS chips on sapphire are especially useful for high-power radio-frequency (RF) applications such as those found in cellular telephones, public-safety band radios, and satellite communication systems. [...] "SOS" [...] also allows for the <b>monolithic</b> <b>integration</b> of both digital and analog circuitry all on one IC chip, and the construction of extremely low power circuits.|$|E
5000|$|... #Caption: [...] "Integrated circuit" [...] {{made using}} <b>monolithic</b> <b>integration</b> technique.|$|E
50|$|This direct imprint {{patterning}} approach {{offers a}} <b>monolithic</b> <b>integration</b> alternative with potentially improved throughput and yield, {{and may also}} enable roll-to-roll processing of devices over large substrate areas inaccessible using conventional lithographic patterning methods.|$|E
40|$|We report here a <b>monolithic</b> {{photonic}} <b>integration</b> {{of light}} emitting diode (LED) with waveguide and photodetector to build a highly-integrated photonic system to perform functionalities on the GaN-on-silicon platform. Suspended p-n junction InGaN/GaN multiple quantum wells (MQWs) are used for device fabrication. Part of the LED emission is coupled into suspended waveguide and then, the guided light laterally propagates along the waveguide and is finally sensed by the photodetector. Planar optical communication experimentally demonstrates that the proof-of-concept <b>monolithic</b> photonic <b>integration</b> system can achieve the on-chip optical interconnects. This work paves the way towards novel active electro-optical sensing system and planar optical communication in the visible range...|$|R
40|$|A VLSI graded bipolar/CMOS (BICMOS) {{combined}} technology and its device performance will be presented. The {{discussion of the}} inherent features and design facilities for the <b>monolithic</b> system <b>integration</b> is given, followed by the presentation of some design techniques for digital as well as analog BICMOS circuits. (IMS...|$|R
40|$|International audienceWe have {{investigated}} specifically designed GaSb-based laser diodes epitaxially grown on a Si substrate. We demonstrate continuous-wave operation of these laser diodes emitting near 2 pm up to 35 degrees C with several mW/facet output powers, limited by our experimental setup. Our results {{open the way}} to direct <b>monolithic</b> III-V/Si <b>integration...</b>|$|R
50|$|He and coauthors {{developed}} semi-analytical {{models for}} elastic relaxation and misfit dislocations in nanostructures grown on lattice-mismatched substrates 29 and contributed into development of epitaxial techniques for <b>monolithic</b> <b>integration</b> {{of high quality}} optical III-V nanostructures with silicon electronic platform 8,18,30.|$|E
5000|$|R. M. Kolbas, J. Abrokwah, J. K. Carney, D. H. Bradshaw, B. R. Elmer, and J. R. Biard, [...] "Planar <b>monolithic</b> <b>integration</b> of a {{photodiode}} and a GaAs preamplifier", Applied Physics Letters, Volume 43, No. 9, pp. 821-823; Dec. 1983.|$|E
50|$|In <b>monolithic</b> <b>integration</b> all the {{fabrication}} process steps are integrated {{on a single}} substrate and hence no mating of components or assembly is required. The advantage of this technique is that the geometric measurements are no longer of primary importance for achieving functionality of nanosystem or control of {{the fabrication}} process.|$|E
40|$|The {{economic}} success of monolithic optoelectronic and photonic ICs (OEICs, PICs) on InP depends strongly on their cost and performance. Taking into account these requirements {{as well as}} today's advanced hybrid integration approaches, {{the current status of}} <b>monolithic</b> InP <b>integration</b> technology is reviewed in examples, especially on components suitable for future telecommunication systems...|$|R
40|$|<b>Monolithic</b> {{optoelectronic}} <b>integration</b> has obvious {{advantages of}} lower power, higher speed, and lower cost than hybrid and flip-chip bonding integration approaches. Most attempts at <b>monolithic</b> optoelectronic <b>integration</b> {{suffer from the}} necessity to develop both the electronic VLSI and the optoelectronic device processes simultaneously. Epitaxy on Electronics (E-o-E) technology, in which optoelectronic devices are fabricated on com-mercially pre-fabricated VLSI chips, eliminates {{the need to develop}} the electronic VLSI process, and gives a short term solution to optoelectronic integration. Some integrated cir-cuits with AlGaAs/GaAs LEDs, fabricated in this technology, have been demonstrated. However, further work in optimization of the material quality, substrate preparation for epitaxy, and device fabrication techniques is needed in order to obtain reliable and employable OEICs. Furthermore, expanding the assortment of optoelectronic devices that can be produced in this technology will increase the maturity of E-o-E integration, as well as make it more attractive to a wider array of users. Both integration technology develop-ment and specific device integration techniques were pursued in this work...|$|R
40|$|Flexible {{thin film}} silicon solar modules on {{heat-resistant}} transparent flexible substrates are promising to achieve high efficiency {{by a combination of}} high-quality silicon thin films and fully <b>monolithic</b> series <b>integration.</b> In this work, performance of superstrate hydrogenated amorphous silicon (a-Si:H) thin film solar cells and modules on flexible glass using boron-doped zinc oxide (BZO) front electrode have been investigated. Compared with conventional glass, BZO thin films on flexible glass exhibited mixed structure of large-sized pyramid and small-sized grain, preferential crystalline orientations of (100) and (110), relatively lower surface roughness and scattering ability. Accordingly, compared with conventional BZO glass, a-Si:H thin film solar cells on flexible BZO glass exhibited a relative increase in open-circuit voltage, fill factor, and efficiency of 2. 0, 5. 5, and 3. 4 %, respectively. Finally, similar to 50 cm(2) flexible a-Si:H thin film solar modules were prepared by fully <b>monolithic</b> series <b>integration</b> using laser scribing, and relatively higher efficiency was achieved by improving thin films uniformity...|$|R
50|$|The {{production}} efficiency of using <b>monolithic</b> <b>integration</b> with PIC has permitted Infinera to build large super-channel cards with capacity of 500 gigabit/second. In 2015, it announced Facebook had deployed an Infinera Intelligent Transport Network {{to light the}} world's longest terrestrial optical network route (3,998km), capable of delivering up to eight terabits per second of data transmission capacity (equivalent to streaming one million high-def videos simultaneously).|$|E
5000|$|Peregrine Semiconductor is a San Diego-based {{manufacturer}} of high-performance RF (radio frequency) CMOS integrated circuits. A Murata Manufacturing company since December 2014, the company's products {{are used in}} aerospace and defense, broadband, industrial, mobile wireless device, test and measurement equipment and wireless infrastructure markets. [...] Peregrine's UltraCMOS technology is a proprietary implementation of silicon on sapphire (SOS) and silicon on insulator (SOI) substrates that enables high levels of <b>monolithic</b> <b>integration.</b>|$|E
50|$|Flexible {{thin film}} cells and modules are created {{on the same}} {{production}} line by depositing the photoactive layer and other necessary layers on a flexible substrate. If the substrate is an insulator (e.g. polyester or polyimide film) then <b>monolithic</b> <b>integration</b> can be used. If it is a conductor then another technique for electrical connection must be used. The cells are assembled into modules by laminating them to a transparent colourless fluoropolymer on the front side (typically ETFE or FEP) and a polymer suitable for bonding to the final substrate on the other side.|$|E
40|$|Although rapid {{advances}} in Si photonics {{over the last}} decade has enabled mass production of higher functionality and lower cost photonic components (such as waveguides, couplers, modulators, photodetectors, etc [...] ) integrated with both digital and analog circuitry in silicon complementary metal oxide semiconductor technology (Si-CMOS), an efficient electrically-pumped light emitter integrated in the Si-CMOS has so far been considered the Holy Grail of the <b>monolithic</b> electronics-photonics <b>integration...</b>|$|R
40|$|Generic {{photonic}} integration technology platforms {{allow for}} design and fabrication of large complexity application specific photonic integrated circuits. <b>Monolithic</b> active-passive <b>integration</b> on indium phosphide substrate naturally enables a reliable co-integration of optical gain elements and therefore on-chip realization of advanced laser systems. An overview of multi-wavelength {{sources in the}} form of photonic integrated circuits fabricated using such integration technology for applications in telecommunications, sensing, millimeter and terahertz generation will be give...|$|R
40|$|Abstract—A monolithically-integrated optical {{receiver}} for lowenergy on-chip and off-chip communication is presented. The <b>monolithic</b> photodiode <b>integration</b> enables the energy-efficient and high-sensitivity sense-amplifier-based receiver design. The receiver is characterized in situ and shown {{to operate with}} μAsensitivity at 3. 5 Gb/s with a power consumption of 180 μW (52 fJ/bit) and area of 108 μm 2. This work demonstrates that photonics and electronics can be jointly integrated in a standard 45 -nm SOI process. I...|$|R
5000|$|Thin {{sapphire}} wafers {{were the}} first successful use of an insulating substrate upon which to deposit silicon to make the integrated circuits known as silicon on sapphire or [...] "SOS"; now other substrates {{can also be used}} for the class of circuits known more generally as silicon on insulator. Besides its excellent electrical insulating properties, sapphire has high thermal conductivity. CMOS chips on sapphire are especially useful for high-power radio-frequency (RF) applications such as those found in cellular telephones, public-safety band radios, and satellite communication systems. [...] "SOS" [...] also allows for the <b>monolithic</b> <b>integration</b> of both digital and analog circuitry all on one IC chip, and the construction of extremely low power circuits.|$|E
50|$|RF Micropower is a fabless {{semiconductor}} {{company based}} in Phoenix, Arizona that sells and licenses the RFuP technology that was initially developed by SJT Micropower, Inc. The company's proprietary technology enables high voltage Si-MESFET transistors to be fabricated on commercial SOI CMOS processes without altering the native process or adding additional fabrication steps which allows high levels of <b>monolithic</b> <b>integration.</b> These power transistors can operate at voltages that are 20 {{times higher than the}} baseline CMOS transistors and at several Watts of power. The technology has been implemented in various integrated circuit solutions including RF power amplifiers and power regulation circuits. According to their website, they have demonstrated Si-MESFETs at the 350 nm, 250 nm, 150 nm, 45 nm and 32 nm process nodes. The smallest process node for MESFETs on any type of substrate is currently 32 nm.|$|E
40|$|Considerations {{relevant}} to the <b>monolithic</b> <b>integration</b> of optical detectors, lasers, and modulators with high speed amplifiers are discussed. Some design considerations for representative subsystems in the GaAs-AlGaAs and GaInAs-InP materials systems are described. Results of a detailed numerical design of an electro-optical birefringent filter for <b>monolithic</b> <b>integration</b> with a laser diode is described, and early experimental results on <b>monolithic</b> <b>integration</b> of broadband MESFET amplifiers with photoconductive detectors are reported...|$|E
40|$|This {{extended}} abstract {{presents the}} elements of an OptoPill assembly implementation of the <b>monolithic</b> heterogeneous <b>integration</b> technology known as recess mounting with monolithic metallization (RM 3), and details the motivation for applying of RM 3 integration {{to the problem of}} optical clock distribution on Si-CMOS. The processes for manual pick-andplace assembly of pills in recesses formed on a wafer surface, bonding of the pills in place, and replanarization of the wafer surface are described...|$|R
40|$|Various new {{developments}} for array detectors based on Silicon Single-Photon Avalanche Diodes (SPADs) were reported. Improved Si-SPAD technologies brought higher detection efficiency {{in the red}} wavelength range. Higher performance was attained with InGaAs/InP SPADs by employing fast circuit techniques and by <b>monolithic</b> resistor-detector <b>integration.</b> New InGaAs(P) /InP SPAD array detectors provide remarkable performance in the near-infrared range (NIR). Photon detection at longer wavelengths (up to 3. 5 µm) was pursued with antimonide SPADs and Superconducting Single-Photon Detectors (SSPD) ...|$|R
40|$|Si-based {{resonant}} {{bipolar transistors}} are {{demonstrated by the}} <b>monolithic</b> vertical <b>integration</b> of Si-based resonant interband tunnel diodes atop the emitter of Si/SiGe heterojunction bipolar transistors ~HBTs! on a silicon substrate. In the common emitter configuration, IC versus VCE shows negative differential resistance characteristics. The resulting characteristics are adjustable peak-to-valley current ratios, including infinite and negative values, and tailorable peak current densities by {{the control of the}} HBT base current under room temperature operation. With the integrated RITD-HBT combination, latching properties which are the key operating principle for high-speed mixed-signal, memory, and logic circuitry, are experimentally demonstrated...|$|R
40|$|The <b>monolithic</b> <b>integration</b> of {{electronic}} and optical functions {{on a single}} semiconductor crystal {{has become known as}} integrated optoelectronic circuits. These circuits usually contain a semiconductor laser and the associated driver electronics, detection and current amplication, or combine these two functions in an optical repeater. <b>Monolithic</b> <b>integration</b> leads to smaller circuits, greater ruggedness, and should result in lower cost...|$|E
40|$|Abstract: We have {{fabricated}} high-speed {{resonant cavity}} enhanced Ge-on-SOI photodetectors, demonstrating 3 dB bandwidths {{of more than}} 12 GHz at 3 V reverse bias and a peak quantum efficiency of 59 % at the resonant wavelength of ~ 1540 nm. The <b>monolithic</b> <b>integration</b> of photodetectors designed for operation around the long-haul communication wavelengths (1300, 1550 nm) with silicon-based IC technologies has been a long-standing goal within the optical communications industry. One attractive solution involves direct <b>monolithic</b> <b>integration,</b> given the relative ease of fabrication and potential cost advantage associated with this approach. Si-based photodetectors would be ideal for <b>monolithic</b> <b>integration</b> with Si-based electronics; however, such detectors would not be viable for operation around the long-haul communication wavelengths, {{given the lack of}} sensitivit...|$|E
40|$|This paper {{reports the}} lattice matched <b>monolithic</b> <b>integration</b> of novel direct {{band-gap}} dilute nitride Ga(NAsP) QW lasers on an (001) silicon substrate using novel (BGa) P strain compensating layer. Lasing operation up to 165 K is verified with a threshold current density of 1. 6 kAcm- 2 and a characteristic temperature of 73 K for a SQW device, {{which is a}} positive step towards a commercial solution for the <b>monolithic</b> <b>integration</b> of long term stable laser diodes on silicon substrates...|$|E
40|$|We {{demonstrate}} for {{the first}} time <b>monolithic</b> and hybrid <b>integration</b> of complex passive and active InP elements on an electro-optic polymer platform. Using these elements we present a tunable laser and the optical part of a novel 100 Gb/s transmitter, revealing the potential of the material system to act as a multi-functional integration platform...|$|R
40|$|We {{demonstrate}} a <b>monolithic</b> photonic <b>integration</b> platform that leverages the existing state-of-the-art CMOS foundry infrastructure. In our approach, proven XeF 2 post-processing technology and compliance with electronic foundry process flows {{eliminate the need}} for specialized substrates or wafer bonding. This approach enables intimate integration of large numbers of nanophotonic devices alongside high-density, high-performance transistors at low initial and incremental cost. We demonstrate this platform by presenting grating-coupled, microring-resonator filter banks fabricated in an unmodified 28 nm bulk-CMOS process by sharing a mask set with standard electronic projects. The lithographic fidelity of this process enables the high-throughput fabrication of second-order, wavelength-division-multiplexing (WDM) filter banks that achieve low insertion loss without post-fabrication trimming...|$|R
40|$|International audienceRecent {{progresses}} on <b>monolithic</b> SOI-based <b>integration</b> {{are presented}} for achieving high-performance slot-blocker for cost-sensitive metropolitan and datacenter networks. We review several nodes architectures for such optical slot switching ring networks. Such devices integrate up to 65 functional elements, allowing complex operations such as polarization and wavelength (de) multiplexing with sub-wavelength switching capability. Compact footprint, fast switching time (below 10 ns) {{as well as}} high extinction ratio (more than 20 dB) are demonstrated. We demonstrate the fast add/drop operation of advanced modulation formats (56 / 80 Gbit/s SP-QPSK, 128 Gbit/s PDM-QPSK, 256 Gbit/s PDM- 16 QAM, and 320 Gbit/s PDM- 32 QAM) using three generations of integrated slot-blockers...|$|R
40|$|Germanium is {{considered}} the most suitable semiconductor for <b>monolithic</b> <b>integration</b> of near-infrared detectors on silicon photonic chips. Here we report on Ge-on-Si near-infrared photodetectors fabricated by thermal evaporation, demonstrating the use of phosphorus spin-on-dopant to compensate the acceptor states introduced by dislocations. The detectors exhibit 1. 55 mu m responsivities as high as 0. 1 A/W, more than two orders of magnitude larger than in undoped devices and comparing well with state-of-the-art p-i-n photodiodes. This approach enables simple and low-cost <b>monolithic</b> <b>integration</b> of near-infrared sensors with silicon photonics. (C) 2012 American Institute of Physics. [[URL]...|$|E
40|$|Future {{growth of}} optical {{communication}} into new application and market space is {{highly dependent on}} the ability of optical receivers to increase functionality while reducing price and physical size. Current hybrid receiver technology is inadequate in meeting the cost and performance demands of future market. <b>Monolithic</b> <b>integration</b> and new material systems are potential solutions and have been the focus of research investigation. This thesis summarizes the research progress of <b>monolithic</b> <b>integration</b> on InP, and the achievements in realizing 1. 55 [micro]m photodetector on GaAs and Si and their potentials for monolithic opto-electronic integrated circuits. The overall trend for next generation receivers is to move towards higher levels of integration, with investigation in new material systems that have the potentials for lower cost and larger scale integration. The impact of <b>monolithic</b> <b>integration</b> optical receiver components is analyzed in a cost analysis model. by Yiwen Zhang. Thesis (M. Eng.) [...] Massachusetts Institute of Technology, Dept. of Materials Science and Engineering, 2004. Includes bibliographical references (leaves 77 - 81) ...|$|E
40|$|National High-Tech Research & Development Program of China[2011 AA 0103]We {{summarized}} the design, fabrication challenges and important technologies for multi-wavelength laser transmitting photonic integration. Technologies discussed include multi-wavelength laser arrays, <b>monolithic</b> <b>integration</b> and modularizing coupling and packaging. Fabrication technique requirements have significantly declined {{with the rise}} of reconstruction-equivalent-chirp and second nanoimprint mask technologies. The <b>monolithic</b> <b>integration</b> problem between active and passive waveguides can be overcome with Butt-joint and InP array waveguide grating technologies. The dynamic characteristics of multi-factors will be simultaneously measured with multi-port analyzing modules. The performance of photonic integration chips is significantly improved with the autoecious factors compensation packaging technique...|$|E
40|$|Design of wind {{turbines}} requires the coupled analysis among the mechanical, control and aerodynamic subsystems. Different from previous research, which either uses a complicated mechanical {{model with a}} simple control system model, or vice versa, this paper studies the coupling of subsystems’ dynamics using a high-fidelity aeroelastic model of wind turbine and a detailed analytical model of control generating systems. A <b>monolithic</b> time <b>integration</b> approach is applied so that better numerical accuracy and stability are achieved. Control strategies on power optimization are discussed {{taking into account the}} influence of structural flexibility. Simulation examples are given on both stable and turbulent wind situation. Peer reviewe...|$|R
40|$|International audienceImpact of {{advanced}} technologies {{on the design}} and structure of multicore architectures is presented in this paper. More specifically, the power consumption and design complexity walls are examined leading to a “conquer-and-divide” strategy based on multicore partitioning and specialization. We then show how 3 D stacking, <b>Monolithic</b> 3 D <b>integration</b> and BEOL NVM can be associated to build new, simplified and power- efficient multicore...|$|R
40|$|We {{report an}} {{optically}} pumped green perovskite vertical-cavity surface-emitter operating in continuous-wave (CW) {{with a power}} density threshold of ~ 89 kW/cm 2. The device has an active region of CH 3 NH 3 PbBr 3 embedded in a dielectric microcavity; this feat was achieved {{with a combination of}} optimal spectral alignment of the optical cavity modes with the perovskite optical gain, an adequate Q-factor of the microcavity, adequate thermal stability, and improved material quality with a smooth, passivated, and annealed thin active layer. Our results signify a way towards efficient CW perovskite emitter operation and electrical injection using low-cost fabrication methods for addressing <b>monolithic</b> optoelectronic <b>integration</b> and lasing in the green gap...|$|R
