{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525461311810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525461311811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  5 00:45:11 2018 " "Processing started: Sat May  5 00:45:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525461311811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461311811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionGame -c ReactionGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionGame -c ReactionGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461311811 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1525461311979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Assign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Assign-Behave " "Found design unit 1: Assign-Behave" {  } { { "Assign.vhd" "" { Text "/home/ritesh/Desktop/VHDL/Assign.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322444 ""} { "Info" "ISGN_ENTITY_NAME" "1 Assign " "Found entity 1: Assign" {  } { { "Assign.vhd" "" { Text "/home/ritesh/Desktop/VHDL/Assign.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461322444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-Behavioral " "Found design unit 1: lcd_controller-Behavioral" {  } { { "lcd_controller.vhd" "" { Text "/home/ritesh/Desktop/VHDL/lcd_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322444 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "/home/ritesh/Desktop/VHDL/lcd_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461322444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-Behave " "Found design unit 1: dflipflop-Behave" {  } { { "dflipflop.vhd" "" { Text "/home/ritesh/Desktop/VHDL/dflipflop.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322445 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "/home/ritesh/Desktop/VHDL/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461322445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EdgeFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EdgeFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EdgeFSM-Behave " "Found design unit 1: EdgeFSM-Behave" {  } { { "EdgeFSM.vhd" "" { Text "/home/ritesh/Desktop/VHDL/EdgeFSM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322445 ""} { "Info" "ISGN_ENTITY_NAME" "1 EdgeFSM " "Found entity 1: EdgeFSM" {  } { { "EdgeFSM.vhd" "" { Text "/home/ritesh/Desktop/VHDL/EdgeFSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461322445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-Behave " "Found design unit 1: debouncer-Behave" {  } { { "debouncer.vhd" "" { Text "/home/ritesh/Desktop/VHDL/debouncer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322446 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "/home/ritesh/Desktop/VHDL/debouncer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461322446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TenCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TenCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TenCounter-Behave " "Found design unit 1: TenCounter-Behave" {  } { { "TenCounter.vhd" "" { Text "/home/ritesh/Desktop/VHDL/TenCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322446 ""} { "Info" "ISGN_ENTITY_NAME" "1 TenCounter " "Found entity 1: TenCounter" {  } { { "TenCounter.vhd" "" { Text "/home/ritesh/Desktop/VHDL/TenCounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461322446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HighToLow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HighToLow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HighToLow-Behave " "Found design unit 1: HighToLow-Behave" {  } { { "HighToLow.vhd" "" { Text "/home/ritesh/Desktop/VHDL/HighToLow.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322447 ""} { "Info" "ISGN_ENTITY_NAME" "1 HighToLow " "Found entity 1: HighToLow" {  } { { "HighToLow.vhd" "" { Text "/home/ritesh/Desktop/VHDL/HighToLow.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461322447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HighToLower.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HighToLower.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HighToLower-Behave " "Found design unit 1: HighToLower-Behave" {  } { { "HighToLower.vhd" "" { Text "/home/ritesh/Desktop/VHDL/HighToLower.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322447 ""} { "Info" "ISGN_ENTITY_NAME" "1 HighToLower " "Found entity 1: HighToLower" {  } { { "HighToLower.vhd" "" { Text "/home/ritesh/Desktop/VHDL/HighToLower.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461322447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ReactionGame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ReactionGame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactionGame-Behave " "Found design unit 1: ReactionGame-Behave" {  } { { "ReactionGame.vhd" "" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322448 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReactionGame " "Found entity 1: ReactionGame" {  } { { "ReactionGame.vhd" "" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461322448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-Behave " "Found design unit 1: Control-Behave" {  } { { "Controller.vhd" "" { Text "/home/ritesh/Desktop/VHDL/Controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322448 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Controller.vhd" "" { Text "/home/ritesh/Desktop/VHDL/Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461322448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HIghTLow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HIghTLow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HighTLow-Behave " "Found design unit 1: HighTLow-Behave" {  } { { "HIghTLow.vhd" "" { Text "/home/ritesh/Desktop/VHDL/HIghTLow.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322449 ""} { "Info" "ISGN_ENTITY_NAME" "1 HighTLow " "Found entity 1: HighTLow" {  } { { "HIghTLow.vhd" "" { Text "/home/ritesh/Desktop/VHDL/HIghTLow.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461322449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HighTLower.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HighTLower.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HighTLower-Behave " "Found design unit 1: HighTLower-Behave" {  } { { "HighTLower.vhd" "" { Text "/home/ritesh/Desktop/VHDL/HighTLower.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322449 ""} { "Info" "ISGN_ENTITY_NAME" "1 HighTLower " "Found entity 1: HighTLower" {  } { { "HighTLower.vhd" "" { Text "/home/ritesh/Desktop/VHDL/HighTLower.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525461322449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461322449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReactionGame " "Elaborating entity \"ReactionGame\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525461322522 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debounce ReactionGame.vhd(17) " "Verilog HDL or VHDL warning at ReactionGame.vhd(17): object \"debounce\" assigned a value but never read" {  } { { "ReactionGame.vhd" "" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525461322523 "|ReactionGame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GAMEOVER ReactionGame.vhd(22) " "Verilog HDL or VHDL warning at ReactionGame.vhd(22): object \"GAMEOVER\" assigned a value but never read" {  } { { "ReactionGame.vhd" "" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525461322523 "|ReactionGame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HighTLow HighTLow:CH " "Elaborating entity \"HighTLow\" for hierarchy \"HighTLow:CH\"" {  } { { "ReactionGame.vhd" "CH" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525461322535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HighToLow HighToLow:CH1 " "Elaborating entity \"HighToLow\" for hierarchy \"HighToLow:CH1\"" {  } { { "ReactionGame.vhd" "CH1" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525461322536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HighTLower HighTLower:CL " "Elaborating entity \"HighTLower\" for hierarchy \"HighTLower:CL\"" {  } { { "ReactionGame.vhd" "CL" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525461322536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:Deb " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:Deb\"" {  } { { "ReactionGame.vhd" "Deb" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525461322537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HighToLower debouncer:Deb\|HighToLower:co1 " "Elaborating entity \"HighToLower\" for hierarchy \"debouncer:Deb\|HighToLower:co1\"" {  } { { "debouncer.vhd" "co1" { Text "/home/ritesh/Desktop/VHDL/debouncer.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525461322537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop debouncer:Deb\|dflipflop:dff1 " "Elaborating entity \"dflipflop\" for hierarchy \"debouncer:Deb\|dflipflop:dff1\"" {  } { { "debouncer.vhd" "dff1" { Text "/home/ritesh/Desktop/VHDL/debouncer.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525461322538 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET dflipflop.vhd(13) " "VHDL Process Statement warning at dflipflop.vhd(13): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dflipflop.vhd" "" { Text "/home/ritesh/Desktop/VHDL/dflipflop.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525461322538 "|ReactionGame|debouncer:Deb|dflipflop:dff1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeFSM EdgeFSM:Edge " "Elaborating entity \"EdgeFSM\" for hierarchy \"EdgeFSM:Edge\"" {  } { { "ReactionGame.vhd" "Edge" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525461322539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Con " "Elaborating entity \"Control\" for hierarchy \"Control:Con\"" {  } { { "ReactionGame.vhd" "Con" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525461322539 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDF Controller.vhd(41) " "VHDL Process Statement warning at Controller.vhd(41): signal \"LEDF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "/home/ritesh/Desktop/VHDL/Controller.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525461322540 "|ReactionGame|Control:Con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLKH Controller.vhd(42) " "VHDL Process Statement warning at Controller.vhd(42): signal \"CLKH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "/home/ritesh/Desktop/VHDL/Controller.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525461322540 "|ReactionGame|Control:Con"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TenCounter Control:Con\|TenCounter:TimeCount0 " "Elaborating entity \"TenCounter\" for hierarchy \"Control:Con\|TenCounter:TimeCount0\"" {  } { { "Controller.vhd" "TimeCount0" { Text "/home/ritesh/Desktop/VHDL/Controller.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525461322541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assign Assign:A0 " "Elaborating entity \"Assign\" for hierarchy \"Assign:A0\"" {  } { { "ReactionGame.vhd" "A0" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525461322543 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X Assign.vhd(15) " "VHDL Process Statement warning at Assign.vhd(15): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Assign.vhd" "" { Text "/home/ritesh/Desktop/VHDL/Assign.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525461322543 "|ReactionGame|Assign:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:LCD1 " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:LCD1\"" {  } { { "ReactionGame.vhd" "LCD1" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525461322544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_next_data lcd_controller.vhd(32) " "Verilog HDL or VHDL warning at lcd_controller.vhd(32): object \"count_next_data\" assigned a value but never read" {  } { { "lcd_controller.vhd" "" { Text "/home/ritesh/Desktop/VHDL/lcd_controller.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525461322545 "|ReactionGame|lcd_controller:LCD1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_next_data1 lcd_controller.vhd(33) " "Verilog HDL or VHDL warning at lcd_controller.vhd(33): object \"count_next_data1\" assigned a value but never read" {  } { { "lcd_controller.vhd" "" { Text "/home/ritesh/Desktop/VHDL/lcd_controller.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525461322545 "|ReactionGame|lcd_controller:LCD1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_line_next lcd_controller.vhd(34) " "Verilog HDL or VHDL warning at lcd_controller.vhd(34): object \"cmd_line_next\" assigned a value but never read" {  } { { "lcd_controller.vhd" "" { Text "/home/ritesh/Desktop/VHDL/lcd_controller.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525461322545 "|ReactionGame|lcd_controller:LCD1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "ReactionGame.vhd" "" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525461323365 "|ReactionGame|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "b11 VCC " "Pin \"b11\" is stuck at VCC" {  } { { "ReactionGame.vhd" "" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525461323365 "|ReactionGame|b11"} { "Warning" "WMLS_MLS_STUCK_PIN" "b12 GND " "Pin \"b12\" is stuck at GND" {  } { { "ReactionGame.vhd" "" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525461323365 "|ReactionGame|b12"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525461323365 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Controller.vhd" "" { Text "/home/ritesh/Desktop/VHDL/Controller.vhd" 54 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525461323379 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525461323606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "987 " "Implemented 987 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525461323639 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525461323639 ""} { "Info" "ICUT_CUT_TM_LCELLS" "968 " "Implemented 968 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525461323639 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525461323639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1225 " "Peak virtual memory: 1225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525461323714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  5 00:45:23 2018 " "Processing ended: Sat May  5 00:45:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525461323714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525461323714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525461323714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525461323714 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525461324521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525461324522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  5 00:45:24 2018 " "Processing started: Sat May  5 00:45:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525461324522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525461324522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ReactionGame -c ReactionGame " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ReactionGame -c ReactionGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525461324522 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1525461324568 ""}
{ "Info" "0" "" "Project  = ReactionGame" {  } {  } 0 0 "Project  = ReactionGame" 0 0 "Fitter" 0 0 1525461324569 ""}
{ "Info" "0" "" "Revision = ReactionGame" {  } {  } 0 0 "Revision = ReactionGame" 0 0 "Fitter" 0 0 1525461324569 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1525461324617 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ReactionGame 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"ReactionGame\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525461324621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525461324683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525461324683 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525461324726 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525461324730 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525461324786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525461324786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525461324786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525461324786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525461324786 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525461324786 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ReactionGame.sdc " "Synopsys Design Constraints File file not found: 'ReactionGame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525461324847 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525461324847 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1525461324859 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1525461324859 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525461324859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525461324859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525461324859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Control:Con\|TenCounter:TimeCount0\|car " "   1.000 Control:Con\|TenCounter:TimeCount0\|car" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525461324859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Control:Con\|TenCounter:TimeCount1\|car " "   1.000 Control:Con\|TenCounter:TimeCount1\|car" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525461324859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Control:Con\|TenCounter:TimeCount2\|car " "   1.000 Control:Con\|TenCounter:TimeCount2\|car" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525461324859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Control:Con\|TenCounter:TimeCount3\|car " "   1.000 Control:Con\|TenCounter:TimeCount3\|car" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525461324859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 HighTLow:CH\|Output " "   1.000 HighTLow:CH\|Output" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525461324859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 HighTLower:CL\|Output " "   1.000 HighTLower:CL\|Output" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525461324859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 HighToLow:CH1\|Output " "   1.000 HighToLow:CH1\|Output" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525461324859 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1525461324859 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525461324879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525461324879 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1525461324890 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 89 " "Automatically promoted signal \"CLK\" to use Global clock in PIN 89" {  } { { "ReactionGame.vhd" "" { Text "/home/ritesh/Desktop/VHDL/ReactionGame.vhd" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1525461324929 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "HighToLow:CH1\|Output Global clock " "Automatically promoted some destinations of signal \"HighToLow:CH1\|Output\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "HighToLow:CH1\|Output " "Destination \"HighToLow:CH1\|Output\" may be non-global or may not use global clock" {  } { { "HighToLow.vhd" "" { Text "/home/ritesh/Desktop/VHDL/HighToLow.vhd" 43 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1525461324929 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Control:Con\|TimeClk " "Destination \"Control:Con\|TimeClk\" may be non-global or may not use global clock" {  } { { "Controller.vhd" "" { Text "/home/ritesh/Desktop/VHDL/Controller.vhd" 14 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1525461324929 ""}  } { { "HighToLow.vhd" "" { Text "/home/ritesh/Desktop/VHDL/HighToLow.vhd" 43 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1525461324929 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "HighTLow:CH\|Output Global clock " "Automatically promoted some destinations of signal \"HighTLow:CH\|Output\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "HighTLow:CH\|Output " "Destination \"HighTLow:CH\|Output\" may be non-global or may not use global clock" {  } { { "HIghTLow.vhd" "" { Text "/home/ritesh/Desktop/VHDL/HIghTLow.vhd" 43 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1525461324930 ""}  } { { "HIghTLow.vhd" "" { Text "/home/ritesh/Desktop/VHDL/HIghTLow.vhd" 43 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1525461324930 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Control:Con\|TenCounter:TimeCount0\|car Global clock " "Automatically promoted signal \"Control:Con\|TenCounter:TimeCount0\|car\" to use Global clock" {  } { { "TenCounter.vhd" "" { Text "/home/ritesh/Desktop/VHDL/TenCounter.vhd" 28 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1525461324930 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1525461324930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1525461324937 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1525461324977 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1525461325053 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1525461325054 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1525461325054 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525461325054 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525461325069 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525461325072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525461325191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525461325751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525461325756 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525461330227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525461330227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525461330295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/ritesh/Desktop/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525461330774 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525461330774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525461332268 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525461332268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525461332268 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.51 " "Total time spent on timing analysis during the Fitter is 0.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525461332293 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525461332298 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1525461332329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ritesh/Desktop/VHDL/output_files/ReactionGame.fit.smsg " "Generated suppressed messages file /home/ritesh/Desktop/VHDL/output_files/ReactionGame.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525461332370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1275 " "Peak virtual memory: 1275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525461332398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  5 00:45:32 2018 " "Processing ended: Sat May  5 00:45:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525461332398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525461332398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525461332398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525461332398 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525461333247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525461333248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  5 00:45:33 2018 " "Processing started: Sat May  5 00:45:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525461333248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525461333248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ReactionGame -c ReactionGame " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ReactionGame -c ReactionGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525461333248 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525461333505 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525461333511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1044 " "Peak virtual memory: 1044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525461333570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  5 00:45:33 2018 " "Processing ended: Sat May  5 00:45:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525461333570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525461333570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525461333570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525461333570 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525461333674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525461334336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525461334336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  5 00:45:34 2018 " "Processing started: Sat May  5 00:45:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525461334336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461334336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ReactionGame -c ReactionGame " "Command: quartus_sta ReactionGame -c ReactionGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461334336 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1525461334410 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461334478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461334543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461334543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461334617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ReactionGame.sdc " "Synopsys Design Constraints File file not found: 'ReactionGame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335436 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HighToLow:CH1\|Output HighToLow:CH1\|Output " "create_clock -period 1.000 -name HighToLow:CH1\|Output HighToLow:CH1\|Output" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525461335441 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HighTLow:CH\|Output HighTLow:CH\|Output " "create_clock -period 1.000 -name HighTLow:CH\|Output HighTLow:CH\|Output" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525461335441 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525461335441 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HighTLower:CL\|Output HighTLower:CL\|Output " "create_clock -period 1.000 -name HighTLower:CL\|Output HighTLower:CL\|Output" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525461335441 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control:Con\|TenCounter:TimeCount0\|car Control:Con\|TenCounter:TimeCount0\|car " "create_clock -period 1.000 -name Control:Con\|TenCounter:TimeCount0\|car Control:Con\|TenCounter:TimeCount0\|car" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525461335441 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control:Con\|TenCounter:TimeCount1\|car Control:Con\|TenCounter:TimeCount1\|car " "create_clock -period 1.000 -name Control:Con\|TenCounter:TimeCount1\|car Control:Con\|TenCounter:TimeCount1\|car" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525461335441 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control:Con\|TenCounter:TimeCount2\|car Control:Con\|TenCounter:TimeCount2\|car " "create_clock -period 1.000 -name Control:Con\|TenCounter:TimeCount2\|car Control:Con\|TenCounter:TimeCount2\|car" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525461335441 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control:Con\|TenCounter:TimeCount3\|car Control:Con\|TenCounter:TimeCount3\|car " "create_clock -period 1.000 -name Control:Con\|TenCounter:TimeCount3\|car Control:Con\|TenCounter:TimeCount3\|car" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525461335441 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335441 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525461335446 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1525461335455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.820 " "Worst-case setup slack is -16.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.820           -1522.086 HighToLow:CH1\|Output  " "  -16.820           -1522.086 HighToLow:CH1\|Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.320            -248.769 HighTLow:CH\|Output  " "  -13.320            -248.769 HighTLow:CH\|Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.590            -547.885 CLK  " "  -12.590            -547.885 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.123            -244.594 Control:Con\|TenCounter:TimeCount1\|car  " "  -10.123            -244.594 Control:Con\|TenCounter:TimeCount1\|car " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.731            -264.227 Control:Con\|TenCounter:TimeCount2\|car  " "   -9.731            -264.227 Control:Con\|TenCounter:TimeCount2\|car " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.458            -226.687 Control:Con\|TenCounter:TimeCount0\|car  " "   -9.458            -226.687 Control:Con\|TenCounter:TimeCount0\|car " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.880            -254.198 Control:Con\|TenCounter:TimeCount3\|car  " "   -8.880            -254.198 Control:Con\|TenCounter:TimeCount3\|car " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.948 " "Worst-case hold slack is -1.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.948              -5.674 CLK  " "   -1.948              -5.674 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 HighTLow:CH\|Output  " "    1.078               0.000 HighTLow:CH\|Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.180               0.000 HighToLow:CH1\|Output  " "    1.180               0.000 HighToLow:CH1\|Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.162               0.000 Control:Con\|TenCounter:TimeCount1\|car  " "    2.162               0.000 Control:Con\|TenCounter:TimeCount1\|car " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.309               0.000 Control:Con\|TenCounter:TimeCount0\|car  " "    2.309               0.000 Control:Con\|TenCounter:TimeCount0\|car " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.843               0.000 Control:Con\|TenCounter:TimeCount3\|car  " "    2.843               0.000 Control:Con\|TenCounter:TimeCount3\|car " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.844               0.000 Control:Con\|TenCounter:TimeCount2\|car  " "    2.844               0.000 Control:Con\|TenCounter:TimeCount2\|car " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK  " "   -2.289              -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Control:Con\|TenCounter:TimeCount0\|car  " "    0.234               0.000 Control:Con\|TenCounter:TimeCount0\|car " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Control:Con\|TenCounter:TimeCount1\|car  " "    0.234               0.000 Control:Con\|TenCounter:TimeCount1\|car " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Control:Con\|TenCounter:TimeCount2\|car  " "    0.234               0.000 Control:Con\|TenCounter:TimeCount2\|car " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Control:Con\|TenCounter:TimeCount3\|car  " "    0.234               0.000 Control:Con\|TenCounter:TimeCount3\|car " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 HighTLow:CH\|Output  " "    0.234               0.000 HighTLow:CH\|Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 HighTLower:CL\|Output  " "    0.234               0.000 HighTLower:CL\|Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 HighToLow:CH1\|Output  " "    0.234               0.000 HighToLow:CH1\|Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525461335465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335465 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335535 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335550 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525461335594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  5 00:45:35 2018 " "Processing ended: Sat May  5 00:45:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525461335594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525461335594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525461335594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461335594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525461336459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525461336460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  5 00:45:36 2018 " "Processing started: Sat May  5 00:45:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525461336460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1525461336460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ReactionGame -c ReactionGame " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ReactionGame -c ReactionGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1525461336460 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ReactionGame.vho ReactionGame_vhd.sdo /home/ritesh/Desktop/VHDL/simulation/modelsim/ simulation " "Generated files \"ReactionGame.vho\" and \"ReactionGame_vhd.sdo\" in directory \"/home/ritesh/Desktop/VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525461336917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1288 " "Peak virtual memory: 1288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525461336933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  5 00:45:36 2018 " "Processing ended: Sat May  5 00:45:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525461336933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525461336933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525461336933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1525461336933 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1525461337057 ""}
