{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673413305613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673413305614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 23:01:45 2023 " "Processing started: Tue Jan 10 23:01:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673413305614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413305614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413305614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673413306166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673413306166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_vga-controlador_vga_bhv " "Found design unit 1: controlador_vga-controlador_vga_bhv" {  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/controlador_vga.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673413318567 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/controlador_vga.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673413318567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marcador_dss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marcador_dss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marcador_dss-marcador_dss_bhv " "Found design unit 1: marcador_dss-marcador_dss_bhv" {  } { { "marcador_dss.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/marcador_dss.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673413318570 ""} { "Info" "ISGN_ENTITY_NAME" "1 marcador_dss " "Found entity 1: marcador_dss" {  } { { "marcador_dss.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/marcador_dss.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673413318570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imprime_pantalla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imprime_pantalla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imprime_pantalla-imprime_pantalla_bhv " "Found design unit 1: imprime_pantalla-imprime_pantalla_bhv" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673413318573 ""} { "Info" "ISGN_ENTITY_NAME" "1 imprime_pantalla " "Found entity 1: imprime_pantalla" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673413318573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_frec-divisor_frec_bhv " "Found design unit 1: divisor_frec-divisor_frec_bhv" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/divisor_frec.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673413318576 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_frec " "Found entity 1: divisor_frec" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/divisor_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673413318576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pingpong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pingpong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINGPONG-PINGPONG_bhv " "Found design unit 1: PINGPONG-PINGPONG_bhv" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673413318579 ""} { "Info" "ISGN_ENTITY_NAME" "1 PINGPONG " "Found entity 1: PINGPONG" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673413318579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318579 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pingpong " "Elaborating entity \"pingpong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673413318632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:U0 " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:U0\"" {  } { { "pingpong.vhd" "U0" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673413318634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_vga controlador_vga:u1 " "Elaborating entity \"controlador_vga\" for hierarchy \"controlador_vga:u1\"" {  } { { "pingpong.vhd" "u1" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673413318636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imprime_pantalla imprime_pantalla:u2 " "Elaborating entity \"imprime_pantalla\" for hierarchy \"imprime_pantalla:u2\"" {  } { { "pingpong.vhd" "u2" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673413318638 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encendido imprime_pantalla.vhd(99) " "VHDL Process Statement warning at imprime_pantalla.vhd(99): signal \"encendido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673413318640 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encendido imprime_pantalla.vhd(115) " "VHDL Process Statement warning at imprime_pantalla.vhd(115): signal \"encendido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673413318641 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R imprime_pantalla.vhd(417) " "VHDL Process Statement warning at imprime_pantalla.vhd(417): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673413318646 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G imprime_pantalla.vhd(417) " "VHDL Process Statement warning at imprime_pantalla.vhd(417): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673413318646 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B imprime_pantalla.vhd(417) " "VHDL Process Statement warning at imprime_pantalla.vhd(417): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673413318646 "|pingpong|imprime_pantalla:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] imprime_pantalla.vhd(417) " "Inferred latch for \"B\[0\]\" at imprime_pantalla.vhd(417)" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318654 "|pingpong|imprime_pantalla:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] imprime_pantalla.vhd(417) " "Inferred latch for \"B\[1\]\" at imprime_pantalla.vhd(417)" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318654 "|pingpong|imprime_pantalla:u2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "B\[2\] imprime_pantalla.vhd(425) " "Can't infer register for \"B\[2\]\" at imprime_pantalla.vhd(425) because it does not hold its value outside the clock edge" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 425 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1673413318662 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] imprime_pantalla.vhd(417) " "Inferred latch for \"B\[2\]\" at imprime_pantalla.vhd(417)" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318662 "|pingpong|imprime_pantalla:u2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "B\[3\] imprime_pantalla.vhd(425) " "Can't infer register for \"B\[3\]\" at imprime_pantalla.vhd(425) because it does not hold its value outside the clock edge" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 425 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1673413318662 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] imprime_pantalla.vhd(417) " "Inferred latch for \"B\[3\]\" at imprime_pantalla.vhd(417)" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318662 "|pingpong|imprime_pantalla:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] imprime_pantalla.vhd(417) " "Inferred latch for \"G\[0\]\" at imprime_pantalla.vhd(417)" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318662 "|pingpong|imprime_pantalla:u2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "G\[1\] imprime_pantalla.vhd(425) " "Can't infer register for \"G\[1\]\" at imprime_pantalla.vhd(425) because it does not hold its value outside the clock edge" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 425 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1673413318662 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] imprime_pantalla.vhd(417) " "Inferred latch for \"G\[1\]\" at imprime_pantalla.vhd(417)" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318662 "|pingpong|imprime_pantalla:u2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "G\[2\] imprime_pantalla.vhd(425) " "Can't infer register for \"G\[2\]\" at imprime_pantalla.vhd(425) because it does not hold its value outside the clock edge" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 425 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1673413318663 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] imprime_pantalla.vhd(417) " "Inferred latch for \"G\[2\]\" at imprime_pantalla.vhd(417)" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318663 "|pingpong|imprime_pantalla:u2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "G\[3\] imprime_pantalla.vhd(425) " "Can't infer register for \"G\[3\]\" at imprime_pantalla.vhd(425) because it does not hold its value outside the clock edge" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 425 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1673413318663 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] imprime_pantalla.vhd(417) " "Inferred latch for \"G\[3\]\" at imprime_pantalla.vhd(417)" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318663 "|pingpong|imprime_pantalla:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] imprime_pantalla.vhd(417) " "Inferred latch for \"R\[0\]\" at imprime_pantalla.vhd(417)" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318663 "|pingpong|imprime_pantalla:u2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "R\[1\] imprime_pantalla.vhd(425) " "Can't infer register for \"R\[1\]\" at imprime_pantalla.vhd(425) because it does not hold its value outside the clock edge" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 425 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1673413318663 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] imprime_pantalla.vhd(417) " "Inferred latch for \"R\[1\]\" at imprime_pantalla.vhd(417)" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318663 "|pingpong|imprime_pantalla:u2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "R\[2\] imprime_pantalla.vhd(425) " "Can't infer register for \"R\[2\]\" at imprime_pantalla.vhd(425) because it does not hold its value outside the clock edge" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 425 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1673413318663 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] imprime_pantalla.vhd(417) " "Inferred latch for \"R\[2\]\" at imprime_pantalla.vhd(417)" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318664 "|pingpong|imprime_pantalla:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] imprime_pantalla.vhd(417) " "Inferred latch for \"R\[3\]\" at imprime_pantalla.vhd(417)" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318664 "|pingpong|imprime_pantalla:u2"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "imprime_pantalla.vhd(425) " "HDL error at imprime_pantalla.vhd(425): couldn't implement registers for assignments on this clock edge" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 425 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1673413318673 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "imprime_pantalla:u2 " "Can't elaborate user hierarchy \"imprime_pantalla:u2\"" {  } { { "pingpong.vhd" "u2" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 274 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673413318681 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673413318862 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 10 23:01:58 2023 " "Processing ended: Tue Jan 10 23:01:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673413318862 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673413318862 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673413318862 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413318862 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673413319546 ""}
