#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 11 20:15:03 2020
# Process ID: 660
# Current directory: C:/Users/mjrbr/Otter_MCU_FPGA_Ready
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31096 C:\Users\mjrbr\Otter_MCU_FPGA_Ready\Otter_MCU_FPGA_Ready.xpr
# Log file: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/vivado.log
# Journal file: C:/Users/mjrbr/Otter_MCU_FPGA_Ready\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/mjrbr/Otter_MCU_with_CSR/Otter_MCU_FPGA_Ready' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/n-bit 8 to 1 MUX.v' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse {{C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/n-bit 8 to 1 MUX.v}}
update_compile_order -fileset sources_1
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/otter_memory_v1_05.sv' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/otter_memory_v1_05.sv
update_compile_order -fileset sources_1
file mkdir C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new
close [ open C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Debouncer.sv w ]
add_files C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Debouncer.sv
close [ open C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv w ]
add_files C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv w ]
add_files -fileset sim_1 C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv
update_compile_order -fileset sim_1
file mkdir C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/constrs_1
file mkdir C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/constrs_1/new
close [ open C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/constrs_1/new/cnst.xdc w ]
add_files -fileset constrs_1 C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/constrs_1/new/cnst.xdc
set_property top debounce_one_shot [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top DBounce [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_one_shot' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_one_shot_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_one_shot_behav xil_defaultlib.debounce_one_shot xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_one_shot_behav xil_defaultlib.debounce_one_shot xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_one_shot_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/xsim.dir/debounce_one_shot_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/xsim.dir/debounce_one_shot_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 11 23:58:27 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 11 23:58:27 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce_one_shot_behav -key {Behavioral:sim_1:Functional:debounce_one_shot} -tclbatch {debounce_one_shot.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source debounce_one_shot.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_one_shot_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 814.621 ; gain = 17.563
set_property top one_shot_bdir [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_one_shot' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_one_shot_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_one_shot_behav xil_defaultlib.debounce_one_shot xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_one_shot_behav xil_defaultlib.debounce_one_shot xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce_one_shot_behav -key {Behavioral:sim_1:Functional:debounce_one_shot} -tclbatch {debounce_one_shot.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source debounce_one_shot.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_one_shot_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 829.723 ; gain = 1.527
set_property top debounce_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/xsim.dir/debounce_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/xsim.dir/debounce_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 12 00:00:46 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 12 00:00:46 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce_tb_behav -key {Behavioral:sim_1:Functional:debounce_tb} -tclbatch {debounce_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source debounce_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 832.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv:29]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce_tb_behav -key {Behavioral:sim_1:Functional:debounce_tb} -tclbatch {debounce_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source debounce_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:09 . Memory (MB): peak = 832.977 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:02:11 . Memory (MB): peak = 832.977 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:02:13 . Memory (MB): peak = 832.977 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:02:35 . Memory (MB): peak = 851.813 ; gain = 0.000
INFO: [Common 17-344] 'close_sim' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce_tb_behav -key {Behavioral:sim_1:Functional:debounce_tb} -tclbatch {debounce_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source debounce_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 851.813 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce_tb_behav -key {Behavioral:sim_1:Functional:debounce_tb} -tclbatch {debounce_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source debounce_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_simulation -simset sim_1 -mode behavioral
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/xsim.dir/debounce_one_shot_behav/xsim.xdbg
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/xsim.dir/debounce_one_shot_behav
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/xsim.dir/debounce_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/xsim.dir/debounce_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 12 00:27:08 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 12 00:27:08 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce_tb_behav -key {Behavioral:sim_1:Functional:debounce_tb} -tclbatch {debounce_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source debounce_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 964.262 ; gain = 7.984
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce_tb_behav -key {Behavioral:sim_1:Functional:debounce_tb} -tclbatch {debounce_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source debounce_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce_tb_behav -key {Behavioral:sim_1:Functional:debounce_tb} -tclbatch {debounce_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source debounce_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 967.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 972.285 ; gain = 1.043
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 972.285 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 972.285 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 972.285 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2458] undeclared symbol sig_change, assumed default net type wire [C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.sim/sim_1/behav/xsim'
"xelab -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06a5e85ec2f9465e88d80a237cc3c8cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_tb_behav xil_defaultlib.debounce_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.debounce_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 972.285 ; gain = 0.000
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/SevSegDisp.sv]
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/CLK_DIV_FS.v]
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/debounce_one_shot.sv]
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/BCD.sv]
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/imports/new/CathodeDriver.sv]
set_property top OTTER_Wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top OTTER_Wrapper [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sim_1/new/debounce_tb.sv]
set_property is_enabled false [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv]
set_property is_enabled true [get_files  C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.srcs/sources_1/new/Mono-Stable_Multivibrator.sv]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 12 19:20:02 2020] Launched synth_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.runs/synth_1/runme.log
[Thu Mar 12 19:20:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 12 19:27:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.runs/synth_1/runme.log
[Thu Mar 12 19:27:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 12 19:34:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.runs/synth_1/runme.log
[Thu Mar 12 19:34:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 12 19:38:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.runs/synth_1/runme.log
[Thu Mar 12 19:38:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 12 19:44:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.runs/synth_1/runme.log
[Thu Mar 12 19:44:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1859.602 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 12 19:56:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/mjrbr/Otter_MCU_FPGA_Ready/Otter_MCU_FPGA_Ready.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 19:58:02 2020...
