{
  "id": "21",
  "stream": "electronics-and-communication-engineering",
  "packet": "2020",
  "year": "2020",
  "type": "MCQ",
  "key": "650.538 (649.5 to 651.5) \nSol.\n \n..\nMethod 1\n..\n \n \nGiven circuit is shown below,\n1\n0.1 F\nC\n \uf03d\n\uf06d\n2\nD\n1\nD\n2\n0.1 F\nC\n \uf03d\n\uf06d\n0\nV\n230 V (rms)\n\nm\nrms\nV\nV\n\uf03d\n\n2\n2\n2\n230V\nm\nrms\nV\nV\n\uf03d\n\uf03d\n\uf0b4\n230 2 V\nm\nV\n \uf03d\nAlso given input voltage is sinusoidal.\nsin\nin\nm\nV\nV\nt\n\uf03d\n\uf077\n230 2 sin\nin\nV\nt\n\uf03d\n\uf077\nAssume that negative half cycle occurs first,\n\nGATE 2020 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n26\n\nin\nV\n230 2\nt\n0\n230 2\n\u0007\nCase 1 :\n During 1\nst\n negative half cycle,\nDiode \n1\nD\n  will be forward biased and diode\n2\nD\n will be reverse biased.\nHence, charging of capacitor \n1\nC\n  will start and it will charge upto maximum value of input.\n1\nC\nO.C.\n1\nC\nV\n230 2sin\nt\n\uf077\n2\nC\nV\n( )\nV t\n2\nC\n0\nV\n\nHence, \n230 2V\n\uf03d\n1\n230 2 sin\n230 2 V\nC\nV\nt\n\uf03d\n\uf077\uf03d\nand \n2\n0V\nC\nV\n\uf03d\n\nCase 2 :\n During 1\nst\n positive half cycle,\nDiode \n1\nD\n will be reverse biased and diode\n2\nD\n  will be forward biased.\nHence, charging of capacitor \n2\nC\n will start and capacitor \n2\nC\n will charge upto maximum value of input,\nwhich appear across capacitor\n2\nC\n .\n1\nC\nS.C.\n1\nC\nV\n230 2sin\nt\n\uf077\n2\nC\nV\n( )\nV t\nO.C.\n2\nC\n0\nV\n\n2\n1\nmax\n230 2 sin\nC\nC\nV\nV\nt\n\uf03d\n\uf02b\n\uf077\n\n2\n230 2\n230 2\nC\nV\n\uf03d\n\uf02b\n\n2\n460 2 V\nC\nV\n\uf03d\n\nCase 3 :\nDuring 2\nnd\n positive half cycle, negative terminal of diode \n1\nD\n is at \n230 2 V\n and negative terminal of \n2\nD\nis at\n 460 2 V\n . Now, diode \n1\nD\n and \n2\nD\n will be forward bias when voltage at their positive terminal will be\nhigher than that of the negative terminal, which is never possible beyond first negative half cycle and \nfirst positive half cycle.\n\nGATE 2020 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n27\n\nHence, in this case, \n1\n2\nand\nD\nD\n will be reverse biased.\n1\nC\nO.C.\n1\nC\nV\n( )\nV t\n2\nC\n0\nV\n230 2sin\nt\n\uf077\n2\nC\nV\nO.C.\nHence, from above circuit\n2\n0\n460 2 V\nC\nV\nV\n\uf03d\n\uf03d\n\n0\n650.538V\nV\n \uf03d\nHence, the magnitude of the steady-state output \n0\nV\n  is \n460 2 V\n .\n..\nMethod 2\n..\n \n \nGiven circuit is shown below,\n1\n0.1 F\nC\n \uf03d\n\uf06d\n2\nD\n1\nD\n2\n0.1 F\nC\n \uf03d\n\uf06d\n0\nV\n230 V(rms)\nPositive clamper \nPositive peak detector\nThe clamper will do the shift of input voltage to \n2\n.\nm\nV\n2\nm\nV\nm\nV\nClamper\nPositive\n0\nm\nV\n\uf02d\nGiven rms value of sinusoidal input\nm\nV\n\uf03d\n  \n\uf0de\n \n2\n230\nm\nV\n \uf03d\n\uf0b4\n230\n2\nPeak detector will detect the maximum value \n2\n2 230( 2)\nm\nV\n\uf03d\n\uf03d\n\uf0b4\n650.53\n\uf03d\n..\nMethod 3\n..\n \n \nDefine the circuit as a voltage doubler.\n0\n2\n2 230 2\n650.4 V\nm\nV\nV\n\uf03d\n\uf03d\n\uf0b4\n\uf03d",
  "question_text": "Question 21 \n \nIn the circuit shown below, all the components are ideal and the input voltage is sinusoidal. The magnitude \nof the steady - state output \n0\nV\n  (rounded off to two decimal places) is ______V.\n1\n0.1 F\nC\n \uf03d\n\uf06d\n2\nD\n1\nD\n2\n0.1 F\nC\n \uf03d\n\uf06d\n0\nV\n230 V (rms)",
  "answer_text": "650.538 (649.5 to 651.5) \nSol.\n \n..\nMethod 1\n..\n \n \nGiven circuit is shown below,\n1\n0.1 F\nC\n \uf03d\n\uf06d\n2\nD\n1\nD\n2\n0.1 F\nC\n \uf03d\n\uf06d\n0\nV\n230 V (rms)\n\nm\nrms\nV\nV\n\uf03d\n\n2\n2\n2\n230V\nm\nrms\nV\nV\n\uf03d\n\uf03d\n\uf0b4\n230 2 V\nm\nV\n \uf03d\nAlso given input voltage is sinusoidal.\nsin\nin\nm\nV\nV\nt\n\uf03d\n\uf077\n230 2 sin\nin\nV\nt\n\uf03d\n\uf077\nAssume that negative half cycle occurs first,\n\nGATE 2020 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n26\n\nin\nV\n230 2\nt\n0\n230 2\n\u0007\nCase 1 :\n During 1\nst\n negative half cycle,\nDiode \n1\nD\n  will be forward biased and diode\n2\nD\n will be reverse biased.\nHence, charging of capacitor \n1\nC\n  will start and it will charge upto maximum value of input.\n1\nC\nO.C.\n1\nC\nV\n230 2sin\nt\n\uf077\n2\nC\nV\n( )\nV t\n2\nC\n0\nV\n\nHence, \n230 2V\n\uf03d\n1\n230 2 sin\n230 2 V\nC\nV\nt\n\uf03d\n\uf077\uf03d\nand \n2\n0V\nC\nV\n\uf03d\n\nCase 2 :\n During 1\nst\n positive half cycle,\nDiode \n1\nD\n will be reverse biased and diode\n2\nD\n  will be forward biased.\nHence, charging of capacitor \n2\nC\n will start and capacitor \n2\nC\n will charge upto maximum value of input,\nwhich appear across capacitor\n2\nC\n .\n1\nC\nS.C.\n1\nC\nV\n230 2sin\nt\n\uf077\n2\nC\nV\n( )\nV t\nO.C.\n2\nC\n0\nV\n\n2\n1\nmax\n230 2 sin\nC\nC\nV\nV\nt\n\uf03d\n\uf02b\n\uf077\n\n2\n230 2\n230 2\nC\nV\n\uf03d\n\uf02b\n\n2\n460 2 V\nC\nV\n\uf03d\n\nCase 3 :\nDuring 2\nnd\n positive half cycle, negative terminal of diode \n1\nD\n is at \n230 2 V\n and negative terminal of \n2\nD\nis at\n 460 2 V\n . Now, diode \n1\nD\n and \n2\nD\n will be forward bias when voltage at their positive terminal will be\nhigher than that of the negative terminal, which is never possible beyond first negative half cycle and \nfirst positive half cycle.\n\nGATE 2020 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n27\n\nHence, in this case, \n1\n2\nand\nD\nD\n will be reverse biased.\n1\nC\nO.C.\n1\nC\nV\n( )\nV t\n2\nC\n0\nV\n230 2sin\nt\n\uf077\n2\nC\nV\nO.C.\nHence, from above circuit\n2\n0\n460 2 V\nC\nV\nV\n\uf03d\n\uf03d\n\n0\n650.538V\nV\n \uf03d\nHence, the magnitude of the steady-state output \n0\nV\n  is \n460 2 V\n .\n..\nMethod 2\n..\n \n \nGiven circuit is shown below,\n1\n0.1 F\nC\n \uf03d\n\uf06d\n2\nD\n1\nD\n2\n0.1 F\nC\n \uf03d\n\uf06d\n0\nV\n230 V(rms)\nPositive clamper \nPositive peak detector\nThe clamper will do the shift of input voltage to \n2\n.\nm\nV\n2\nm\nV\nm\nV\nClamper\nPositive\n0\nm\nV\n\uf02d\nGiven rms value of sinusoidal input\nm\nV\n\uf03d\n  \n\uf0de\n \n2\n230\nm\nV\n \uf03d\n\uf0b4\n230\n2\nPeak detector will detect the maximum value \n2\n2 230( 2)\nm\nV\n\uf03d\n\uf03d\n\uf0b4\n650.53\n\uf03d\n..\nMethod 3\n..\n \n \nDefine the circuit as a voltage doubler.\n0\n2\n2 230 2\n650.4 V\nm\nV\nV\n\uf03d\n\uf03d\n\uf0b4\n\uf03d",
  "explanation_text": ""
}