Fitter Route Stage Report for altera_eth_top
Wed Mar  1 13:22:39 2023
Quartus Prime Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Delay Chain Summary
  3. Routing Usage Summary
  4. Route Messages
  5. Estimated Delay Added for Hold Timing Summary
  6. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                   ;
+----------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name                 ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+----------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; tx_serial_data[1]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; tx_serial_data[0]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; led_heartbeat        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; channel_ready_n[0]   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; channel_ready_n[1]   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; led_other            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; sfp_scl_0            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; sfp_scl_1            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; sfp_sda_0            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; sfp_sda_1            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; sfp_int_0            ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; sfp_int_1            ; Input    ; --                  ; --                 ; --             ; --                                ; --                                  ;
; arduino_scl          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; arduino_sda          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; rx_serial_data[1]    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; rx_serial_data[0]    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; clk_125              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_10g           ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; reset_n              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; tx_serial_data[1](n) ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; tx_serial_data[0](n) ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; rx_serial_data[1](n) ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; rx_serial_data[0](n) ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; clk_125(n)           ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_10g(n)        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+----------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+---------------------------------------------------------+
; Routing Usage Summary                                   ;
+------------------------------+--------------------------+
; Routing Resource Type        ; Usage                    ;
+------------------------------+--------------------------+
; Block interconnects          ; 62,657 / 664,374 ( 9 % ) ;
; C27 interconnects            ; 322 / 12,769 ( 3 % )     ;
; C4 interconnects             ; 35,648 / 514,392 ( 7 % ) ;
; Direct links                 ; 13,114 / 664,374 ( 2 % ) ;
; Global clocks                ; 4 / 32 ( 13 % )          ;
; Periphery clocks             ; 4 / 410 ( < 1 % )        ;
; R3 interconnects             ; 17,139 / 246,936 ( 7 % ) ;
; R32 interconnects            ; 228 / 28,257 ( < 1 % )   ;
; R32/C27 interconnect drivers ; 405 / 74,920 ( < 1 % )   ;
; R6 interconnects             ; 26,291 / 527,108 ( 5 % ) ;
; Regional clock lefts         ; 0 / 8 ( 0 % )            ;
; Regional clock out bottoms   ; 0 / 8 ( 0 % )            ;
; Regional clock out tops      ; 0 / 8 ( 0 % )            ;
; Regional clock rights        ; 0 / 8 ( 0 % )            ;
; Regional clocks              ; 0 / 8 ( 0 % )            ;
; Spine buffers                ; 10 / 220 ( 5 % )         ;
; Spine clocks                 ; 18 / 330 ( 5 % )         ;
; Spine feedthroughs           ; 4 / 224 ( 2 % )          ;
+------------------------------+--------------------------+


+----------------+
; Route Messages ;
+----------------+
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition
    Info: Processing started: Wed Mar  1 13:15:36 2023
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off altera_eth_top -c altera_eth_top
Info: qfit2_default_script.tcl version: #1
Info: Project  = altera_eth_top
Info: Revision = altera_eth_top
Info (170193): Fitter routing operations beginning
Info (170089): 4e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (11888): Total time spent on timing analysis during Routing is 21.20 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:56


+------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                            ;
+----------------------------------------------------------+-----------------------------------------------------------+-------------------+
; Source Clock(s)                                          ; Destination Clock(s)                                      ; Delay Added in ns ;
+----------------------------------------------------------+-----------------------------------------------------------+-------------------+
; altera_reserved_tck                                      ; altera_reserved_tck                                       ; 2102.5            ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk1                     ; DUT|core_pll|xcvr_fpll_a10_0|outclk1                      ; 2037.6            ;
; DUT|core_pll|xcvr_fpll_a10_0|outclk0                     ; DUT|core_pll|xcvr_fpll_a10_0|outclk0                      ; 666.9             ;
; clk_125                                                  ; clk_125                                                   ; 429.6             ;
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 141.1             ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|rx_clkout  ; 130.8             ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_clkout ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|tx_pma_clk ; 63.5              ;
+----------------------------------------------------------+-----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                           ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs~pld_10g_krfec_rx_blk_lock_10g_reg.reg ; DUT|CHANNEL_GEN[0].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|rx|width_adpt_64_to_32|block_lock_out                                                                           ; 2.187             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                             ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA                                                                          ; 2.060             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 2.013             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.962             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.955             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                   ; 1.940             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                   ; 1.933             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                   ; 1.932             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                   ; 1.885             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2]                                                                                                                                           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.845             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]                                                                                                                                                             ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA                                                                          ; 1.809             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]                                                                                                                                           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.802             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1]                                                                                                                                           ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.787             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA                                                                                                                                            ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.737             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER                                                                                                                                               ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.733             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[19]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a19~reg1            ; 1.680             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[15]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.673             ;
; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|alt_mge_xcvr_native|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs~pld_10g_krfec_rx_blk_lock_10g_reg.reg ; DUT|CHANNEL_GEN[1].u_channel|phy|alt_mge_phy_0|mge_pcs|USXGMII_PCS.usxgmii_pcs|an|rx_sync_reg                                                                                                  ; 1.660             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_reg[4]                                                                                                                                                                 ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA                                                                          ; 1.641             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[33]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a33~reg1            ; 1.640             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[47]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a47~reg1           ; 1.630             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[2]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.630             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.625             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[17]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a17~reg1            ; 1.620             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[45]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a45~reg1           ; 1.620             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[18]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a18~reg1            ; 1.616             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[17]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a17~reg1           ; 1.606             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[34]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a34~reg1            ; 1.597             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[8]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1            ; 1.590             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[16]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a16~reg1            ; 1.587             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[19]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a19~reg1           ; 1.583             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[18]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a18~reg1           ; 1.573             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[4]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.573             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[16]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a16~reg1           ; 1.570             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[11]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.567             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[15]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1           ; 1.566             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]                                                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]                                                                                           ; 1.563             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[46]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a46~reg1           ; 1.557             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.549             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[7]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.537             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[1]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1            ; 1.537             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.532             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[13]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a13~reg1           ; 1.530             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.530             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]                                                                                                                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]                                                                                           ; 1.530             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid                                                                                                                                                   ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]                                                         ; 1.520             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[32]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a32~reg1            ; 1.520             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[9]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.520             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[14]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a14~reg1           ; 1.520             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[5]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1            ; 1.513             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[0]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.510             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[12]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a12~reg1           ; 1.507             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[30]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1            ; 1.503             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[10]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.503             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[6]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a15~reg1            ; 1.500             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[0]                                                                   ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3] ; 1.488             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[5]                                                                   ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3] ; 1.488             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]                                                                                                                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]                                                                                           ; 1.487             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[34]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a34~reg1           ; 1.486             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[1]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.480             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[3]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a3~reg1            ; 1.477             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[31]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a31~reg1            ; 1.477             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]                                                                                                                                                            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]                                                                                          ; 1.476             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]                                                                                                                                                ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]                                                                                   ; 1.475             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[32]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a32~reg1           ; 1.473             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[1]                                                                   ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3] ; 1.465             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                                                                                                                   ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]                                                                        ; 1.464             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[33]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a33~reg1           ; 1.463             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[3]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1            ; 1.460             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[2]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.460             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[30]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.453             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[11]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a11~reg1           ; 1.450             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[3]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.447             ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                                                                                                                                                   ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]                                                                        ; 1.447             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[47]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a47~reg1            ; 1.447             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[13]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a13~reg1            ; 1.447             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[8]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.447             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[2]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a2~reg1            ; 1.443             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[10]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a10~reg1            ; 1.440             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]                                                                                                                                              ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                   ; 1.439             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[4]                                                                   ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3] ; 1.439             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[4]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a4~reg1            ; 1.437             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[9]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.433             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]                                                                                                                                              ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]                                                                                   ; 1.433             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[1]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a1~reg1            ; 1.433             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[0]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a0~reg1            ; 1.430             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[10]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a0~reg1            ; 1.426             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[7]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.426             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[2]                                                                   ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3] ; 1.425             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]                                                                              ; 1.423             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[3]                                                                               ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a3~reg1             ; 1.423             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[6]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.423             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3]                                                                   ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_shift_cntr_reg[3] ; 1.422             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[31]                                                                             ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a31~reg1           ; 1.420             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2]                                                                              ; 1.420             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[35]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a35~reg1            ; 1.420             ;
; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]                                                                                                                                          ; jtag_master|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5]                                                                              ; 1.417             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[42]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a42~reg1            ; 1.417             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_data_reg[43]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_delay|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a43~reg1            ; 1.413             ;
; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|mgl_prim3|ram_rom_addr_reg[5]                                                                              ; ETH_TRAFFIC_CTRL_PAIR_CHANNEL[0].eth_traffic_controller|eth_1588_traffic_controller_u0|ram_offset|altera_syncram_component|auto_generated|altsyncram1|altsyncram2|ram_block4a30~reg1           ; 1.410             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


