--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml parkingLotSystem.twx parkingLotSystem.ncd -o
parkingLotSystem.twr parkingLotSystem.pcf -ucf netlist.ucf

Design file:              parkingLotSystem.ncd
Physical constraint file: parkingLotSystem.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
input<0>    |    2.244(R)|   -0.070(R)|clk_BUFGP         |   0.000|
            |    6.492(F)|    0.140(F)|clk_BUFGP         |   0.000|
input<1>    |    3.443(R)|   -1.029(R)|clk_BUFGP         |   0.000|
            |    7.691(F)|   -0.819(F)|clk_BUFGP         |   0.000|
input<2>    |    3.265(R)|   -0.887(R)|clk_BUFGP         |   0.000|
            |    7.513(F)|   -0.677(F)|clk_BUFGP         |   0.000|
input<3>    |    3.527(R)|   -1.096(R)|clk_BUFGP         |   0.000|
            |    7.775(F)|   -0.886(F)|clk_BUFGP         |   0.000|
ready       |    1.292(R)|    0.294(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
counter<0>        |    9.643(F)|clk_BUFGP         |   0.000|
counter<1>        |    9.937(F)|clk_BUFGP         |   0.000|
counter<2>        |    9.296(F)|clk_BUFGP         |   0.000|
counter<3>        |    8.888(F)|clk_BUFGP         |   0.000|
counter<4>        |    8.820(F)|clk_BUFGP         |   0.000|
counter<5>        |   10.412(F)|clk_BUFGP         |   0.000|
counter<6>        |    9.446(F)|clk_BUFGP         |   0.000|
counter<7>        |    9.226(F)|clk_BUFGP         |   0.000|
digit1port<0>     |   15.685(F)|clk_BUFGP         |   0.000|
digit1port<1>     |   15.844(F)|clk_BUFGP         |   0.000|
digit1port<2>     |   15.465(F)|clk_BUFGP         |   0.000|
digit1port<3>     |   16.274(F)|clk_BUFGP         |   0.000|
digit1port<4>     |   15.665(F)|clk_BUFGP         |   0.000|
digit1port<5>     |   15.959(F)|clk_BUFGP         |   0.000|
digit1port<6>     |   16.067(F)|clk_BUFGP         |   0.000|
digit2port<0>     |   18.483(F)|clk_BUFGP         |   0.000|
digit2port<1>     |   18.578(F)|clk_BUFGP         |   0.000|
digit2port<2>     |   18.871(F)|clk_BUFGP         |   0.000|
digit2port<3>     |   19.760(F)|clk_BUFGP         |   0.000|
digit2port<4>     |   19.045(F)|clk_BUFGP         |   0.000|
digit2port<5>     |   18.979(F)|clk_BUFGP         |   0.000|
digit2port<6>     |   18.803(F)|clk_BUFGP         |   0.000|
digit3port<0>     |   15.476(F)|clk_BUFGP         |   0.000|
digit3port<1>     |   16.607(F)|clk_BUFGP         |   0.000|
digit3port<2>     |   16.937(F)|clk_BUFGP         |   0.000|
digit3port<3>     |   17.614(F)|clk_BUFGP         |   0.000|
digit3port<4>     |   16.165(F)|clk_BUFGP         |   0.000|
digit3port<6>     |   17.614(F)|clk_BUFGP         |   0.000|
gate_close        |   10.892(R)|clk_BUFGP         |   0.000|
gate_open         |   11.189(R)|clk_BUFGP         |   0.000|
led_green         |   10.930(R)|clk_BUFGP         |   0.000|
led_red           |    9.324(R)|clk_BUFGP         |   0.000|
sel_single_port<0>|    9.210(R)|clk_BUFGP         |   0.000|
sel_single_port<1>|    8.145(R)|clk_BUFGP         |   0.000|
sel_single_port<2>|    8.806(R)|clk_BUFGP         |   0.000|
sel_single_port<3>|    8.908(R)|clk_BUFGP         |   0.000|
single_port<0>    |    8.698(R)|clk_BUFGP         |   0.000|
single_port<1>    |    9.668(R)|clk_BUFGP         |   0.000|
single_port<2>    |    9.092(R)|clk_BUFGP         |   0.000|
single_port<3>    |    8.717(R)|clk_BUFGP         |   0.000|
single_port<4>    |    8.558(R)|clk_BUFGP         |   0.000|
single_port<5>    |    9.705(R)|clk_BUFGP         |   0.000|
single_port<6>    |   10.022(R)|clk_BUFGP         |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.214|    9.095|    6.745|    6.713|
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 18 13:09:45 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 156 MB



