eodule e(
   logic a,
    output logic b
);
assign b = a;
endmodule
