Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Sep  1 10:27:07 2022
| Host         : LAPTOP-VJ22D1I9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_layer_control_sets_placed.rpt
| Design       : top_layer
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           15 |
| No           | No                    | Yes                    |              56 |           31 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             231 |          116 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+-----------------------------+------------------+----------------+
|  clk_50m_BUFG  | M4/led_state[6]_i_1_n_0            | M4/led_state_reg[5]_0       |                1 |              1 |
|  clk_50m_BUFG  | M4/led_state[4]_i_1_n_0            | M4/led_state_reg[5]_0       |                1 |              1 |
|  clk_50m_BUFG  | M4/led_state[2]_i_1_n_0            | M4/led_state_reg[5]_0       |                1 |              1 |
|  clk_50m_BUFG  | M4/led_state[0]_i_1_n_0            | M4/led_state_reg[5]_0       |                1 |              1 |
|  clk_50m_BUFG  | M4/led_state[1]_i_1_n_0            | M4/led_state_reg[5]_0       |                1 |              1 |
|  clk_50m_BUFG  | M4/led_state[5]_i_1_n_0            | M4/led_state_reg[5]_0       |                1 |              1 |
|  clk_50m_BUFG  | M4/led_state[3]_i_1_n_0            | M4/led_state_reg[5]_0       |                1 |              1 |
|  clk_IBUF_BUFG |                                    | M4/led_state_reg[5]_0       |                1 |              1 |
|  clk_50m_BUFG  | M4/presentprice[3]_i_1_n_0         | M4/zhaoling_reg[0]_0        |                3 |              4 |
|  clk_50m_BUFG  | rstn_IBUF                          | M4/state_reg[1]_0           |                4 |              5 |
|  clk_50m_BUFG  | M4/allprice[9]_i_1_n_0             | M4/zhaoling_reg[0]_0        |                7 |             10 |
|  clk_50m_BUFG  | M4/toubi[9]_i_1_n_0                | M4/state_reg[1]_0           |                9 |             10 |
|  clk_50m_BUFG  | M4/zhaoling[9]_i_1_n_0             | M4/zhaoling_reg[0]_0        |                7 |             10 |
|  clk_50m_BUFG  | M1_zuo/state_doudong_reg_n_0_[0]   | M4/zhaoling_reg[0]_0        |                4 |             10 |
|  clk_50m_BUFG  | M1_zuo/state_doudong_reg_n_0_[0]   | M4/zhaoling_shiwei_reg[3]_0 |                3 |             10 |
|  clk_50m_BUFG  | M2/R_v_cnt[11]_i_1_n_0             | M4/zhaoling_shiwei_reg[3]_0 |                4 |             12 |
|  clk_50m_BUFG  | M2/active_flag                     | M4/zhaoling_shiwei_reg[3]_0 |                5 |             12 |
|  clk_50m_BUFG  |                                    | M4/state_reg[1]_0           |                9 |             15 |
|  clk_50m_BUFG  |                                    | M4/zhaoling_reg[0]_0        |               12 |             16 |
|  clk_50m_BUFG  | M1_shang/state_doudong_reg_n_0_[0] | M4/state_reg[1]_0           |                8 |             20 |
|  clk_50m_BUFG  | M1_sw0/state_doudong_reg_n_0_[0]   | M4/zhaoling_reg[0]_0        |                7 |             20 |
|  clk_50m_BUFG  | M1_sw1/state_doudong_reg_n_0_[0]   | M4/zhaoling_reg[0]_0        |                8 |             20 |
|  clk_50m_BUFG  | M1_xia/state_doudong_reg_n_0_[0]   | M4/state_reg[1]_0           |                8 |             20 |
|  clk_50m_BUFG  | M1_you/state_doudong_reg_n_0_[0]   | M4/state_reg[1]_0           |                7 |             20 |
|  clk_50m_BUFG  | M1_zhong/state_doudong_reg_n_0_[0] | M4/zhaoling_shiwei_reg[3]_0 |                8 |             20 |
|  clk_50m_BUFG  | rstn_IBUF                          | M4/zhaoling_shiwei_reg[3]_0 |               17 |             21 |
|  clk_50m_BUFG  |                                    |                             |               15 |             23 |
|  clk_50m_BUFG  |                                    | M4/zhaoling_shiwei_reg[3]_0 |                9 |             24 |
+----------------+------------------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 4      |                     1 |
| 5      |                     1 |
| 10     |                     5 |
| 12     |                     2 |
| 15     |                     1 |
| 16+    |                    10 |
+--------+-----------------------+


