Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,9600
design__instance__area,55816
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,944
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,120
design__max_cap_violation__count__corner:nom_tt_025C_1v80,262
power__internal__total,0.0002523077419027686
power__switching__total,0.0002311878342879936
power__leakage__total,7.884265329494156E-8
power__total,0.00048357443301938474
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.28585798426347636
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.28603883959930276
timing__hold__ws__corner:nom_tt_025C_1v80,0.3166588192400323
timing__setup__ws__corner:nom_tt_025C_1v80,29.502651823280466
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316659
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2697
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,120
design__max_cap_violation__count__corner:nom_ss_100C_1v60,285
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3001737554593831
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.30034578452191407
timing__hold__ws__corner:nom_ss_100C_1v60,0.8923516622648173
timing__setup__ws__corner:nom_ss_100C_1v60,29.327751723926607
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.892352
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,31.703768
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,308
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,120
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,262
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.27806713274570705
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2782513187507015
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11508588852094863
timing__setup__ws__corner:nom_ff_n40C_1v95,29.576043784532793
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115086
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,3366
design__max_fanout_violation__count,120
design__max_cap_violation__count,339
clock__skew__worst_hold,-0.27406916400981035
clock__skew__worst_setup,0.2741947857485995
timing__hold__ws,0.11218820634472493
timing__setup__ws,29.32217929236381
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112188
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,30.966661
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 508.76 511.36
design__core__bbox,2.76 2.72 506.0 508.64
design__io,45
design__die__area,260160
design__core__area,254599
design__instance__count__stdcell,9600
design__instance__area__stdcell,55816
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.219231
design__instance__utilization__stdcell,0.219231
design__instance__count__class:buffer,5
design__instance__count__class:inverter,47
design__instance__count__class:sequential_cell,162
design__instance__count__class:multi_input_combinational_cell,4087
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,20120
design__instance__count__class:tap_cell,3572
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,566227
design__violations,0
design__instance__count__class:timing_repair_buffer,793
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,15
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,88
antenna__violating__nets,134
antenna__violating__pins,179
route__antenna_violation__count,134
antenna_diodes_count,902
design__instance__count__class:antenna_cell,902
route__net,5130
route__net__special,2
route__drc_errors__iter:1,11014
route__wirelength__iter:1,882975
route__drc_errors__iter:2,6544
route__wirelength__iter:2,877258
route__drc_errors__iter:3,6098
route__wirelength__iter:3,873548
route__drc_errors__iter:4,1620
route__wirelength__iter:4,874106
route__drc_errors__iter:5,216
route__wirelength__iter:5,874264
route__drc_errors__iter:6,28
route__wirelength__iter:6,874184
route__drc_errors__iter:7,8
route__wirelength__iter:7,874173
route__drc_errors__iter:8,0
route__wirelength__iter:8,874214
route__drc_errors,0
route__wirelength,874214
route__vias,74625
route__vias__singlecut,74625
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,2240.9
timing__unannotated_net__count__corner:nom_tt_025C_1v80,42
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,42
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,42
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,623
design__max_fanout_violation__count__corner:min_tt_025C_1v80,120
design__max_cap_violation__count__corner:min_tt_025C_1v80,188
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2808968415153257
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.281019909741086
timing__hold__ws__corner:min_tt_025C_1v80,0.31421788282905705
timing__setup__ws__corner:min_tt_025C_1v80,29.508531564585173
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.314218
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,42
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,2249
design__max_fanout_violation__count__corner:min_ss_100C_1v60,120
design__max_cap_violation__count__corner:min_ss_100C_1v60,200
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.29323985736298264
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2933561532281012
timing__hold__ws__corner:min_ss_100C_1v60,0.8787190113152824
timing__setup__ws__corner:min_ss_100C_1v60,29.337407999978684
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.878719
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,32.500050
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,42
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,152
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,120
design__max_cap_violation__count__corner:min_ff_n40C_1v95,188
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.27406916400981035
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2741947857485995
timing__hold__ws__corner:min_ff_n40C_1v95,0.11218820634472493
timing__setup__ws__corner:min_ff_n40C_1v95,29.580303488354147
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112188
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,42
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,1212
design__max_fanout_violation__count__corner:max_tt_025C_1v80,120
design__max_cap_violation__count__corner:max_tt_025C_1v80,312
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2930734904380374
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.29340650184369194
timing__hold__ws__corner:max_tt_025C_1v80,0.3194321564339813
timing__setup__ws__corner:max_tt_025C_1v80,29.499159505635436
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.319432
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,42
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3366
design__max_fanout_violation__count__corner:max_ss_100C_1v60,120
design__max_cap_violation__count__corner:max_ss_100C_1v60,339
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3098900945787919
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3102090616627877
timing__hold__ws__corner:max_ss_100C_1v60,0.9031275982688958
timing__setup__ws__corner:max_ss_100C_1v60,29.32217929236381
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.903128
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,30.966661
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,42
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,488
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,120
design__max_cap_violation__count__corner:max_ff_n40C_1v95,311
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.28429717718016445
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.28463476825592504
timing__hold__ws__corner:max_ff_n40C_1v95,0.11788959031547987
timing__setup__ws__corner:max_ff_n40C_1v95,29.57336503834322
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117890
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,42
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,42
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000253704
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000273704
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,5.31088E-7
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000273704
design_powergrid__voltage__worst,0.0000273704
design_powergrid__voltage__worst__net:VPWR,1.79997
design_powergrid__drop__worst,0.0000273704
design_powergrid__drop__worst__net:VPWR,0.0000253704
design_powergrid__voltage__worst__net:VGND,0.0000273704
design_powergrid__drop__worst__net:VGND,0.0000273704
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,5.26999999999999994151705061395940532520398846827447414398193359375E-7
ir__drop__worst,0.0000254000000000000007564261716996867335183196701109409332275390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
