<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3771" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3771{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3771{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3771{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3771{left:70px;bottom:1084px;}
#t5_3771{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t6_3771{left:96px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t7_3771{left:70px;bottom:1045px;}
#t8_3771{left:96px;bottom:1048px;letter-spacing:-0.13px;word-spacing:-1.12px;}
#t9_3771{left:96px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#ta_3771{left:70px;bottom:1005px;}
#tb_3771{left:96px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tc_3771{left:96px;bottom:991px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#td_3771{left:70px;bottom:941px;letter-spacing:-0.09px;}
#te_3771{left:156px;bottom:941px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tf_3771{left:70px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_3771{left:70px;bottom:901px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_3771{left:70px;bottom:884px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#ti_3771{left:70px;bottom:857px;}
#tj_3771{left:96px;bottom:861px;letter-spacing:-0.2px;word-spacing:-0.33px;}
#tk_3771{left:70px;bottom:834px;}
#tl_3771{left:96px;bottom:838px;letter-spacing:-0.17px;word-spacing:-0.37px;}
#tm_3771{left:70px;bottom:812px;}
#tn_3771{left:96px;bottom:815px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#to_3771{left:70px;bottom:535px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tp_3771{left:70px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_3771{left:70px;bottom:502px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3771{left:249px;bottom:770px;letter-spacing:0.13px;word-spacing:0.02px;}
#ts_3771{left:344px;bottom:770px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tt_3771{left:265px;bottom:752px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tu_3771{left:76px;bottom:729px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tv_3771{left:195px;bottom:729px;letter-spacing:-0.13px;}
#tw_3771{left:248px;bottom:729px;letter-spacing:-0.13px;}
#tx_3771{left:76px;bottom:705px;letter-spacing:-0.15px;}
#ty_3771{left:195px;bottom:705px;}
#tz_3771{left:248px;bottom:705px;letter-spacing:-0.12px;}
#t10_3771{left:248px;bottom:688px;letter-spacing:-0.12px;}
#t11_3771{left:76px;bottom:664px;letter-spacing:-0.17px;}
#t12_3771{left:195px;bottom:664px;}
#t13_3771{left:248px;bottom:664px;letter-spacing:-0.12px;}
#t14_3771{left:248px;bottom:647px;letter-spacing:-0.11px;}
#t15_3771{left:76px;bottom:622px;letter-spacing:-0.15px;}
#t16_3771{left:195px;bottom:622px;}
#t17_3771{left:248px;bottom:622px;letter-spacing:-0.12px;}
#t18_3771{left:76px;bottom:598px;letter-spacing:-0.12px;}
#t19_3771{left:195px;bottom:598px;letter-spacing:-0.14px;}
#t1a_3771{left:248px;bottom:598px;letter-spacing:-0.12px;}
#t1b_3771{left:76px;bottom:574px;letter-spacing:-0.17px;}
#t1c_3771{left:195px;bottom:574px;letter-spacing:-0.12px;}
#t1d_3771{left:248px;bottom:574px;letter-spacing:-0.11px;}
#t1e_3771{left:237px;bottom:433px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1f_3771{left:332px;bottom:433px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t1g_3771{left:270px;bottom:415px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t1h_3771{left:529px;bottom:415px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1i_3771{left:76px;bottom:392px;letter-spacing:-0.15px;}
#t1j_3771{left:157px;bottom:392px;letter-spacing:-0.17px;word-spacing:0.08px;}
#t1k_3771{left:379px;bottom:392px;letter-spacing:-0.12px;}
#t1l_3771{left:446px;bottom:392px;letter-spacing:-0.12px;}
#t1m_3771{left:76px;bottom:367px;letter-spacing:-0.16px;}
#t1n_3771{left:157px;bottom:367px;letter-spacing:-0.15px;}
#t1o_3771{left:380px;bottom:367px;letter-spacing:-0.12px;}
#t1p_3771{left:446px;bottom:367px;letter-spacing:-0.11px;}
#t1q_3771{left:76px;bottom:343px;letter-spacing:-0.11px;}
#t1r_3771{left:76px;bottom:326px;letter-spacing:-0.1px;}
#t1s_3771{left:157px;bottom:343px;letter-spacing:-0.15px;}
#t1t_3771{left:380px;bottom:343px;letter-spacing:-0.12px;}
#t1u_3771{left:446px;bottom:343px;letter-spacing:-0.11px;}
#t1v_3771{left:157px;bottom:318px;letter-spacing:-0.14px;}
#t1w_3771{left:380px;bottom:318px;letter-spacing:-0.12px;}
#t1x_3771{left:446px;bottom:318px;letter-spacing:-0.11px;}
#t1y_3771{left:157px;bottom:294px;letter-spacing:-0.15px;}
#t1z_3771{left:379px;bottom:294px;letter-spacing:-0.12px;}
#t20_3771{left:446px;bottom:294px;letter-spacing:-0.11px;}
#t21_3771{left:157px;bottom:270px;letter-spacing:-0.15px;}
#t22_3771{left:379px;bottom:270px;letter-spacing:-0.12px;}
#t23_3771{left:446px;bottom:270px;letter-spacing:-0.12px;}
#t24_3771{left:157px;bottom:245px;letter-spacing:-0.13px;}
#t25_3771{left:380px;bottom:245px;letter-spacing:-0.12px;}
#t26_3771{left:446px;bottom:245px;letter-spacing:-0.14px;}
#t27_3771{left:157px;bottom:221px;letter-spacing:-0.14px;}
#t28_3771{left:379px;bottom:221px;letter-spacing:-0.17px;}
#t29_3771{left:446px;bottom:221px;letter-spacing:-0.11px;}
#t2a_3771{left:157px;bottom:196px;letter-spacing:-0.15px;}
#t2b_3771{left:379px;bottom:196px;letter-spacing:-0.13px;}
#t2c_3771{left:446px;bottom:196px;letter-spacing:-0.13px;}
#t2d_3771{left:157px;bottom:172px;letter-spacing:-0.17px;}
#t2e_3771{left:380px;bottom:172px;letter-spacing:-0.16px;}
#t2f_3771{left:446px;bottom:172px;letter-spacing:-0.13px;}
#t2g_3771{left:157px;bottom:147px;letter-spacing:-0.15px;}
#t2h_3771{left:379px;bottom:147px;letter-spacing:-0.13px;}
#t2i_3771{left:446px;bottom:147px;letter-spacing:-0.13px;}
#t2j_3771{left:157px;bottom:123px;letter-spacing:-0.13px;}
#t2k_3771{left:380px;bottom:123px;letter-spacing:-0.12px;}
#t2l_3771{left:446px;bottom:123px;letter-spacing:-0.11px;}

.s1_3771{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3771{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3771{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3771{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3771{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3771{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3771{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3771{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3771" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3771Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3771" style="-webkit-user-select: none;"><object width="935" height="1210" data="3771/3771.svg" type="image/svg+xml" id="pdf3771" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3771" class="t s1_3771">Vol. 3B </span><span id="t2_3771" class="t s1_3771">20-63 </span>
<span id="t3_3771" class="t s2_3771">PERFORMANCE MONITORING </span>
<span id="t4_3771" class="t s3_3771">• </span><span id="t5_3771" class="t s4_3771">If a multi-uop instruction exceeds the allocation width of one cycle, the bubbles associated with these uops will </span>
<span id="t6_3771" class="t s4_3771">be counted once per that instruction. </span>
<span id="t7_3771" class="t s3_3771">• </span><span id="t8_3771" class="t s4_3771">If 2 instructions are fused (macro-fusion), and either of them or both cause front-end misses, it will be counted </span>
<span id="t9_3771" class="t s4_3771">once for the fused instruction. </span>
<span id="ta_3771" class="t s3_3771">• </span><span id="tb_3771" class="t s4_3771">If a front-end (miss) event occurs outside instruction boundary (e.g., due to processor handling of architectural </span>
<span id="tc_3771" class="t s4_3771">event), it may be reported for the next instruction to retire. </span>
<span id="td_3771" class="t s5_3771">20.3.8.3 </span><span id="te_3771" class="t s5_3771">Off-core Response Performance Monitoring </span>
<span id="tf_3771" class="t s4_3771">The core PMU facility to collect off-core response events are similar to those described in Section 20.3.4.5. Each </span>
<span id="tg_3771" class="t s4_3771">event code for off-core response monitoring requires programming an associated configuration MSR, MSR_OFF- </span>
<span id="th_3771" class="t s4_3771">CORE_RSP_x. Software must program MSR_OFFCORE_RSP_x according to: </span>
<span id="ti_3771" class="t s3_3771">• </span><span id="tj_3771" class="t s4_3771">Transaction request type encoding (bits 15:0): see Table 20-40. </span>
<span id="tk_3771" class="t s3_3771">• </span><span id="tl_3771" class="t s4_3771">Supplier information (bits 29:16): see Table 20-41. </span>
<span id="tm_3771" class="t s3_3771">• </span><span id="tn_3771" class="t s4_3771">Snoop response information (bits 37:30): see Table 20-42. </span>
<span id="to_3771" class="t s4_3771">Table 20-41 lists the supplier information field that applies to 6th generation, 7th generation and 8th generation </span>
<span id="tp_3771" class="t s4_3771">Intel Core processors. (6th generation Intel Core processor CPUID signatures: 06_4EH and 06_5EH; 7th genera- </span>
<span id="tq_3771" class="t s4_3771">tion and 8th generation Intel Core processor CPUID signatures: 06_8EH and 06_9EH). </span>
<span id="tr_3771" class="t s6_3771">Table 20-40. </span><span id="ts_3771" class="t s6_3771">MSR_OFFCORE_RSP_x Request_Type Definition </span>
<span id="tt_3771" class="t s6_3771">(Skylake, Kaby Lake, and Coffee Lake Microarchitectures) </span>
<span id="tu_3771" class="t s7_3771">Bit Name </span><span id="tv_3771" class="t s7_3771">Offset </span><span id="tw_3771" class="t s7_3771">Description </span>
<span id="tx_3771" class="t s8_3771">DMND_DATA_RD </span><span id="ty_3771" class="t s8_3771">0 </span><span id="tz_3771" class="t s8_3771">Counts the number of demand data reads and page table entry cacheline reads. Does not count hw or </span>
<span id="t10_3771" class="t s8_3771">sw prefetches. </span>
<span id="t11_3771" class="t s8_3771">DMND_RFO </span><span id="t12_3771" class="t s8_3771">1 </span><span id="t13_3771" class="t s8_3771">Counts the number of demand reads for ownership (RFO) requests generated by a write to data </span>
<span id="t14_3771" class="t s8_3771">cacheline. Does not count L2 RFO prefetches. </span>
<span id="t15_3771" class="t s8_3771">DMND_IFETCH </span><span id="t16_3771" class="t s8_3771">2 </span><span id="t17_3771" class="t s8_3771">Counts the number of demand instruction cacheline reads and L1 instruction cacheline prefetches. </span>
<span id="t18_3771" class="t s8_3771">Reserved </span><span id="t19_3771" class="t s8_3771">14:3 </span><span id="t1a_3771" class="t s8_3771">Reserved </span>
<span id="t1b_3771" class="t s8_3771">OTHER </span><span id="t1c_3771" class="t s8_3771">15 </span><span id="t1d_3771" class="t s8_3771">Counts miscellaneous requests, such as I/O and uncacheable accesses. </span>
<span id="t1e_3771" class="t s6_3771">Table 20-41. </span><span id="t1f_3771" class="t s6_3771">MSR_OFFCORE_RSP_x Supplier Info Field Definition </span>
<span id="t1g_3771" class="t s6_3771">(CPUID Signatures: 06_4EH, 06_5EH, </span><span id="t1h_3771" class="t s6_3771">06_8EH, 06_9EH) </span>
<span id="t1i_3771" class="t s7_3771">Subtype </span><span id="t1j_3771" class="t s7_3771">Bit Name </span><span id="t1k_3771" class="t s7_3771">Offset </span><span id="t1l_3771" class="t s7_3771">Description </span>
<span id="t1m_3771" class="t s8_3771">Common </span><span id="t1n_3771" class="t s8_3771">Any </span><span id="t1o_3771" class="t s8_3771">16 </span><span id="t1p_3771" class="t s8_3771">Catch all value for any response types. </span>
<span id="t1q_3771" class="t s8_3771">Supplier </span>
<span id="t1r_3771" class="t s8_3771">Info </span>
<span id="t1s_3771" class="t s8_3771">NO_SUPP </span><span id="t1t_3771" class="t s8_3771">17 </span><span id="t1u_3771" class="t s8_3771">No Supplier Information available. </span>
<span id="t1v_3771" class="t s8_3771">L3_HITM </span><span id="t1w_3771" class="t s8_3771">18 </span><span id="t1x_3771" class="t s8_3771">M-state initial lookup stat in L3. </span>
<span id="t1y_3771" class="t s8_3771">L3_HITE </span><span id="t1z_3771" class="t s8_3771">19 </span><span id="t20_3771" class="t s8_3771">E-state </span>
<span id="t21_3771" class="t s8_3771">L3_HITS </span><span id="t22_3771" class="t s8_3771">20 </span><span id="t23_3771" class="t s8_3771">S-state </span>
<span id="t24_3771" class="t s8_3771">Reserved </span><span id="t25_3771" class="t s8_3771">21 </span><span id="t26_3771" class="t s8_3771">Reserved </span>
<span id="t27_3771" class="t s8_3771">L4_HIT </span><span id="t28_3771" class="t s8_3771">22 </span><span id="t29_3771" class="t s8_3771">L4 Cache (if L4 is present in the processor). </span>
<span id="t2a_3771" class="t s8_3771">Reserved </span><span id="t2b_3771" class="t s8_3771">25:23 </span><span id="t2c_3771" class="t s8_3771">Reserved </span>
<span id="t2d_3771" class="t s8_3771">DRAM </span><span id="t2e_3771" class="t s8_3771">26 </span><span id="t2f_3771" class="t s8_3771">Local Node </span>
<span id="t2g_3771" class="t s8_3771">Reserved </span><span id="t2h_3771" class="t s8_3771">29:27 </span><span id="t2i_3771" class="t s8_3771">Reserved </span>
<span id="t2j_3771" class="t s8_3771">SPL_HIT </span><span id="t2k_3771" class="t s8_3771">30 </span><span id="t2l_3771" class="t s8_3771">L4 cache super line hit (if L4 is present in the processor). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
