{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757965144905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757965144912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 15 13:39:04 2025 " "Processing started: Mon Sep 15 13:39:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757965144912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757965144912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757965144912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757965145650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757965145651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegMux " "Found entity 1: RegMux" {  } { { "Mux.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757965152296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757965152296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "regfile.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/regfile.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757965152320 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegBank " "Found entity 2: RegBank" {  } { { "regfile.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/regfile.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757965152320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757965152320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_hex " "Found entity 1: seven_seg_hex" {  } { { "seven_seg_hex.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/seven_seg_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757965152347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757965152347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 cpu.v(11) " "Verilog HDL Declaration information at cpu.v(11): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "cpu.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/cpu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1757965152364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 cpu.v(11) " "Verilog HDL Declaration information at cpu.v(11): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "cpu.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/cpu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1757965152364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757965152365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757965152365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757965152392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757965152392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757965152426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757965152426 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" FSM_test2.v(20) " "Verilog HDL syntax error at FSM_test2.v(20) near text: \",\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757965152450 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S1 FSM_test2.v(24) " "Verilog HDL Declaration error at FSM_test2.v(24): identifier \"S1\" is already declared in the present scope" {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"y\" FSM_test2.v(24) " "Verilog HDL syntax error at FSM_test2.v(24) near text: \"y\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S2 FSM_test2.v(25) " "Verilog HDL Declaration error at FSM_test2.v(25): identifier \"S2\" is already declared in the present scope" {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"y\" FSM_test2.v(25) " "Verilog HDL syntax error at FSM_test2.v(25) near text: \"y\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S3 FSM_test2.v(26) " "Verilog HDL Declaration error at FSM_test2.v(26): identifier \"S3\" is already declared in the present scope" {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"y\" FSM_test2.v(26) " "Verilog HDL syntax error at FSM_test2.v(26) near text: \"y\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S4 FSM_test2.v(27) " "Verilog HDL Declaration error at FSM_test2.v(27): identifier \"S4\" is already declared in the present scope" {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 27 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"y\" FSM_test2.v(27) " "Verilog HDL syntax error at FSM_test2.v(27) near text: \"y\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S5 FSM_test2.v(28) " "Verilog HDL Declaration error at FSM_test2.v(28): identifier \"S5\" is already declared in the present scope" {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 28 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"y\" FSM_test2.v(28) " "Verilog HDL syntax error at FSM_test2.v(28) near text: \"y\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S6 FSM_test2.v(29) " "Verilog HDL Declaration error at FSM_test2.v(29): identifier \"S6\" is already declared in the present scope" {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 29 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"y\" FSM_test2.v(29) " "Verilog HDL syntax error at FSM_test2.v(29) near text: \"y\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S7 FSM_test2.v(30) " "Verilog HDL Declaration error at FSM_test2.v(30): identifier \"S7\" is already declared in the present scope" {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 30 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"y\" FSM_test2.v(30) " "Verilog HDL syntax error at FSM_test2.v(30) near text: \"y\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  FSM_test2.v(33) " "Verilog HDL syntax error at FSM_test2.v(33) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  FSM_test2.v(71) " "Verilog HDL syntax error at FSM_test2.v(71) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  FSM_test2.v(73) " "Verilog HDL syntax error at FSM_test2.v(73) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"module\";  expecting \"endcase\" FSM_test2.v(73) " "Verilog HDL syntax error at FSM_test2.v(73) near text: \"module\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM_test2.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/FSM_test2.v" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1757965152451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_test2.v 0 0 " "Found 0 design units, including 0 entities, in source file FSM_test2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757965152453 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "twoInputMuxv.v(9) " "Verilog HDL information at twoInputMuxv.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "twoInputMuxv.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/twoInputMuxv.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1757965152475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoInputMuxv.v 1 1 " "Found 1 design units, including 1 entities, in source file twoInputMuxv.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "twoInputMuxv.v" "" { Text "/home/u1456456/Desktop/GFlipFlops/CPU/twoInputMuxv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757965152477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757965152477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/u1456456/Desktop/GFlipFlops/CPU/output_files/cpu.map.smsg " "Generated suppressed messages file /home/u1456456/Desktop/GFlipFlops/CPU/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757965152551 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757965153114 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 15 13:39:13 2025 " "Processing ended: Mon Sep 15 13:39:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757965153114 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757965153114 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757965153114 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757965153114 ""}
