#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct  2 17:09:56 2020
# Process ID: 55396
# Current directory: D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.runs/synth_1
# Command line: vivado.exe -log RS232top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RS232top.tcl
# Log file: D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.runs/synth_1/RS232top.vds
# Journal file: D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RS232top.tcl -notrace
Command: synth_design -top RS232top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 55724
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RS232top' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232top.vhd:26]
INFO: [Synth 8-3491] module 'Clk_Gen' declared at 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.runs/synth_1/.Xil/Vivado-55396-DESKTOP-U9SF4CB/realtime/Clk_Gen_stub.vhdl:5' bound to instance 'Clock_generator' of component 'Clk_Gen' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Clk_Gen' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.runs/synth_1/.Xil/Vivado-55396-DESKTOP-U9SF4CB/realtime/Clk_Gen_stub.vhdl:15]
INFO: [Synth 8-3491] module 'RS232_TX' declared at 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_TX.vhd:35' bound to instance 'Transmitter' of component 'RS232_TX' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'RS232_TX' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_TX.vhd:46]
INFO: [Synth 8-226] default block is never used [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_TX.vhd:95]
INFO: [Synth 8-226] default block is never used [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_TX.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'RS232_TX' (1#1) [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_TX.vhd:46]
INFO: [Synth 8-3491] module 'RS232_RX' declared at 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_RX.vhd:35' bound to instance 'Receiver' of component 'RS232_RX' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'RS232_RX' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_RX.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'RS232_RX' (2#1) [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232_RX.vhd:44]
INFO: [Synth 8-3491] module 'ShiftRegister' declared at 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/ShiftRegister.vhd:34' bound to instance 'Shift' of component 'ShiftRegister' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'ShiftRegister' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/ShiftRegister.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegister' (3#1) [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/ShiftRegister.vhd:42]
INFO: [Synth 8-3491] module 'fifo' declared at 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.runs/synth_1/.Xil/Vivado-55396-DESKTOP-U9SF4CB/realtime/fifo_stub.vhdl:5' bound to instance 'Internal_memory' of component 'fifo' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'fifo' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.runs/synth_1/.Xil/Vivado-55396-DESKTOP-U9SF4CB/realtime/fifo_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'RS232top' (4#1) [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/src/RS232top.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.000 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen/Clk_Gen_in_context.xdc] for cell 'Clock_generator'
WARNING: [Vivado 12-584] No ports matched ''. [d:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen/Clk_Gen_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [d:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen/Clk_Gen_in_context.xdc:4]
Finished Parsing XDC File [d:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen/Clk_Gen_in_context.xdc] for cell 'Clock_generator'
Parsing XDC File [d:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.srcs/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'Internal_memory'
Finished Parsing XDC File [d:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.srcs/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'Internal_memory'
Parsing XDC File [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/constrains/RS232top.xdc]
Finished Parsing XDC File [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/constrains/RS232top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/constrains/RS232top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RS232top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RS232top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1065.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1065.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1065.094 ; gain = 41.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1065.094 ; gain = 41.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  d:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen/Clk_Gen_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  d:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen/Clk_Gen_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for Clock_generator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Internal_memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1065.094 ; gain = 41.094
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'RS232_TX'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'RS232_RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               start_bit |                               01 |                               01
               send_data |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'RS232_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               start_bit |                               01 |                               01
                 rvcdata |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'RS232_RX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1065.094 ; gain = 41.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1065.094 ; gain = 41.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1065.094 ; gain = 41.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1065.094 ; gain = 41.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1065.094 ; gain = 41.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1071.133 ; gain = 47.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1071.133 ; gain = 47.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1071.133 ; gain = 47.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1071.133 ; gain = 47.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1071.133 ; gain = 47.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1071.133 ; gain = 47.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Clk_Gen       |         1|
|2     |fifo          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |Clk_Gen_bbox |     1|
|2     |fifo_bbox    |     1|
|3     |LUT1         |     1|
|4     |LUT2         |     5|
|5     |LUT3         |    16|
|6     |LUT4         |     9|
|7     |LUT5         |    16|
|8     |LUT6         |    15|
|9     |FDCE         |    47|
|10    |FDPE         |     3|
|11    |FDRE         |     9|
|12    |IBUF         |    12|
|13    |OBUF         |    13|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1071.133 ; gain = 47.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1071.133 ; gain = 6.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1071.133 ; gain = 47.133
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1082.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1087.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1087.004 ; gain = 63.004
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/RS232/RS232.runs/synth_1/RS232top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RS232top_utilization_synth.rpt -pb RS232top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  2 17:10:47 2020...
