{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429294624612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429294624613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 13:17:03 2015 " "Processing started: Fri Apr 17 13:17:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429294624613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429294624613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7_a -c lab7_a " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_a -c lab7_a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429294624613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1429294625250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_a.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_a " "Found entity 1: lab7_a" {  } { { "lab7_a.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/lab7_a.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429294625366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429294625366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_a " "Elaborating entity \"lab7_a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429294625430 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.data_a 0 lab7_a.v(15) " "Net \"sin_table.data_a\" at lab7_a.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "lab7_a.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/lab7_a.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1429294625441 "|lab7_a"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.waddr_a 0 lab7_a.v(15) " "Net \"sin_table.waddr_a\" at lab7_a.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "lab7_a.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/lab7_a.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1429294625441 "|lab7_a"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DtoA_convert.ge\[0\] 0 lab7_a.v(113) " "Net \"DtoA_convert.ge\[0\]\" at lab7_a.v(113) has no driver or initial value, using a default initial value '0'" {  } { { "lab7_a.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/lab7_a.v" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1429294625441 "|lab7_a"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.we_a 0 lab7_a.v(15) " "Net \"sin_table.we_a\" at lab7_a.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "lab7_a.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/lab7_a.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1429294625441 "|lab7_a"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sin_table_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sin_table_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429294626233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429294626233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429294626233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Parameter NUMWORDS_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429294626233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429294626233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429294626233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429294626233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429294626233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429294626233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab7_a.ram0_lab7_a_dacb0643.hdl.mif " "Parameter INIT_FILE set to db/lab7_a.ram0_lab7_a_dacb0643.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429294626233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1429294626233 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1429294626233 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "lab7_a.v" "Mult0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/lab7_a.v" 133 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429294626241 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "lab7_a.v" "Div0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/lab7_a.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429294626241 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1429294626241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sin_table_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sin_table_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429294627313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sin_table_rtl_0 " "Instantiated megafunction \"altsyncram:sin_table_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab7_a.ram0_lab7_a_dacb0643.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab7_a.ram0_lab7_a_dacb0643.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627324 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429294627324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dc71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dc71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dc71 " "Found entity 1: altsyncram_dc71" {  } { { "db/altsyncram_dc71.tdf" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/db/altsyncram_dc71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429294627469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429294627469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lab7_a.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/lab7_a.v" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429294627764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294627765 ""}  } { { "lab7_a.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/lab7_a.v" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429294627765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429294627897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429294627897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "lab7_a.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/lab7_a.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429294628377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294628377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294628377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294628377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429294628377 ""}  } { { "lab7_a.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/lab7_a.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429294628377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckm " "Found entity 1: lpm_divide_ckm" {  } { { "db/lpm_divide_ckm.tdf" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/db/lpm_divide_ckm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429294628522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429294628522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429294628554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429294628554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/db/alt_u_div_s9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429294628618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429294628618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429294629226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429294629226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429294629315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429294629315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1429294636162 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"lpm_divide:Div0\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_2_result_int\[0\]~6" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/db/alt_u_div_s9f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429294636858 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div0\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/db/alt_u_div_s9f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429294636858 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"lpm_divide:Div0\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/db/alt_u_div_s9f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429294636858 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div0\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/db/alt_u_div_s9f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429294636858 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_13_result_int\[0\]~26 " "Logic cell \"lpm_divide:Div0\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_13_result_int\[0\]~26\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_13_result_int\[0\]~26" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab07/lab7_tempate/db/alt_u_div_s9f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429294636858 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1429294636858 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429294637467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429294637467 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "581 " "Implemented 581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429294637622 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429294637622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "541 " "Implemented 541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429294637622 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1429294637622 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1429294637622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429294637622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429294637658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 13:17:17 2015 " "Processing ended: Fri Apr 17 13:17:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429294637658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429294637658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429294637658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429294637658 ""}
