INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kenil/project_30/project_30.srcs/sources_1/new/PWM_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kenil/project_30/project_30.srcs/sources_1/new/Uart8Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart8Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kenil/project_30/project_30.srcs/sources_1/new/Uart8Receiver_PWM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart8Receiver_PWM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kenil/project_30/project_30.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
