void F_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nF_2 ( V_2 , V_4 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_5 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_6 , V_3 , 0xffff ) ;\r\nF_2 ( V_2 , V_7 , V_3 , 0xffff ) ;\r\nF_2 ( V_2 , V_8 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_9 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_10 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_11 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_12 , V_3 , 0x10 ) ;\r\nF_2 ( V_2 , V_13 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_14 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_15 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_16 , V_3 , 0x32100000 ) ;\r\nF_2 ( V_2 , V_17 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_18 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_19 , V_3 , 0xffff ) ;\r\nF_2 ( V_2 , V_20 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_21 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_22 , V_3 , 24 ) ;\r\nF_2 ( V_2 , V_23 , V_3 , 24 ) ;\r\nF_2 ( V_2 , V_24 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_25 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_26 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_27 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_28 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_29 , V_3 , 0 ) ;\r\nif ( V_2 -> V_30 ) {\r\nF_2 ( V_2 , 0x4c , V_3 , 0 ) ;\r\nF_2 ( V_2 , 0x4d , V_3 , 0 ) ;\r\nF_2 ( V_2 , 0x4e , V_3 , 0 ) ;\r\nF_2 ( V_2 , 0x4f , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_31 , V_3 , 0x03020100 ) ;\r\nF_2 ( V_2 , V_32 , V_3 , 0x3f3f3f3f ) ;\r\nF_2 ( V_2 , V_33 , V_3 , 0 ) ;\r\n}\r\n}\r\nstatic int F_3 ( struct V_1 * V_2 , int V_34 , int V_35 )\r\n{\r\nunsigned int V_36 ;\r\nint V_3 ;\r\nT_1 V_37 ;\r\nF_4 ( V_38 | V_39 |\r\nV_40 , V_2 -> V_41 + V_42 ) ;\r\nF_2 ( V_2 , V_43 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_45 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_46 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_47 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_48 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_49 , 0 , 0 ) ;\r\nF_4 ( 0 , V_2 -> V_41 + V_50 ) ;\r\nF_2 ( V_2 , V_51 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_52 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_53 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_54 , 0 , 0 ) ;\r\nif ( V_2 -> V_30 ) {\r\nF_2 ( V_2 , V_55 , 0 , V_56 ) ;\r\nF_2 ( V_2 , V_57 , 0 , V_58 |\r\nV_59 ) ;\r\n}\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ )\r\nF_1 ( V_2 , V_3 ) ;\r\nF_2 ( V_2 , V_61 , 0 , V_2 -> V_62 [ 0 ] ) ;\r\nF_2 ( V_2 , V_63 , 0 , V_2 -> V_62 [ 1 ] ) ;\r\nF_2 ( V_2 , V_64 , 0 , V_2 -> V_62 [ 2 ] ) ;\r\nif ( V_2 -> V_65 -> V_66 ) {\r\nV_37 = F_5 ( V_2 , V_67 , 0 ) ;\r\nV_37 &= 0xfffff1ff ;\r\nV_37 |= ( 0x2 << 9 ) ;\r\nF_2 ( V_2 , V_67 , 0 , V_37 ) ;\r\nF_6 ( V_2 , V_68 , 0 , 0x14 ) ;\r\nF_6 ( V_2 , V_69 , 0 , 0xFFFFFFFF ) ;\r\nF_4 ( 0x0201 , V_2 -> V_41 + V_70 ) ;\r\nF_6 ( V_2 , V_71 , 0 , 0x78e4 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_72 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 , L_1 ) ;\r\nV_37 = F_5 ( V_2 , V_67 , 0 ) ;\r\nV_37 &= 0xfffff1ff ;\r\nV_37 |= ( 0x2 << 9 ) ;\r\nF_2 ( V_2 , V_67 , 0 , V_37 ) ;\r\nF_4 ( 0x600000 , V_2 -> V_41 + 0x20 ) ;\r\nF_4 ( 0x14 , V_2 -> V_41 + 0x24 ) ;\r\nF_4 ( 0x7b0000 , V_2 -> V_41 + 0x20 ) ;\r\nF_4 ( 0xFF000000 , V_2 -> V_41 + 0x24 ) ;\r\nF_4 ( 0x7a0000 , V_2 -> V_41 + 0x20 ) ;\r\nF_4 ( 0xFF000000 , V_2 -> V_41 + 0x24 ) ;\r\nV_37 = F_8 ( V_2 -> V_41 + V_75 ) & ~ 0x8 ;\r\nF_4 ( V_37 , V_2 -> V_41 + V_75 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_76 ) {\r\nint V_77 , V_78 ;\r\nV_77 = F_9 ( V_79 ) ;\r\nfor ( V_78 = 0 ; V_78 < V_77 ; V_78 ++ )\r\nF_10 ( V_2 , V_79 [ V_78 ] ) ;\r\nF_6 ( V_2 , 0x60 , 0 , 0x10 ) ;\r\nF_4 ( 0x76 , V_2 -> V_41 + V_75 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_80 ) {\r\nint V_77 , V_78 ;\r\nF_6 ( V_2 , V_81 , 0 , 0x2020205f ) ;\r\nV_37 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_37 | 0x4 , V_2 -> V_41 + V_75 ) ;\r\nV_37 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nV_77 = F_9 ( V_82 ) ;\r\nfor ( V_78 = 0 ; V_78 < V_77 ; V_78 ++ )\r\nF_11 ( V_2 , V_82 [ V_78 ] [ 0 ] , V_82 [ V_78 ] [ 1 ] ) ;\r\nfor ( V_78 = 0 ; V_78 < 4 ; V_78 ++ ) {\r\nV_2 -> V_83 [ V_78 ] [ 0 ] = 0xcf ;\r\nV_2 -> V_83 [ V_78 ] [ 1 ] = 0xcf ;\r\n}\r\n}\r\nF_2 ( V_2 , V_84 , 0 , V_2 -> V_85 . V_86 ) ;\r\nF_2 ( V_2 , V_87 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_88 , 0 , 4 ) ;\r\nV_36 = ( V_2 -> V_36 . V_86 << V_2 -> V_89 ) | ( V_2 -> V_89 ? V_90 : V_91 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ ) {\r\nF_2 ( V_2 , V_92 , V_3 , V_36 ) ;\r\nF_2 ( V_2 , V_93 , V_3 , V_36 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_94 ) {\r\nF_4 ( V_95 |\r\nV_96 |\r\nV_97 , V_2 -> V_41 + V_42 ) ;\r\n} else if ( V_2 -> V_30 ) {\r\nif ( V_2 -> V_98 == 4 )\r\nF_4 ( V_97 |\r\nV_99 |\r\nV_100 |\r\nV_101 | V_102 , V_2 -> V_41 + V_42 ) ;\r\nelse\r\nF_4 ( V_101 | V_102 , V_2 -> V_41 + V_42 ) ;\r\n} else if ( V_2 -> V_103 == 0x20 ||\r\nV_2 -> V_103 == 0xc400 ||\r\n( V_2 -> V_103 == 0x21 && V_2 -> V_98 < 6 ) )\r\nF_4 ( V_39 | V_101 , V_2 -> V_41 + V_42 ) ;\r\nelse\r\nF_4 ( V_39 | V_101 | V_102 , V_2 -> V_41 + V_42 ) ;\r\nif ( V_34 ) {\r\nif ( V_2 -> V_65 -> V_94 ) {\r\n;\r\n} else if ( V_2 -> V_65 -> V_80 ) {\r\n;\r\n} else if ( V_2 -> V_30 ) {\r\nunsigned int V_104 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_104 | V_105 , V_2 -> V_41 + V_75 ) ;\r\nF_12 ( 500 ) ;\r\nF_4 ( V_104 | V_106 | V_105 , V_2 -> V_41 + V_75 ) ;\r\nF_12 ( 100 ) ;\r\nF_4 ( V_104 , V_2 -> V_41 + V_75 ) ;\r\n} else {\r\nunsigned int V_104 = F_8 ( V_2 -> V_41 + V_42 ) ;\r\nF_4 ( V_104 | V_107 , V_2 -> V_41 + V_42 ) ;\r\nF_12 ( 500 ) ;\r\nF_4 ( V_104 | V_108 | V_107 , V_2 -> V_41 + V_42 ) ;\r\nF_12 ( 100 ) ;\r\nF_4 ( V_104 , V_2 -> V_41 + V_42 ) ;\r\n}\r\n}\r\nif ( V_2 -> V_65 -> V_94 ) {\r\n;\r\n} else if ( V_2 -> V_65 -> V_80 ) {\r\n;\r\n} else if ( V_2 -> V_30 ) {\r\nunsigned int V_104 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_104 | V_109 , V_2 -> V_41 + V_75 ) ;\r\n}\r\nif ( V_2 -> V_89 == 0 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_42 ) | V_110 , V_2 -> V_41 + V_42 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( struct V_1 * V_2 )\r\n{\r\nF_4 ( F_8 ( V_2 -> V_41 + V_42 ) | V_97 , V_2 -> V_41 + V_42 ) ;\r\nif ( V_2 -> V_65 -> V_94 ) {\r\n;\r\n} else if ( V_2 -> V_65 -> V_80 ) {\r\n;\r\n} else if ( V_2 -> V_30 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_75 ) & ~ 0x44 , V_2 -> V_41 + V_75 ) ;\r\nif ( V_2 -> V_65 -> V_66 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_75 ) | 0x0040 , V_2 -> V_41 + V_75 ) ;\r\n} else if ( V_2 -> V_65 -> V_72 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_75 ) | 0x0060 , V_2 -> V_41 + V_75 ) ;\r\n} else {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_75 ) | 0x0080 , V_2 -> V_41 + V_75 ) ;\r\n}\r\n}\r\n#if 0\r\n{\r\nunsigned int tmp;\r\nemu->tos_link = 0;\r\ntmp = inl(emu->port + HCFG);\r\nif (tmp & (HCFG_GPINPUT0 | HCFG_GPINPUT1)) {\r\noutl(tmp|0x800, emu->port + HCFG);\r\nudelay(50);\r\nif (tmp != (inl(emu->port + HCFG) & ~0x800)) {\r\nemu->tos_link = 1;\r\noutl(tmp, emu->port + HCFG);\r\n}\r\n}\r\n}\r\n#endif\r\nF_14 ( V_2 , V_111 ) ;\r\n}\r\nint F_15 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nF_4 ( 0 , V_2 -> V_41 + V_50 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ )\r\nF_2 ( V_2 , V_4 , V_3 , 0 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ ) {\r\nF_2 ( V_2 , V_6 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_7 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_8 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_9 , V_3 , 0 ) ;\r\n}\r\nF_2 ( V_2 , V_43 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_45 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_46 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_47 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_112 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_48 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_49 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_88 , 0 , V_113 ) ;\r\nF_2 ( V_2 , V_87 , 0 , 0 ) ;\r\nif ( V_2 -> V_30 )\r\nF_2 ( V_2 , V_114 , 0 , V_115 ) ;\r\nelse\r\nF_2 ( V_2 , V_116 , 0 , V_117 ) ;\r\nF_2 ( V_2 , V_51 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_52 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_53 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_54 , 0 , 0 ) ;\r\nF_4 ( V_38 | V_39 | V_40 , V_2 -> V_41 + V_42 ) ;\r\nF_2 ( V_2 , V_84 , 0 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_16 ( struct V_1 * V_2 , unsigned int V_118 )\r\n{\r\nunsigned short V_119 ;\r\nunsigned int V_120 ;\r\nunsigned long V_121 ;\r\nunsigned int V_122 ;\r\nV_121 = V_2 -> V_41 + V_42 ;\r\nV_122 = F_8 ( V_121 ) & ~ ( V_123 | V_124 | V_125 ) ;\r\nF_4 ( V_122 , V_121 ) ;\r\nfor ( V_119 = 0 ; V_119 < V_126 ; V_119 ++ ) {\r\nV_120 = ( ( V_118 & 0x1 ) ? V_125 : 0 ) ;\r\nV_118 >>= 1 ;\r\nF_4 ( V_122 | V_120 , V_121 ) ;\r\nF_4 ( V_122 | V_120 | V_124 , V_121 ) ;\r\nF_4 ( V_122 | V_120 , V_121 ) ;\r\n}\r\nF_4 ( V_122 | V_123 , V_121 ) ;\r\nF_4 ( V_122 , V_121 ) ;\r\n}\r\nstatic void F_17 ( struct V_1 * V_2 ,\r\nunsigned short V_127 )\r\n{\r\nunsigned int V_128 ;\r\nF_16 ( V_2 , V_2 -> V_129 & ~ V_130 ) ;\r\nF_16 ( V_2 , V_2 -> V_129 & ~ V_130 ) ;\r\nfor ( V_128 = ( 1 << 15 ) ; V_128 ; V_128 >>= 1 ) {\r\nunsigned int V_118 ;\r\nV_118 = V_2 -> V_129 & ~ ( V_130 | V_131 ) ;\r\nif ( V_127 & V_128 )\r\nV_118 |= V_131 ;\r\nF_16 ( V_2 , V_118 ) ;\r\nF_16 ( V_2 , V_118 | V_132 ) ;\r\nF_16 ( V_2 , V_118 ) ;\r\n}\r\nF_16 ( V_2 , V_2 -> V_129 ) ;\r\n}\r\nstatic int F_18 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_122 ;\r\nV_2 -> V_129 = V_133 |\r\nF_19 ( V_134 ) |\r\nF_20 ( V_135 ) ;\r\nV_122 = F_8 ( V_2 -> V_41 + V_42 ) ;\r\nF_4 ( V_122 | V_97 | V_136 , V_2 -> V_41 + V_42 ) ;\r\nF_8 ( V_2 -> V_41 + V_42 ) ;\r\nF_16 ( V_2 , V_137 | V_138 | V_130 ) ;\r\nF_16 ( V_2 , V_139 | V_138 | V_130 ) ;\r\nF_21 ( V_2 , 48000 ) ;\r\nF_16 ( V_2 , V_137 | V_138 | V_130 ) ;\r\nF_16 ( V_2 , V_2 -> V_129 ) ;\r\nF_17 ( V_2 , V_140 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( struct V_1 * V_2 )\r\n{\r\nunsigned long V_141 ;\r\nunsigned int V_118 ;\r\nV_141 = V_2 -> V_41 + 0x38 ;\r\nV_118 = F_8 ( V_141 ) ;\r\nF_4 ( 0x00d00000 , V_141 ) ;\r\nV_118 = F_8 ( V_141 ) ;\r\nF_4 ( 0x00d00001 , V_141 ) ;\r\nV_118 = F_8 ( V_141 ) ;\r\nF_4 ( 0x00d0005f , V_141 ) ;\r\nV_118 = F_8 ( V_141 ) ;\r\nF_4 ( 0x00d0007f , V_141 ) ;\r\nV_118 = F_8 ( V_141 ) ;\r\nF_4 ( 0x0090007f , V_141 ) ;\r\nV_118 = F_8 ( V_141 ) ;\r\nF_6 ( V_2 , V_142 , 0 , 0xfefefefe ) ;\r\nF_23 ( 200 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_1 * V_2 ,\r\nconst struct V_143 * V_144 )\r\n{\r\nint V_78 , V_145 ;\r\nint V_104 ;\r\nint V_118 ;\r\nunsigned int V_146 ;\r\nunsigned long V_147 ;\r\nif ( ! V_144 )\r\nreturn - V_148 ;\r\nF_25 ( & V_2 -> V_149 , V_147 ) ;\r\nF_4 ( 0x00 , V_2 -> V_41 + V_75 ) ;\r\nV_146 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_12 ( 100 ) ;\r\nF_4 ( 0x80 , V_2 -> V_41 + V_75 ) ;\r\nV_146 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_12 ( 100 ) ;\r\nfor ( V_78 = 0 ; V_78 < V_144 -> V_77 ; V_78 ++ ) {\r\nV_118 = V_144 -> V_120 [ V_78 ] ;\r\nfor ( V_145 = 0 ; V_145 < 8 ; V_145 ++ ) {\r\nV_104 = 0x80 ;\r\nif ( V_118 & 0x1 )\r\nV_104 = V_104 | 0x20 ;\r\nV_118 = V_118 >> 1 ;\r\nF_4 ( V_104 , V_2 -> V_41 + V_75 ) ;\r\nV_146 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_104 | 0x40 , V_2 -> V_41 + V_75 ) ;\r\nV_146 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\n}\r\n}\r\nF_4 ( 0x10 , V_2 -> V_41 + V_75 ) ;\r\nV_146 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_26 ( & V_2 -> V_149 , V_147 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_27 ( struct V_1 * V_2 , int V_150 ,\r\nconst struct V_143 * * V_151 )\r\n{\r\nconst char * V_152 ;\r\nint V_153 ;\r\nif ( ! * V_151 ) {\r\nV_152 = V_154 [ V_2 -> V_65 -> V_94 ] [ V_150 ] ;\r\nif ( ! V_152 )\r\nreturn 0 ;\r\nV_153 = F_28 ( V_151 , V_152 , & V_2 -> V_155 -> V_74 ) ;\r\nif ( V_153 )\r\nreturn V_153 ;\r\n}\r\nreturn F_24 ( V_2 , * V_151 ) ;\r\n}\r\nstatic void F_29 ( struct V_156 * V_157 )\r\n{\r\nstruct V_1 * V_2 ;\r\nT_1 V_37 , V_158 , V_104 ;\r\nint V_153 ;\r\nV_2 = F_30 ( V_157 , struct V_1 ,\r\nV_159 . V_160 . V_157 ) ;\r\nif ( V_2 -> V_73 -> V_161 )\r\nreturn;\r\n#ifdef F_31\r\nif ( V_2 -> V_162 )\r\nreturn;\r\n#endif\r\nF_32 ( V_2 , V_163 , & V_37 ) ;\r\nF_32 ( V_2 , V_164 , & V_104 ) ;\r\nif ( V_104 & V_165 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_2 ) ;\r\nF_33 ( V_2 , V_166 ,\r\nV_167 ) ;\r\nV_153 = F_27 ( V_2 , 1 , & V_2 -> V_168 ) ;\r\nif ( V_153 < 0 )\r\ngoto V_169;\r\nF_33 ( V_2 , V_166 , 0 ) ;\r\nF_32 ( V_2 , V_163 , & V_37 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_3 , V_37 ) ;\r\nF_32 ( V_2 , V_170 , & V_37 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_4 , V_37 ) ;\r\nif ( ( V_37 & 0x1f ) != 0x15 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_5 ,\r\nV_37 ) ;\r\ngoto V_169;\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_6 ) ;\r\nF_32 ( V_2 , V_171 , & V_37 ) ;\r\nF_32 ( V_2 , V_172 , & V_158 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_7 , V_37 , V_158 ) ;\r\nF_23 ( 10 ) ;\r\nF_33 ( V_2 , V_173 , V_174 ) ;\r\n} else if ( ! V_104 && V_2 -> V_159 . V_175 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 , L_8 ) ;\r\nF_33 ( V_2 , V_173 , V_174 ) ;\r\n}\r\nV_169:\r\nV_2 -> V_159 . V_175 = V_104 ;\r\nif ( ! V_2 -> V_73 -> V_161 )\r\nF_34 ( & V_2 -> V_159 . V_160 ,\r\nF_35 ( 1000 ) ) ;\r\n}\r\nstatic int F_36 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_145 ;\r\nT_1 V_37 , V_158 , V_104 ;\r\nint V_153 ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_9 ) ;\r\nF_4 ( 0x0005a00c , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0005a004 , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0005a000 , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0005a000 , V_2 -> V_41 + V_42 ) ;\r\nF_33 ( V_2 , V_176 , 0 ) ;\r\nF_32 ( V_2 , V_170 , & V_104 ) ;\r\nF_37 ( V_2 -> V_73 -> V_74 , L_10 , V_104 ) ;\r\nif ( ( V_104 & 0x3f ) == 0x15 ) {\r\nF_33 ( V_2 , V_166 , 0x02 ) ;\r\n}\r\nF_32 ( V_2 , V_170 , & V_104 ) ;\r\nF_37 ( V_2 -> V_73 -> V_74 , L_11 , V_104 ) ;\r\nif ( ( V_104 & 0x3f ) == 0x15 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_12 ) ;\r\nreturn - V_177 ;\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 , L_13 , V_104 ) ;\r\nV_153 = F_27 ( V_2 , 0 , & V_2 -> V_143 ) ;\r\nif ( V_153 < 0 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 , L_14 ) ;\r\nreturn V_153 ;\r\n}\r\nF_32 ( V_2 , V_170 , & V_104 ) ;\r\nif ( ( V_104 & 0x3f ) != 0x15 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_15 ,\r\nV_104 ) ;\r\nreturn - V_177 ;\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 , L_16 ) ;\r\nF_32 ( V_2 , V_178 , & V_37 ) ;\r\nF_32 ( V_2 , V_179 , & V_158 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_17 , V_37 , V_158 ) ;\r\nF_33 ( V_2 , V_176 , V_180 ) ;\r\nF_32 ( V_2 , V_164 , & V_104 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_18 , V_104 ) ;\r\nF_32 ( V_2 , V_164 , & V_104 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_18 , V_104 ) ;\r\nF_32 ( V_2 , V_181 , & V_37 ) ;\r\nV_2 -> V_159 . V_182 = 1 ;\r\nV_2 -> V_159 . V_183 = 1 ;\r\nV_37 = 0 ;\r\nV_37 = ( V_2 -> V_159 . V_182 ? V_184 : 0 ) |\r\n( V_2 -> V_159 . V_183 ? V_185 : 0 ) ;\r\nF_33 ( V_2 , V_181 , V_37 ) ;\r\nF_32 ( V_2 , V_186 , & V_37 ) ;\r\nF_33 ( V_2 , V_186 , 0x00 ) ;\r\nV_2 -> V_159 . V_187 = 0x00 ;\r\nF_32 ( V_2 , V_188 , & V_37 ) ;\r\nF_33 ( V_2 , V_188 , 0x30 ) ;\r\nF_33 ( V_2 , V_189 , 0x12 ) ;\r\nF_32 ( V_2 , V_190 , & V_37 ) ;\r\nF_33 ( V_2 , V_190 , 0x0f ) ;\r\nV_2 -> V_159 . V_191 = 0x0f ;\r\nF_32 ( V_2 , V_188 , & V_37 ) ;\r\nF_33 ( V_2 , V_188 , 0x30 ) ;\r\nF_32 ( V_2 , V_192 , & V_37 ) ;\r\nF_33 ( V_2 , V_192 , 0x10 ) ;\r\nF_33 ( V_2 , V_193 , 0x19 ) ;\r\nF_33 ( V_2 , V_194 , 0x0c ) ;\r\nF_33 ( V_2 , V_195 , 0x00 ) ;\r\nF_32 ( V_2 , V_164 , & V_104 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_19 , V_104 ) ;\r\nF_33 ( V_2 , V_196 , 0x00 ) ;\r\nF_33 ( V_2 , V_197 , V_198 ) ;\r\nF_33 ( V_2 , V_189 , 0x12 ) ;\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_0, EMU_SRC_HAMOA_ADC_LEFT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_1, EMU_SRC_HAMOA_ADC_RIGHT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_4, EMU_SRC_HAMOA_ADC_LEFT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_5, EMU_SRC_HAMOA_ADC_RIGHT2);\r\n#endif\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_0, EMU_SRC_HAMOA_ADC_LEFT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_1, EMU_SRC_HAMOA_ADC_RIGHT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_2, EMU_SRC_HAMOA_ADC_LEFT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_3, EMU_SRC_HAMOA_ADC_RIGHT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_4, EMU_SRC_HAMOA_ADC_LEFT3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_5, EMU_SRC_HAMOA_ADC_RIGHT3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_6, EMU_SRC_HAMOA_ADC_LEFT4);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_7, EMU_SRC_HAMOA_ADC_RIGHT4);\r\n#endif\r\n#if 1\r\nF_38 ( V_2 ,\r\nV_199 , V_200 ) ;\r\nF_38 ( V_2 ,\r\nV_201 , V_202 ) ;\r\nF_38 ( V_2 ,\r\nV_203 , V_204 ) ;\r\nF_38 ( V_2 ,\r\nV_205 , V_204 ) ;\r\nF_38 ( V_2 ,\r\nV_206 , V_207 ) ;\r\nF_38 ( V_2 ,\r\nV_208 , V_209 ) ;\r\nF_38 ( V_2 ,\r\nV_210 , V_211 ) ;\r\nF_38 ( V_2 ,\r\nV_212 , V_213 ) ;\r\nF_38 ( V_2 ,\r\nV_214 , V_200 ) ;\r\nF_38 ( V_2 ,\r\nV_215 , V_202 ) ;\r\nF_38 ( V_2 ,\r\nV_216 , V_204 ) ;\r\nF_38 ( V_2 ,\r\nV_217 , V_204 ) ;\r\nF_38 ( V_2 ,\r\nV_218 , V_207 ) ;\r\nF_38 ( V_2 ,\r\nV_219 , V_209 ) ;\r\nF_38 ( V_2 ,\r\nV_220 , V_211 ) ;\r\nF_38 ( V_2 ,\r\nV_221 , V_213 ) ;\r\n#endif\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_4, EMU_SRC_HANA_ADAT);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_5, EMU_SRC_HANA_ADAT + 1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_6, EMU_SRC_HANA_ADAT + 2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_7, EMU_SRC_HANA_ADAT + 3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_8, EMU_SRC_HANA_ADAT + 4);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_9, EMU_SRC_HANA_ADAT + 5);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_A, EMU_SRC_HANA_ADAT + 6);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_B, EMU_SRC_HANA_ADAT + 7);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_C, EMU_SRC_DOCK_MIC_A1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_D, EMU_SRC_DOCK_MIC_B1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_E, EMU_SRC_HAMOA_ADC_LEFT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_F, EMU_SRC_HAMOA_ADC_LEFT2);\r\n#endif\r\nfor ( V_145 = 0 ; V_145 < 0x20 ; V_145 ++ ) {\r\nF_38 ( V_2 , 0x0100 + V_145 , V_222 ) ;\r\n}\r\nfor ( V_145 = 0 ; V_145 < 4 ; V_145 ++ ) {\r\nF_38 ( V_2 , 0x0200 + V_145 , V_222 ) ;\r\n}\r\nfor ( V_145 = 0 ; V_145 < 7 ; V_145 ++ ) {\r\nF_38 ( V_2 , 0x0300 + V_145 , V_222 ) ;\r\n}\r\nfor ( V_145 = 0 ; V_145 < 7 ; V_145 ++ ) {\r\nF_38 ( V_2 , V_223 + V_145 , V_222 ) ;\r\n}\r\nF_38 ( V_2 ,\r\nV_224 , V_207 ) ;\r\nF_38 ( V_2 ,\r\nV_225 , V_209 ) ;\r\nF_38 ( V_2 ,\r\nV_226 , V_211 ) ;\r\nF_38 ( V_2 ,\r\nV_227 , V_213 ) ;\r\nF_38 ( V_2 ,\r\nV_228 , V_229 ) ;\r\nF_38 ( V_2 ,\r\nV_230 , V_231 ) ;\r\nF_33 ( V_2 , V_173 , 0x01 ) ;\r\nF_32 ( V_2 , V_164 , & V_37 ) ;\r\nF_4 ( 0x0000a000 , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0000a001 , V_2 -> V_41 + V_42 ) ;\r\nF_32 ( V_2 , V_164 , & V_37 ) ;\r\nF_33 ( V_2 , V_193 , 0x19 ) ;\r\nF_33 ( V_2 , V_194 , 0x0c ) ;\r\nF_33 ( V_2 , V_193 , 0x19 ) ;\r\nF_33 ( V_2 , V_194 , 0x0c ) ;\r\nF_32 ( V_2 , V_192 , & V_37 ) ;\r\nF_33 ( V_2 , V_192 , 0x10 ) ;\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HAMOA_DAC_LEFT1, EMU_SRC_ALICE_EMU32B + 2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HAMOA_DAC_RIGHT1, EMU_SRC_ALICE_EMU32B + 3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HANA_SPDIF_LEFT1, EMU_SRC_ALICE_EMU32A + 2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HANA_SPDIF_RIGHT1, EMU_SRC_ALICE_EMU32A + 3);\r\n#endif\r\nif ( V_2 -> V_65 -> V_94 == V_232 ) {\r\nF_38 ( V_2 ,\r\nV_233 , V_234 + 0 ) ;\r\nV_2 -> V_159 . V_235 [ 0 ] = 17 ;\r\nF_38 ( V_2 ,\r\nV_236 , V_234 + 1 ) ;\r\nV_2 -> V_159 . V_235 [ 1 ] = 18 ;\r\nF_38 ( V_2 ,\r\nV_237 , V_234 + 2 ) ;\r\nV_2 -> V_159 . V_235 [ 2 ] = 19 ;\r\nF_38 ( V_2 ,\r\nV_238 , V_234 + 3 ) ;\r\nV_2 -> V_159 . V_235 [ 3 ] = 20 ;\r\nF_38 ( V_2 ,\r\nV_239 , V_234 + 4 ) ;\r\nV_2 -> V_159 . V_235 [ 4 ] = 21 ;\r\nF_38 ( V_2 ,\r\nV_240 , V_234 + 5 ) ;\r\nV_2 -> V_159 . V_235 [ 5 ] = 22 ;\r\nF_38 ( V_2 ,\r\nV_241 , V_234 + 0 ) ;\r\nV_2 -> V_159 . V_235 [ 16 ] = 17 ;\r\nF_38 ( V_2 ,\r\nV_242 , V_234 + 1 ) ;\r\nV_2 -> V_159 . V_235 [ 17 ] = 18 ;\r\n} else {\r\nF_38 ( V_2 ,\r\nV_233 , V_234 + 0 ) ;\r\nV_2 -> V_159 . V_235 [ 0 ] = 21 ;\r\nF_38 ( V_2 ,\r\nV_236 , V_234 + 1 ) ;\r\nV_2 -> V_159 . V_235 [ 1 ] = 22 ;\r\nF_38 ( V_2 ,\r\nV_237 , V_234 + 2 ) ;\r\nV_2 -> V_159 . V_235 [ 2 ] = 23 ;\r\nF_38 ( V_2 ,\r\nV_238 , V_234 + 3 ) ;\r\nV_2 -> V_159 . V_235 [ 3 ] = 24 ;\r\nF_38 ( V_2 ,\r\nV_239 , V_234 + 4 ) ;\r\nV_2 -> V_159 . V_235 [ 4 ] = 25 ;\r\nF_38 ( V_2 ,\r\nV_240 , V_234 + 5 ) ;\r\nV_2 -> V_159 . V_235 [ 5 ] = 26 ;\r\nF_38 ( V_2 ,\r\nV_243 , V_234 + 6 ) ;\r\nV_2 -> V_159 . V_235 [ 6 ] = 27 ;\r\nF_38 ( V_2 ,\r\nV_244 , V_234 + 7 ) ;\r\nV_2 -> V_159 . V_235 [ 7 ] = 28 ;\r\nF_38 ( V_2 ,\r\nV_245 , V_234 + 0 ) ;\r\nV_2 -> V_159 . V_235 [ 8 ] = 21 ;\r\nF_38 ( V_2 ,\r\nV_246 , V_234 + 1 ) ;\r\nV_2 -> V_159 . V_235 [ 9 ] = 22 ;\r\nF_38 ( V_2 ,\r\nV_247 , V_234 + 0 ) ;\r\nV_2 -> V_159 . V_235 [ 10 ] = 21 ;\r\nF_38 ( V_2 ,\r\nV_248 , V_234 + 1 ) ;\r\nV_2 -> V_159 . V_235 [ 11 ] = 22 ;\r\nF_38 ( V_2 ,\r\nV_249 , V_234 + 0 ) ;\r\nV_2 -> V_159 . V_235 [ 12 ] = 21 ;\r\nF_38 ( V_2 ,\r\nV_250 , V_234 + 1 ) ;\r\nV_2 -> V_159 . V_235 [ 13 ] = 22 ;\r\nF_38 ( V_2 ,\r\nV_251 , V_234 + 0 ) ;\r\nV_2 -> V_159 . V_235 [ 14 ] = 21 ;\r\nF_38 ( V_2 ,\r\nV_252 , V_234 + 1 ) ;\r\nV_2 -> V_159 . V_235 [ 15 ] = 22 ;\r\nF_38 ( V_2 ,\r\nV_223 , V_234 + 0 ) ;\r\nV_2 -> V_159 . V_235 [ 16 ] = 21 ;\r\nF_38 ( V_2 ,\r\nV_223 + 1 , V_234 + 1 ) ;\r\nV_2 -> V_159 . V_235 [ 17 ] = 22 ;\r\nF_38 ( V_2 ,\r\nV_223 + 2 , V_234 + 2 ) ;\r\nV_2 -> V_159 . V_235 [ 18 ] = 23 ;\r\nF_38 ( V_2 ,\r\nV_223 + 3 , V_234 + 3 ) ;\r\nV_2 -> V_159 . V_235 [ 19 ] = 24 ;\r\nF_38 ( V_2 ,\r\nV_223 + 4 , V_234 + 4 ) ;\r\nV_2 -> V_159 . V_235 [ 20 ] = 25 ;\r\nF_38 ( V_2 ,\r\nV_223 + 5 , V_234 + 5 ) ;\r\nV_2 -> V_159 . V_235 [ 21 ] = 26 ;\r\nF_38 ( V_2 ,\r\nV_223 + 6 , V_234 + 6 ) ;\r\nV_2 -> V_159 . V_235 [ 22 ] = 27 ;\r\nF_38 ( V_2 ,\r\nV_223 + 7 , V_234 + 7 ) ;\r\nV_2 -> V_159 . V_235 [ 23 ] = 28 ;\r\n}\r\nF_33 ( V_2 , V_173 , 0x0 ) ;\r\nF_33 ( V_2 , V_196 , 0x0 ) ;\r\nF_33 ( V_2 , V_197 , V_198 ) ;\r\nV_2 -> V_159 . V_253 = 1 ;\r\nF_33 ( V_2 , V_189 , 0x12 ) ;\r\nF_33 ( V_2 , V_173 , 0x1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_41 ) {\r\nF_40 ( V_2 , 0 ) ;\r\nF_15 ( V_2 ) ;\r\nF_41 ( V_2 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_94 == V_254 ) {\r\nF_33 ( V_2 , V_176 , 0 ) ;\r\n}\r\nF_42 ( & V_2 -> V_159 . V_160 ) ;\r\nF_43 ( V_2 -> V_143 ) ;\r\nF_43 ( V_2 -> V_168 ) ;\r\nif ( V_2 -> V_255 >= 0 )\r\nF_44 ( V_2 -> V_255 , V_2 ) ;\r\nif ( V_2 -> V_256 ) {\r\nF_45 ( V_2 ,\r\n(struct V_257 * ) V_2 -> V_256 ) ;\r\nV_2 -> V_256 = NULL ;\r\n}\r\nF_46 ( V_2 -> V_258 ) ;\r\nif ( V_2 -> V_36 . V_259 )\r\nF_47 ( & V_2 -> V_36 ) ;\r\nif ( V_2 -> V_85 . V_259 )\r\nF_47 ( & V_2 -> V_85 ) ;\r\nF_48 ( V_2 -> V_260 ) ;\r\nF_48 ( V_2 -> V_261 ) ;\r\n#ifdef F_31\r\nF_49 ( V_2 ) ;\r\n#endif\r\nif ( V_2 -> V_41 )\r\nF_50 ( V_2 -> V_155 ) ;\r\nif ( V_2 -> V_65 -> V_66 )\r\nF_51 ( V_2 ) ;\r\nF_52 ( V_2 -> V_155 ) ;\r\nF_53 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_54 ( struct V_262 * V_263 )\r\n{\r\nstruct V_1 * V_2 = V_263 -> V_264 ;\r\nreturn F_39 ( V_2 ) ;\r\n}\r\nint F_55 ( struct V_265 * V_73 ,\r\nstruct V_266 * V_155 ,\r\nunsigned short V_267 ,\r\nunsigned short V_268 ,\r\nlong V_269 ,\r\nint V_34 ,\r\nT_2 V_270 ,\r\nstruct V_1 * * V_271 )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_272 , V_153 ;\r\nint V_273 ;\r\nunsigned int V_36 ;\r\nconst struct V_274 * V_275 ;\r\nstatic struct V_276 V_277 = {\r\n. V_278 = F_54 ,\r\n} ;\r\n* V_271 = NULL ;\r\nV_153 = F_56 ( V_155 ) ;\r\nif ( V_153 < 0 )\r\nreturn V_153 ;\r\nV_2 = F_57 ( sizeof( * V_2 ) , V_279 ) ;\r\nif ( V_2 == NULL ) {\r\nF_52 ( V_155 ) ;\r\nreturn - V_280 ;\r\n}\r\nV_2 -> V_73 = V_73 ;\r\nF_58 ( & V_2 -> V_281 ) ;\r\nF_58 ( & V_2 -> V_149 ) ;\r\nF_58 ( & V_2 -> V_282 ) ;\r\nF_58 ( & V_2 -> V_283 ) ;\r\nF_58 ( & V_2 -> V_284 ) ;\r\nF_58 ( & V_2 -> V_285 ) ;\r\nF_58 ( & V_2 -> V_286 ) ;\r\nF_59 ( & V_2 -> V_287 . V_288 ) ;\r\nF_60 ( & V_2 -> V_289 ) ;\r\nF_60 ( & V_2 -> V_290 ) ;\r\nV_2 -> V_155 = V_155 ;\r\nV_2 -> V_255 = - 1 ;\r\nV_2 -> V_291 = NULL ;\r\nV_2 -> V_292 = NULL ;\r\nF_61 ( & V_2 -> V_159 . V_160 , F_29 ) ;\r\nV_2 -> V_98 = V_155 -> V_98 ;\r\nF_62 ( V_155 , V_293 , & V_2 -> V_294 ) ;\r\nF_63 ( V_155 , V_295 , & V_2 -> V_103 ) ;\r\nF_37 ( V_73 -> V_74 ,\r\nL_20 ,\r\nV_155 -> V_296 , V_155 -> V_263 , V_2 -> V_294 , V_2 -> V_103 ) ;\r\nfor ( V_275 = V_297 ; V_275 -> V_296 ; V_275 ++ ) {\r\nif ( V_275 -> V_296 == V_155 -> V_296 && V_275 -> V_263 == V_155 -> V_263 ) {\r\nif ( V_270 ) {\r\nif ( V_275 -> V_270 && ( V_275 -> V_270 == V_270 ) )\r\nbreak;\r\nelse\r\ncontinue;\r\n} else {\r\nif ( V_275 -> V_270 && ( V_275 -> V_270 != V_2 -> V_294 ) )\r\ncontinue;\r\nif ( V_275 -> V_98 && V_275 -> V_98 != V_2 -> V_98 )\r\ncontinue;\r\n}\r\nbreak;\r\n}\r\n}\r\nif ( V_275 -> V_296 == 0 ) {\r\nF_64 ( V_73 -> V_74 , L_21 ) ;\r\nF_53 ( V_2 ) ;\r\nF_52 ( V_155 ) ;\r\nreturn - V_298 ;\r\n}\r\nV_2 -> V_65 = V_275 ;\r\nif ( V_275 -> V_270 && ! V_270 )\r\nF_37 ( V_73 -> V_74 , L_22 , V_275 -> V_299 ) ;\r\nelse if ( V_270 )\r\nF_37 ( V_73 -> V_74 , L_23\r\nL_24\r\nL_25 , V_275 -> V_299 ,\r\nV_155 -> V_296 , V_155 -> V_263 , V_2 -> V_294 , V_275 -> V_270 ) ;\r\nelse\r\nF_37 ( V_73 -> V_74 , L_23\r\nL_26 ,\r\nV_275 -> V_299 , V_155 -> V_296 , V_155 -> V_263 ,\r\nV_2 -> V_294 ) ;\r\nif ( ! * V_73 -> V_300 && V_275 -> V_300 ) {\r\nint V_145 , V_78 = 0 ;\r\nF_65 ( V_73 -> V_300 , V_275 -> V_300 , sizeof( V_73 -> V_300 ) ) ;\r\nfor (; ; ) {\r\nfor ( V_145 = 0 ; V_145 < V_301 ; V_145 ++ ) {\r\nif ( V_302 [ V_145 ] && ! strcmp ( V_302 [ V_145 ] -> V_300 , V_73 -> V_300 ) )\r\nbreak;\r\n}\r\nif ( V_145 >= V_301 )\r\nbreak;\r\nV_78 ++ ;\r\nif ( V_78 >= V_303 )\r\nbreak;\r\nsnprintf ( V_73 -> V_300 , sizeof( V_73 -> V_300 ) , L_27 , V_275 -> V_300 , V_78 ) ;\r\n}\r\n}\r\nV_273 = V_2 -> V_30 = V_275 -> V_304 ;\r\nV_2 -> V_89 = V_273 ? 0 : 1 ;\r\nV_2 -> V_305 = V_2 -> V_89 ? V_306 : V_307 ;\r\nif ( F_66 ( & V_155 -> V_74 , V_2 -> V_305 ) < 0 ||\r\nF_67 ( & V_155 -> V_74 , V_2 -> V_305 ) < 0 ) {\r\nF_64 ( V_73 -> V_74 ,\r\nL_28 ,\r\nV_2 -> V_305 ) ;\r\nF_53 ( V_2 ) ;\r\nF_52 ( V_155 ) ;\r\nreturn - V_308 ;\r\n}\r\nif ( V_273 )\r\nV_2 -> V_309 = V_310 ;\r\nelse\r\nV_2 -> V_309 = V_311 ;\r\nV_153 = F_68 ( V_155 , L_29 ) ;\r\nif ( V_153 < 0 ) {\r\nF_53 ( V_2 ) ;\r\nF_52 ( V_155 ) ;\r\nreturn V_153 ;\r\n}\r\nV_2 -> V_41 = F_69 ( V_155 , 0 ) ;\r\nV_2 -> V_312 = V_269 >> V_313 ;\r\nif ( F_70 ( V_314 , F_71 ( V_155 ) ,\r\n( V_2 -> V_89 ? 32 : 16 ) * 1024 , & V_2 -> V_85 ) < 0 ) {\r\nV_153 = - V_280 ;\r\ngoto error;\r\n}\r\nV_2 -> V_260 = F_72 ( V_2 -> V_312 * sizeof( void * ) ) ;\r\nV_2 -> V_261 = F_72 ( V_2 -> V_312 *\r\nsizeof( unsigned long ) ) ;\r\nif ( V_2 -> V_260 == NULL || V_2 -> V_261 == NULL ) {\r\nV_153 = - V_280 ;\r\ngoto error;\r\n}\r\nif ( F_70 ( V_314 , F_71 ( V_155 ) ,\r\nV_315 , & V_2 -> V_36 ) < 0 ) {\r\nV_153 = - V_280 ;\r\ngoto error;\r\n}\r\nV_2 -> V_258 = F_73 ( V_2 -> V_312 * V_316 ) ;\r\nif ( V_2 -> V_258 == NULL ) {\r\nV_153 = - V_280 ;\r\ngoto error;\r\n}\r\nV_2 -> V_258 -> V_317 = sizeof( struct V_318 ) -\r\nsizeof( struct V_257 ) ;\r\nF_74 ( V_155 ) ;\r\nV_2 -> V_287 . V_319 = 0x303f ;\r\nif ( V_267 == 0 )\r\nV_267 = 0x3fcf ;\r\nif ( V_268 == 0 )\r\nV_268 = 0x7fff ;\r\nV_2 -> V_287 . V_267 = V_267 ;\r\nV_2 -> V_287 . V_268 = V_268 ;\r\nV_2 -> V_34 = V_34 ;\r\nif ( V_2 -> V_65 -> V_320 ) {\r\nV_153 = F_22 ( V_2 ) ;\r\nif ( V_153 < 0 )\r\ngoto error;\r\n}\r\nif ( V_2 -> V_65 -> V_321 ) {\r\nV_153 = F_18 ( V_2 ) ;\r\nif ( V_153 < 0 )\r\ngoto error;\r\n} else if ( V_2 -> V_65 -> V_94 ) {\r\nV_153 = F_36 ( V_2 ) ;\r\nif ( V_153 < 0 ) {\r\nF_39 ( V_2 ) ;\r\nreturn V_153 ;\r\n}\r\n} else {\r\nF_2 ( V_2 , V_57 , 0 ,\r\nV_322 | V_323 ) ;\r\n}\r\nV_2 -> V_287 . V_324 = ( 16 * 1024 ) / 2 ;\r\nV_2 -> V_287 . V_325 . V_259 = NULL ;\r\nV_2 -> V_287 . V_325 . V_326 = 0 ;\r\nif ( F_75 ( V_155 -> V_255 , V_327 , V_328 ,\r\nV_329 , V_2 ) ) {\r\nV_153 = - V_330 ;\r\ngoto error;\r\n}\r\nV_2 -> V_255 = V_155 -> V_255 ;\r\nV_2 -> V_62 [ 0 ] = V_2 -> V_62 [ 1 ] =\r\nV_2 -> V_62 [ 2 ] = V_331 | V_332 |\r\nV_333 | V_334 |\r\nV_335 | 0x00001200 |\r\n0x00000000 | V_336 | V_337 ;\r\nV_2 -> V_256 = (struct V_318 * )\r\nF_76 ( V_2 , 4096 ) ;\r\nif ( V_2 -> V_256 )\r\nV_2 -> V_256 -> V_338 = 1 ;\r\nmemset ( V_2 -> V_36 . V_259 , 0 , V_316 ) ;\r\nV_36 = V_2 -> V_36 . V_86 << V_2 -> V_89 ;\r\nfor ( V_272 = 0 ; V_272 < ( V_2 -> V_89 ? V_339 : V_340 ) ; V_272 ++ )\r\n( ( T_1 * ) V_2 -> V_85 . V_259 ) [ V_272 ] = F_77 ( V_36 | V_272 ) ;\r\nfor ( V_272 = 0 ; V_272 < V_60 ; V_272 ++ ) {\r\nV_2 -> V_341 [ V_272 ] . V_2 = V_2 ;\r\nV_2 -> V_341 [ V_272 ] . V_342 = V_272 ;\r\n}\r\nV_153 = F_3 ( V_2 , V_34 , 0 ) ;\r\nif ( V_153 < 0 )\r\ngoto error;\r\n#ifdef F_31\r\nV_153 = F_78 ( V_2 ) ;\r\nif ( V_153 < 0 )\r\ngoto error;\r\n#endif\r\nV_153 = F_79 ( V_2 ) ;\r\nif ( V_153 < 0 )\r\ngoto error;\r\nF_13 ( V_2 ) ;\r\nV_153 = F_80 ( V_73 , V_343 , V_2 , & V_277 ) ;\r\nif ( V_153 < 0 )\r\ngoto error;\r\n#ifdef F_81\r\nF_82 ( V_2 ) ;\r\n#endif\r\n* V_271 = V_2 ;\r\nreturn 0 ;\r\nerror:\r\nF_39 ( V_2 ) ;\r\nreturn V_153 ;\r\n}\r\nstatic int F_78 ( struct V_1 * V_2 )\r\n{\r\nint V_77 ;\r\nV_77 = F_9 ( V_344 ) ;\r\nif ( V_2 -> V_30 )\r\nV_77 += F_9 ( V_345 ) ;\r\nV_2 -> V_346 = F_72 ( 4 * V_60 * V_77 ) ;\r\nif ( ! V_2 -> V_346 )\r\nreturn - V_280 ;\r\nif ( F_83 ( V_2 ) < 0 )\r\nreturn - V_280 ;\r\nif ( V_2 -> V_65 -> V_66 &&\r\nF_84 ( V_2 ) < 0 )\r\nreturn - V_280 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_49 ( struct V_1 * V_2 )\r\n{\r\nF_48 ( V_2 -> V_346 ) ;\r\nF_85 ( V_2 ) ;\r\nif ( V_2 -> V_65 -> V_66 )\r\nF_86 ( V_2 ) ;\r\n}\r\nvoid F_87 ( struct V_1 * V_2 )\r\n{\r\nint V_145 ;\r\nunsigned char * V_104 ;\r\nunsigned int * V_347 ;\r\nV_347 = V_2 -> V_346 ;\r\nfor ( V_104 = V_344 ; * V_104 != 0xff ; V_104 ++ )\r\nfor ( V_145 = 0 ; V_145 < V_60 ; V_145 ++ , V_347 ++ )\r\n* V_347 = F_5 ( V_2 , * V_104 , V_145 ) ;\r\nif ( V_2 -> V_30 ) {\r\nfor ( V_104 = V_345 ; * V_104 != 0xff ; V_104 ++ )\r\nfor ( V_145 = 0 ; V_145 < V_60 ; V_145 ++ , V_347 ++ )\r\n* V_347 = F_5 ( V_2 , * V_104 , V_145 ) ;\r\n}\r\nif ( V_2 -> V_30 )\r\nV_2 -> V_348 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nV_2 -> V_349 = F_8 ( V_2 -> V_41 + V_42 ) ;\r\n}\r\nvoid F_88 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_65 -> V_320 )\r\nF_22 ( V_2 ) ;\r\nif ( V_2 -> V_65 -> V_321 )\r\nF_18 ( V_2 ) ;\r\nelse if ( V_2 -> V_65 -> V_94 )\r\nF_36 ( V_2 ) ;\r\nelse\r\nF_2 ( V_2 , V_57 , 0 , V_322 | V_323 ) ;\r\nF_3 ( V_2 , V_2 -> V_34 , 1 ) ;\r\n}\r\nvoid F_89 ( struct V_1 * V_2 )\r\n{\r\nint V_145 ;\r\nunsigned char * V_104 ;\r\nunsigned int * V_347 ;\r\nF_13 ( V_2 ) ;\r\nif ( V_2 -> V_30 )\r\nF_4 ( V_2 -> V_348 , V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_2 -> V_349 , V_2 -> V_41 + V_42 ) ;\r\nV_347 = V_2 -> V_346 ;\r\nfor ( V_104 = V_344 ; * V_104 != 0xff ; V_104 ++ )\r\nfor ( V_145 = 0 ; V_145 < V_60 ; V_145 ++ , V_347 ++ )\r\nF_2 ( V_2 , * V_104 , V_145 , * V_347 ) ;\r\nif ( V_2 -> V_30 ) {\r\nfor ( V_104 = V_345 ; * V_104 != 0xff ; V_104 ++ )\r\nfor ( V_145 = 0 ; V_145 < V_60 ; V_145 ++ , V_347 ++ )\r\nF_2 ( V_2 , * V_104 , V_145 , * V_347 ) ;\r\n}\r\n}
