<stg><name>relu</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:0  %data_19_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read_2"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:1  %data_18_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read_2"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:2  %data_17_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:3  %data_16_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:4  %data_15_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:5  %data_14_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:6  %data_13_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:7  %data_12_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:8  %data_11_V_read12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read12"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:9  %data_10_V_read11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read11"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:10  %data_9_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:11  %data_8_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:12  %data_7_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:13  %data_6_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:14  %data_5_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:15  %data_4_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:16  %data_3_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:17  %data_2_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:18  %data_1_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:19  %data_0_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_21:20  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_21:21  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_21:22  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:23  %icmp_ln1494 = icmp sgt i16 %data_0_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:24  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_0_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:25  %tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:26  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:27  %zext_ln415 = zext i1 %tmp_197 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:28  %zext_ln415_32 = zext i1 %tmp_197 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_32"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:29  %trunc_ln415_s = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_0_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_s"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:30  %add_ln415 = add i8 %zext_ln415, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:31  %add_ln416 = add i7 %trunc_ln415_s, %zext_ln415_32

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:32  %tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:33  %xor_ln416 = xor i1 %tmp_198, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:34  %and_ln416 = and i1 %tmp_196, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:35  %tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:36  %p_Result_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_0_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="and_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:37  %icmp_ln879 = icmp eq i5 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="and_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:38  %icmp_ln768 = icmp eq i5 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:39  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:40  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:41  %or_ln340 = or i1 %tmp_199, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:42  %select_ln340 = select i1 %or_ln340, i7 -1, i7 %add_ln416

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:43  %select_ln1494 = select i1 %icmp_ln1494, i7 %select_ln340, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:44  %zext_ln1494 = zext i7 %select_ln1494 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:45  %icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:46  %trunc_ln708_16 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_1_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:47  %tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:48  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:49  %zext_ln415_33 = zext i1 %tmp_201 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_33"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:50  %zext_ln415_34 = zext i1 %tmp_201 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_34"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:51  %trunc_ln415_25 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_1_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_25"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:52  %add_ln415_16 = add i8 %zext_ln415_33, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="add_ln415_16"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:53  %add_ln416_1 = add i7 %trunc_ln415_25, %zext_ln415_34

]]></Node>
<StgValue><ssdm name="add_ln416_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:54  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_16, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:55  %xor_ln416_25 = xor i1 %tmp_202, true

]]></Node>
<StgValue><ssdm name="xor_ln416_25"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:56  %and_ln416_1 = and i1 %tmp_200, %xor_ln416_25

]]></Node>
<StgValue><ssdm name="and_ln416_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:57  %tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_16, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:58  %p_Result_12_1 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_1_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
<literal name="and_ln416_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:59  %icmp_ln879_1 = icmp eq i5 %p_Result_12_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
<literal name="and_ln416_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:60  %icmp_ln768_1 = icmp eq i5 %p_Result_12_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:61  %select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_1, i1 %icmp_ln768_1

]]></Node>
<StgValue><ssdm name="select_ln777_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:62  %xor_ln785_1 = xor i1 %select_ln777_1, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:63  %or_ln340_1 = or i1 %tmp_203, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:64  %select_ln340_1 = select i1 %or_ln340_1, i7 -1, i7 %add_ln416_1

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:65  %select_ln1494_25 = select i1 %icmp_ln1494_1, i7 %select_ln340_1, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_25"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:66  %zext_ln1494_1 = zext i7 %select_ln1494_25 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:67  %icmp_ln1494_2 = icmp sgt i16 %data_2_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:68  %trunc_ln708_17 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_2_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:69  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:70  %tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:71  %zext_ln415_35 = zext i1 %tmp_205 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_35"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:72  %zext_ln415_36 = zext i1 %tmp_205 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_36"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:73  %trunc_ln415_26 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_2_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_26"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:74  %add_ln415_17 = add i8 %zext_ln415_35, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="add_ln415_17"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:75  %add_ln416_2 = add i7 %trunc_ln415_26, %zext_ln415_36

]]></Node>
<StgValue><ssdm name="add_ln416_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:76  %tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:77  %xor_ln416_26 = xor i1 %tmp_206, true

]]></Node>
<StgValue><ssdm name="xor_ln416_26"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:78  %and_ln416_2 = and i1 %tmp_204, %xor_ln416_26

]]></Node>
<StgValue><ssdm name="and_ln416_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:79  %tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:80  %p_Result_12_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_2_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
<literal name="and_ln416_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:81  %icmp_ln879_2 = icmp eq i5 %p_Result_12_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
<literal name="and_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:82  %icmp_ln768_2 = icmp eq i5 %p_Result_12_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:83  %select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_2, i1 %icmp_ln768_2

]]></Node>
<StgValue><ssdm name="select_ln777_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:84  %xor_ln785_2 = xor i1 %select_ln777_2, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:85  %or_ln340_2 = or i1 %tmp_207, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:86  %select_ln340_2 = select i1 %or_ln340_2, i7 -1, i7 %add_ln416_2

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:87  %select_ln1494_26 = select i1 %icmp_ln1494_2, i7 %select_ln340_2, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_26"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:88  %zext_ln1494_2 = zext i7 %select_ln1494_26 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:89  %icmp_ln1494_3 = icmp sgt i16 %data_3_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:90  %trunc_ln708_18 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_3_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:91  %tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:92  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:93  %zext_ln415_37 = zext i1 %tmp_209 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_37"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:94  %zext_ln415_38 = zext i1 %tmp_209 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_38"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:95  %trunc_ln415_27 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_3_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_27"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:96  %add_ln415_18 = add i8 %zext_ln415_37, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="add_ln415_18"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:97  %add_ln416_3 = add i7 %trunc_ln415_27, %zext_ln415_38

]]></Node>
<StgValue><ssdm name="add_ln416_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:98  %tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_18, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:99  %xor_ln416_27 = xor i1 %tmp_210, true

]]></Node>
<StgValue><ssdm name="xor_ln416_27"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:100  %and_ln416_3 = and i1 %tmp_208, %xor_ln416_27

]]></Node>
<StgValue><ssdm name="and_ln416_3"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:101  %tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_18, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:102  %p_Result_12_3 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_3_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_3"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
<literal name="and_ln416_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:103  %icmp_ln879_3 = icmp eq i5 %p_Result_12_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
<literal name="and_ln416_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:104  %icmp_ln768_3 = icmp eq i5 %p_Result_12_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:105  %select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_3, i1 %icmp_ln768_3

]]></Node>
<StgValue><ssdm name="select_ln777_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:106  %xor_ln785_3 = xor i1 %select_ln777_3, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:107  %or_ln340_3 = or i1 %tmp_211, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:108  %select_ln340_3 = select i1 %or_ln340_3, i7 -1, i7 %add_ln416_3

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:109  %select_ln1494_27 = select i1 %icmp_ln1494_3, i7 %select_ln340_3, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_27"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:110  %zext_ln1494_3 = zext i7 %select_ln1494_27 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:111  %icmp_ln1494_4 = icmp sgt i16 %data_4_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:112  %trunc_ln708_19 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_4_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:113  %tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_4_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:114  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_4_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:115  %zext_ln415_39 = zext i1 %tmp_213 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_39"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:116  %zext_ln415_40 = zext i1 %tmp_213 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_40"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:117  %trunc_ln415_28 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_4_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_28"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:118  %add_ln415_19 = add i8 %zext_ln415_39, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="add_ln415_19"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:119  %add_ln416_4 = add i7 %trunc_ln415_28, %zext_ln415_40

]]></Node>
<StgValue><ssdm name="add_ln416_4"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:120  %tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:121  %xor_ln416_28 = xor i1 %tmp_214, true

]]></Node>
<StgValue><ssdm name="xor_ln416_28"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:122  %and_ln416_4 = and i1 %tmp_212, %xor_ln416_28

]]></Node>
<StgValue><ssdm name="and_ln416_4"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:123  %tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:124  %p_Result_12_4 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_4_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_4"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
<literal name="and_ln416_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:125  %icmp_ln879_4 = icmp eq i5 %p_Result_12_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
<literal name="and_ln416_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:126  %icmp_ln768_4 = icmp eq i5 %p_Result_12_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_4"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:127  %select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_4, i1 %icmp_ln768_4

]]></Node>
<StgValue><ssdm name="select_ln777_4"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:128  %xor_ln785_4 = xor i1 %select_ln777_4, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:129  %or_ln340_4 = or i1 %tmp_215, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:130  %select_ln340_4 = select i1 %or_ln340_4, i7 -1, i7 %add_ln416_4

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:131  %select_ln1494_28 = select i1 %icmp_ln1494_4, i7 %select_ln340_4, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_28"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:132  %zext_ln1494_4 = zext i7 %select_ln1494_28 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:133  %icmp_ln1494_5 = icmp sgt i16 %data_5_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:134  %trunc_ln708_20 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_5_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:135  %tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_5_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:136  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_5_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:137  %zext_ln415_41 = zext i1 %tmp_217 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_41"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:138  %zext_ln415_42 = zext i1 %tmp_217 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_42"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:139  %trunc_ln415_29 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_5_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_29"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:140  %add_ln415_20 = add i8 %zext_ln415_41, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="add_ln415_20"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:141  %add_ln416_5 = add i7 %trunc_ln415_29, %zext_ln415_42

]]></Node>
<StgValue><ssdm name="add_ln416_5"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:142  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_20, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:143  %xor_ln416_29 = xor i1 %tmp_218, true

]]></Node>
<StgValue><ssdm name="xor_ln416_29"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:144  %and_ln416_5 = and i1 %tmp_216, %xor_ln416_29

]]></Node>
<StgValue><ssdm name="and_ln416_5"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:145  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_20, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:146  %p_Result_12_5 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_5_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_5"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
<literal name="and_ln416_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:147  %icmp_ln879_5 = icmp eq i5 %p_Result_12_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
<literal name="and_ln416_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:148  %icmp_ln768_5 = icmp eq i5 %p_Result_12_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_5"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:149  %select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_5, i1 %icmp_ln768_5

]]></Node>
<StgValue><ssdm name="select_ln777_5"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:150  %xor_ln785_5 = xor i1 %select_ln777_5, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:151  %or_ln340_5 = or i1 %tmp_219, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:152  %select_ln340_5 = select i1 %or_ln340_5, i7 -1, i7 %add_ln416_5

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:153  %select_ln1494_29 = select i1 %icmp_ln1494_5, i7 %select_ln340_5, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_29"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:154  %zext_ln1494_5 = zext i7 %select_ln1494_29 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:155  %icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:156  %trunc_ln708_21 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_6_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:157  %tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:158  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:159  %zext_ln415_43 = zext i1 %tmp_221 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_43"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:160  %zext_ln415_44 = zext i1 %tmp_221 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_44"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:161  %trunc_ln415_30 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_6_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_30"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:162  %add_ln415_21 = add i8 %zext_ln415_43, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="add_ln415_21"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:163  %add_ln416_6 = add i7 %trunc_ln415_30, %zext_ln415_44

]]></Node>
<StgValue><ssdm name="add_ln416_6"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:164  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_21, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:165  %xor_ln416_30 = xor i1 %tmp_222, true

]]></Node>
<StgValue><ssdm name="xor_ln416_30"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:166  %and_ln416_6 = and i1 %tmp_220, %xor_ln416_30

]]></Node>
<StgValue><ssdm name="and_ln416_6"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:167  %tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_21, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:168  %p_Result_12_6 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_6_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_6"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
<literal name="and_ln416_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:169  %icmp_ln879_6 = icmp eq i5 %p_Result_12_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
<literal name="and_ln416_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:170  %icmp_ln768_6 = icmp eq i5 %p_Result_12_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:171  %select_ln777_6 = select i1 %and_ln416_6, i1 %icmp_ln879_6, i1 %icmp_ln768_6

]]></Node>
<StgValue><ssdm name="select_ln777_6"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:172  %xor_ln785_6 = xor i1 %select_ln777_6, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:173  %or_ln340_6 = or i1 %tmp_223, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:174  %select_ln340_6 = select i1 %or_ln340_6, i7 -1, i7 %add_ln416_6

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:175  %select_ln1494_30 = select i1 %icmp_ln1494_6, i7 %select_ln340_6, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_30"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:176  %zext_ln1494_6 = zext i7 %select_ln1494_30 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:177  %icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:178  %trunc_ln708_22 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_7_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:179  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:180  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:181  %zext_ln415_45 = zext i1 %tmp_225 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_45"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:182  %zext_ln415_46 = zext i1 %tmp_225 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_46"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:183  %trunc_ln415_31 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_7_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_31"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:184  %add_ln415_22 = add i8 %zext_ln415_45, %trunc_ln708_22

]]></Node>
<StgValue><ssdm name="add_ln415_22"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:185  %add_ln416_7 = add i7 %trunc_ln415_31, %zext_ln415_46

]]></Node>
<StgValue><ssdm name="add_ln416_7"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:186  %tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_22, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:187  %xor_ln416_31 = xor i1 %tmp_226, true

]]></Node>
<StgValue><ssdm name="xor_ln416_31"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:188  %and_ln416_7 = and i1 %tmp_224, %xor_ln416_31

]]></Node>
<StgValue><ssdm name="and_ln416_7"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:189  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_22, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:190  %p_Result_12_7 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_7_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_7"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
<literal name="and_ln416_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:191  %icmp_ln879_7 = icmp eq i5 %p_Result_12_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
<literal name="and_ln416_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:192  %icmp_ln768_7 = icmp eq i5 %p_Result_12_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_7"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:193  %select_ln777_7 = select i1 %and_ln416_7, i1 %icmp_ln879_7, i1 %icmp_ln768_7

]]></Node>
<StgValue><ssdm name="select_ln777_7"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:194  %xor_ln785_7 = xor i1 %select_ln777_7, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:195  %or_ln340_7 = or i1 %tmp_227, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:196  %select_ln340_7 = select i1 %or_ln340_7, i7 -1, i7 %add_ln416_7

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:197  %select_ln1494_31 = select i1 %icmp_ln1494_7, i7 %select_ln340_7, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_31"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:198  %zext_ln1494_7 = zext i7 %select_ln1494_31 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_7"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:199  %icmp_ln1494_8 = icmp sgt i16 %data_8_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:200  %trunc_ln708_23 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_8_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:201  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:202  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:203  %zext_ln415_47 = zext i1 %tmp_229 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_47"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:204  %zext_ln415_48 = zext i1 %tmp_229 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_48"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:205  %trunc_ln415_32 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_8_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_32"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:206  %add_ln415_23 = add i8 %zext_ln415_47, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="add_ln415_23"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:207  %add_ln416_8 = add i7 %trunc_ln415_32, %zext_ln415_48

]]></Node>
<StgValue><ssdm name="add_ln416_8"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:208  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_23, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:209  %xor_ln416_32 = xor i1 %tmp_230, true

]]></Node>
<StgValue><ssdm name="xor_ln416_32"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:210  %and_ln416_8 = and i1 %tmp_228, %xor_ln416_32

]]></Node>
<StgValue><ssdm name="and_ln416_8"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:211  %tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_23, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:212  %p_Result_12_8 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_8_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_8"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
<literal name="and_ln416_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:213  %icmp_ln879_8 = icmp eq i5 %p_Result_12_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_8"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
<literal name="and_ln416_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:214  %icmp_ln768_8 = icmp eq i5 %p_Result_12_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_8"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:215  %select_ln777_8 = select i1 %and_ln416_8, i1 %icmp_ln879_8, i1 %icmp_ln768_8

]]></Node>
<StgValue><ssdm name="select_ln777_8"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:216  %xor_ln785_8 = xor i1 %select_ln777_8, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:217  %or_ln340_8 = or i1 %tmp_231, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:218  %select_ln340_8 = select i1 %or_ln340_8, i7 -1, i7 %add_ln416_8

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:219  %select_ln1494_32 = select i1 %icmp_ln1494_8, i7 %select_ln340_8, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_32"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:220  %zext_ln1494_8 = zext i7 %select_ln1494_32 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_8"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:221  %icmp_ln1494_9 = icmp sgt i16 %data_9_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:222  %trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_9_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:223  %tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:224  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:225  %zext_ln415_49 = zext i1 %tmp_233 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_49"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:226  %zext_ln415_50 = zext i1 %tmp_233 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_50"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:227  %trunc_ln415_33 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_9_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_33"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:228  %add_ln415_24 = add i8 %zext_ln415_49, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln415_24"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:229  %add_ln416_9 = add i7 %trunc_ln415_33, %zext_ln415_50

]]></Node>
<StgValue><ssdm name="add_ln416_9"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:230  %tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_24, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:231  %xor_ln416_33 = xor i1 %tmp_234, true

]]></Node>
<StgValue><ssdm name="xor_ln416_33"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:232  %and_ln416_9 = and i1 %tmp_232, %xor_ln416_33

]]></Node>
<StgValue><ssdm name="and_ln416_9"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:233  %tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_24, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:234  %p_Result_12_9 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_9_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_9"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
<literal name="and_ln416_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:235  %icmp_ln879_9 = icmp eq i5 %p_Result_12_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_9"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
<literal name="and_ln416_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:236  %icmp_ln768_9 = icmp eq i5 %p_Result_12_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_9"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:237  %select_ln777_9 = select i1 %and_ln416_9, i1 %icmp_ln879_9, i1 %icmp_ln768_9

]]></Node>
<StgValue><ssdm name="select_ln777_9"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:238  %xor_ln785_9 = xor i1 %select_ln777_9, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:239  %or_ln340_9 = or i1 %tmp_235, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:240  %select_ln340_9 = select i1 %or_ln340_9, i7 -1, i7 %add_ln416_9

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:241  %select_ln1494_33 = select i1 %icmp_ln1494_9, i7 %select_ln340_9, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_33"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:242  %zext_ln1494_9 = zext i7 %select_ln1494_33 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_9"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:243  %icmp_ln1494_10 = icmp sgt i16 %data_10_V_read11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:244  %trunc_ln708_24 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_10_V_read11, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:245  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read11, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:246  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read11, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:247  %zext_ln415_51 = zext i1 %tmp_237 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_51"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:248  %zext_ln415_52 = zext i1 %tmp_237 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_52"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:249  %trunc_ln415_34 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_10_V_read11, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_34"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:250  %add_ln415_25 = add i8 %zext_ln415_51, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="add_ln415_25"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:251  %add_ln416_10 = add i7 %trunc_ln415_34, %zext_ln415_52

]]></Node>
<StgValue><ssdm name="add_ln416_10"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:252  %tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_25, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:253  %xor_ln416_34 = xor i1 %tmp_238, true

]]></Node>
<StgValue><ssdm name="xor_ln416_34"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:254  %and_ln416_10 = and i1 %tmp_236, %xor_ln416_34

]]></Node>
<StgValue><ssdm name="and_ln416_10"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:255  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_25, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:256  %p_Result_12_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_10_V_read11, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_s"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
<literal name="and_ln416_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:257  %icmp_ln879_10 = icmp eq i5 %p_Result_12_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_10"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
<literal name="and_ln416_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:258  %icmp_ln768_10 = icmp eq i5 %p_Result_12_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_10"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:259  %select_ln777_10 = select i1 %and_ln416_10, i1 %icmp_ln879_10, i1 %icmp_ln768_10

]]></Node>
<StgValue><ssdm name="select_ln777_10"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:260  %xor_ln785_10 = xor i1 %select_ln777_10, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:261  %or_ln340_10 = or i1 %tmp_239, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:262  %select_ln340_10 = select i1 %or_ln340_10, i7 -1, i7 %add_ln416_10

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:263  %select_ln1494_34 = select i1 %icmp_ln1494_10, i7 %select_ln340_10, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_34"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:264  %zext_ln1494_10 = zext i7 %select_ln1494_34 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_10"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:265  %icmp_ln1494_11 = icmp sgt i16 %data_11_V_read12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:266  %trunc_ln708_25 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_11_V_read12, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:267  %tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read12, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:268  %tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read12, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:269  %zext_ln415_53 = zext i1 %tmp_241 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_53"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:270  %zext_ln415_54 = zext i1 %tmp_241 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_54"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:271  %trunc_ln415_35 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_11_V_read12, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_35"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:272  %add_ln415_26 = add i8 %zext_ln415_53, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="add_ln415_26"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:273  %add_ln416_11 = add i7 %trunc_ln415_35, %zext_ln415_54

]]></Node>
<StgValue><ssdm name="add_ln416_11"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:274  %tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_26, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:275  %xor_ln416_35 = xor i1 %tmp_242, true

]]></Node>
<StgValue><ssdm name="xor_ln416_35"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:276  %and_ln416_11 = and i1 %tmp_240, %xor_ln416_35

]]></Node>
<StgValue><ssdm name="and_ln416_11"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:277  %tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_26, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:278  %p_Result_12_10 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_11_V_read12, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_10"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
<literal name="and_ln416_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:279  %icmp_ln879_11 = icmp eq i5 %p_Result_12_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_11"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
<literal name="and_ln416_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:280  %icmp_ln768_11 = icmp eq i5 %p_Result_12_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_11"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:281  %select_ln777_11 = select i1 %and_ln416_11, i1 %icmp_ln879_11, i1 %icmp_ln768_11

]]></Node>
<StgValue><ssdm name="select_ln777_11"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:282  %xor_ln785_11 = xor i1 %select_ln777_11, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:283  %or_ln340_11 = or i1 %tmp_243, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:284  %select_ln340_11 = select i1 %or_ln340_11, i7 -1, i7 %add_ln416_11

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:285  %select_ln1494_35 = select i1 %icmp_ln1494_11, i7 %select_ln340_11, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_35"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:286  %zext_ln1494_11 = zext i7 %select_ln1494_35 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_11"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:287  %icmp_ln1494_12 = icmp sgt i16 %data_12_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:288  %trunc_ln708_26 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_12_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:289  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:290  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:291  %zext_ln415_55 = zext i1 %tmp_245 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_55"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:292  %zext_ln415_56 = zext i1 %tmp_245 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_56"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:293  %trunc_ln415_36 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_12_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_36"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:294  %add_ln415_27 = add i8 %zext_ln415_55, %trunc_ln708_26

]]></Node>
<StgValue><ssdm name="add_ln415_27"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:295  %add_ln416_12 = add i7 %trunc_ln415_36, %zext_ln415_56

]]></Node>
<StgValue><ssdm name="add_ln416_12"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:296  %tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_27, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:297  %xor_ln416_36 = xor i1 %tmp_246, true

]]></Node>
<StgValue><ssdm name="xor_ln416_36"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:298  %and_ln416_12 = and i1 %tmp_244, %xor_ln416_36

]]></Node>
<StgValue><ssdm name="and_ln416_12"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:299  %tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_27, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:300  %p_Result_12_11 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_12_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_11"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
<literal name="and_ln416_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:301  %icmp_ln879_12 = icmp eq i5 %p_Result_12_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_12"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
<literal name="and_ln416_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:302  %icmp_ln768_12 = icmp eq i5 %p_Result_12_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_12"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:303  %select_ln777_12 = select i1 %and_ln416_12, i1 %icmp_ln879_12, i1 %icmp_ln768_12

]]></Node>
<StgValue><ssdm name="select_ln777_12"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:304  %xor_ln785_12 = xor i1 %select_ln777_12, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:305  %or_ln340_12 = or i1 %tmp_247, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:306  %select_ln340_12 = select i1 %or_ln340_12, i7 -1, i7 %add_ln416_12

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:307  %select_ln1494_36 = select i1 %icmp_ln1494_12, i7 %select_ln340_12, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_36"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:308  %zext_ln1494_12 = zext i7 %select_ln1494_36 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_12"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:309  %icmp_ln1494_13 = icmp sgt i16 %data_13_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:310  %trunc_ln708_27 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_13_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:311  %tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_13_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:312  %tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_13_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:313  %zext_ln415_57 = zext i1 %tmp_249 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_57"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:314  %zext_ln415_58 = zext i1 %tmp_249 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_58"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:315  %trunc_ln415_37 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_13_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_37"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:316  %add_ln415_28 = add i8 %zext_ln415_57, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="add_ln415_28"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:317  %add_ln416_13 = add i7 %trunc_ln415_37, %zext_ln415_58

]]></Node>
<StgValue><ssdm name="add_ln416_13"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:318  %tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_28, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:319  %xor_ln416_37 = xor i1 %tmp_250, true

]]></Node>
<StgValue><ssdm name="xor_ln416_37"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:320  %and_ln416_13 = and i1 %tmp_248, %xor_ln416_37

]]></Node>
<StgValue><ssdm name="and_ln416_13"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:321  %tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_28, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:322  %p_Result_12_12 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_13_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_12"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
<literal name="and_ln416_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:323  %icmp_ln879_13 = icmp eq i5 %p_Result_12_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_13"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
<literal name="and_ln416_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:324  %icmp_ln768_13 = icmp eq i5 %p_Result_12_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_13"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:325  %select_ln777_13 = select i1 %and_ln416_13, i1 %icmp_ln879_13, i1 %icmp_ln768_13

]]></Node>
<StgValue><ssdm name="select_ln777_13"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:326  %xor_ln785_13 = xor i1 %select_ln777_13, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:327  %or_ln340_13 = or i1 %tmp_251, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:328  %select_ln340_13 = select i1 %or_ln340_13, i7 -1, i7 %add_ln416_13

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:329  %select_ln1494_37 = select i1 %icmp_ln1494_13, i7 %select_ln340_13, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_37"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:330  %zext_ln1494_13 = zext i7 %select_ln1494_37 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_13"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:331  %icmp_ln1494_14 = icmp sgt i16 %data_14_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:332  %trunc_ln708_28 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_14_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:333  %tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:334  %tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:335  %zext_ln415_59 = zext i1 %tmp_253 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_59"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:336  %zext_ln415_60 = zext i1 %tmp_253 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_60"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:337  %trunc_ln415_38 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_14_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_38"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:338  %add_ln415_29 = add i8 %zext_ln415_59, %trunc_ln708_28

]]></Node>
<StgValue><ssdm name="add_ln415_29"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:339  %add_ln416_14 = add i7 %trunc_ln415_38, %zext_ln415_60

]]></Node>
<StgValue><ssdm name="add_ln416_14"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:340  %tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_29, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:341  %xor_ln416_38 = xor i1 %tmp_254, true

]]></Node>
<StgValue><ssdm name="xor_ln416_38"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:342  %and_ln416_14 = and i1 %tmp_252, %xor_ln416_38

]]></Node>
<StgValue><ssdm name="and_ln416_14"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:343  %tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_29, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:344  %p_Result_12_13 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_14_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_13"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
<literal name="and_ln416_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:345  %icmp_ln879_14 = icmp eq i5 %p_Result_12_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_14"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
<literal name="and_ln416_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:346  %icmp_ln768_14 = icmp eq i5 %p_Result_12_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_14"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:347  %select_ln777_14 = select i1 %and_ln416_14, i1 %icmp_ln879_14, i1 %icmp_ln768_14

]]></Node>
<StgValue><ssdm name="select_ln777_14"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:348  %xor_ln785_14 = xor i1 %select_ln777_14, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:349  %or_ln340_14 = or i1 %tmp_255, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:350  %select_ln340_14 = select i1 %or_ln340_14, i7 -1, i7 %add_ln416_14

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:351  %select_ln1494_38 = select i1 %icmp_ln1494_14, i7 %select_ln340_14, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_38"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:352  %zext_ln1494_14 = zext i7 %select_ln1494_38 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_14"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:353  %icmp_ln1494_15 = icmp sgt i16 %data_15_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:354  %trunc_ln708_29 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_15_V_read_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:355  %tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:356  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:357  %zext_ln415_61 = zext i1 %tmp_257 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_61"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:358  %zext_ln415_62 = zext i1 %tmp_257 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_62"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:359  %trunc_ln415_39 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_15_V_read_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_39"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:360  %add_ln415_30 = add i8 %zext_ln415_61, %trunc_ln708_29

]]></Node>
<StgValue><ssdm name="add_ln415_30"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:361  %add_ln416_15 = add i7 %trunc_ln415_39, %zext_ln415_62

]]></Node>
<StgValue><ssdm name="add_ln416_15"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:362  %tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_30, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:363  %xor_ln416_39 = xor i1 %tmp_258, true

]]></Node>
<StgValue><ssdm name="xor_ln416_39"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:364  %and_ln416_15 = and i1 %tmp_256, %xor_ln416_39

]]></Node>
<StgValue><ssdm name="and_ln416_15"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:365  %tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_30, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:366  %p_Result_12_14 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_15_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_14"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
<literal name="and_ln416_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:367  %icmp_ln879_15 = icmp eq i5 %p_Result_12_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_15"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
<literal name="and_ln416_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:368  %icmp_ln768_15 = icmp eq i5 %p_Result_12_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_15"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:369  %select_ln777_15 = select i1 %and_ln416_15, i1 %icmp_ln879_15, i1 %icmp_ln768_15

]]></Node>
<StgValue><ssdm name="select_ln777_15"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:370  %xor_ln785_15 = xor i1 %select_ln777_15, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:371  %or_ln340_15 = or i1 %tmp_259, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:372  %select_ln340_15 = select i1 %or_ln340_15, i7 -1, i7 %add_ln416_15

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:373  %select_ln1494_39 = select i1 %icmp_ln1494_15, i7 %select_ln340_15, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_39"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:374  %zext_ln1494_15 = zext i7 %select_ln1494_39 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_15"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:375  %icmp_ln1494_16 = icmp sgt i16 %data_16_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:376  %trunc_ln708_30 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_16_V_read_2, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:377  %tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_16_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:378  %tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_16_V_read_2, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:379  %zext_ln415_63 = zext i1 %tmp_261 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_63"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:380  %zext_ln415_64 = zext i1 %tmp_261 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_64"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:381  %trunc_ln415_40 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_16_V_read_2, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_40"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:382  %add_ln415_31 = add i8 %zext_ln415_63, %trunc_ln708_30

]]></Node>
<StgValue><ssdm name="add_ln415_31"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:383  %add_ln416_16 = add i7 %trunc_ln415_40, %zext_ln415_64

]]></Node>
<StgValue><ssdm name="add_ln416_16"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:384  %tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_31, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:385  %xor_ln416_40 = xor i1 %tmp_262, true

]]></Node>
<StgValue><ssdm name="xor_ln416_40"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:386  %and_ln416_16 = and i1 %tmp_260, %xor_ln416_40

]]></Node>
<StgValue><ssdm name="and_ln416_16"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:387  %tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_31, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:388  %p_Result_12_15 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_16_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_15"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
<literal name="and_ln416_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:389  %icmp_ln879_16 = icmp eq i5 %p_Result_12_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_16"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
<literal name="and_ln416_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:390  %icmp_ln768_16 = icmp eq i5 %p_Result_12_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_16"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:391  %select_ln777_16 = select i1 %and_ln416_16, i1 %icmp_ln879_16, i1 %icmp_ln768_16

]]></Node>
<StgValue><ssdm name="select_ln777_16"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:392  %xor_ln785_16 = xor i1 %select_ln777_16, true

]]></Node>
<StgValue><ssdm name="xor_ln785_16"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:393  %or_ln340_16 = or i1 %tmp_263, %xor_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:394  %select_ln340_16 = select i1 %or_ln340_16, i7 -1, i7 %add_ln416_16

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:395  %select_ln1494_40 = select i1 %icmp_ln1494_16, i7 %select_ln340_16, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_40"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:396  %zext_ln1494_16 = zext i7 %select_ln1494_40 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_16"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:397  %icmp_ln1494_17 = icmp sgt i16 %data_17_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:398  %trunc_ln708_31 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_17_V_read_2, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:399  %tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_17_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:400  %tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_17_V_read_2, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:401  %zext_ln415_65 = zext i1 %tmp_265 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_65"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:402  %zext_ln415_66 = zext i1 %tmp_265 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_66"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:403  %trunc_ln415_41 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_17_V_read_2, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_41"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:404  %add_ln415_32 = add i8 %zext_ln415_65, %trunc_ln708_31

]]></Node>
<StgValue><ssdm name="add_ln415_32"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:405  %add_ln416_17 = add i7 %trunc_ln415_41, %zext_ln415_66

]]></Node>
<StgValue><ssdm name="add_ln416_17"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:406  %tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_32, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:407  %xor_ln416_41 = xor i1 %tmp_266, true

]]></Node>
<StgValue><ssdm name="xor_ln416_41"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:408  %and_ln416_17 = and i1 %tmp_264, %xor_ln416_41

]]></Node>
<StgValue><ssdm name="and_ln416_17"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:409  %tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_32, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:410  %p_Result_12_16 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_17_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_16"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
<literal name="and_ln416_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:411  %icmp_ln879_17 = icmp eq i5 %p_Result_12_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_17"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
<literal name="and_ln416_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:412  %icmp_ln768_17 = icmp eq i5 %p_Result_12_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_17"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:413  %select_ln777_17 = select i1 %and_ln416_17, i1 %icmp_ln879_17, i1 %icmp_ln768_17

]]></Node>
<StgValue><ssdm name="select_ln777_17"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:414  %xor_ln785_17 = xor i1 %select_ln777_17, true

]]></Node>
<StgValue><ssdm name="xor_ln785_17"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:415  %or_ln340_17 = or i1 %tmp_267, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:416  %select_ln340_17 = select i1 %or_ln340_17, i7 -1, i7 %add_ln416_17

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:417  %select_ln1494_41 = select i1 %icmp_ln1494_17, i7 %select_ln340_17, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_41"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:418  %zext_ln1494_17 = zext i7 %select_ln1494_41 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_17"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:419  %icmp_ln1494_18 = icmp sgt i16 %data_18_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:420  %trunc_ln708_32 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_18_V_read_2, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:421  %tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_18_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:422  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_18_V_read_2, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:423  %zext_ln415_67 = zext i1 %tmp_269 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_67"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:424  %zext_ln415_68 = zext i1 %tmp_269 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_68"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:425  %trunc_ln415_42 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_18_V_read_2, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_42"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:426  %add_ln415_33 = add i8 %zext_ln415_67, %trunc_ln708_32

]]></Node>
<StgValue><ssdm name="add_ln415_33"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:427  %add_ln416_18 = add i7 %trunc_ln415_42, %zext_ln415_68

]]></Node>
<StgValue><ssdm name="add_ln416_18"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:428  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_33, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:429  %xor_ln416_42 = xor i1 %tmp_270, true

]]></Node>
<StgValue><ssdm name="xor_ln416_42"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:430  %and_ln416_18 = and i1 %tmp_268, %xor_ln416_42

]]></Node>
<StgValue><ssdm name="and_ln416_18"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:431  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_33, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:432  %p_Result_12_17 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_18_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_17"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
<literal name="and_ln416_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:433  %icmp_ln879_18 = icmp eq i5 %p_Result_12_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_18"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
<literal name="and_ln416_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:434  %icmp_ln768_18 = icmp eq i5 %p_Result_12_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_18"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:435  %select_ln777_18 = select i1 %and_ln416_18, i1 %icmp_ln879_18, i1 %icmp_ln768_18

]]></Node>
<StgValue><ssdm name="select_ln777_18"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:436  %xor_ln785_18 = xor i1 %select_ln777_18, true

]]></Node>
<StgValue><ssdm name="xor_ln785_18"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:437  %or_ln340_18 = or i1 %tmp_271, %xor_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:438  %select_ln340_18 = select i1 %or_ln340_18, i7 -1, i7 %add_ln416_18

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:439  %select_ln1494_42 = select i1 %icmp_ln1494_18, i7 %select_ln340_18, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_42"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:440  %zext_ln1494_18 = zext i7 %select_ln1494_42 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_18"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:441  %icmp_ln1494_19 = icmp sgt i16 %data_19_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:442  %trunc_ln708_33 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_19_V_read_2, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:443  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_19_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:444  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_19_V_read_2, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="1">
<![CDATA[
hls_label_21:445  %zext_ln415_69 = zext i1 %tmp_273 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_69"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="1">
<![CDATA[
hls_label_21:446  %zext_ln415_70 = zext i1 %tmp_273 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_70"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:447  %trunc_ln415_43 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_19_V_read_2, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_43"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:448  %add_ln415_34 = add i8 %zext_ln415_69, %trunc_ln708_33

]]></Node>
<StgValue><ssdm name="add_ln415_34"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:449  %add_ln416_19 = add i7 %trunc_ln415_43, %zext_ln415_70

]]></Node>
<StgValue><ssdm name="add_ln416_19"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:450  %tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_34, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:451  %xor_ln416_43 = xor i1 %tmp_274, true

]]></Node>
<StgValue><ssdm name="xor_ln416_43"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:452  %and_ln416_19 = and i1 %tmp_272, %xor_ln416_43

]]></Node>
<StgValue><ssdm name="and_ln416_19"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_21:453  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_34, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:454  %p_Result_12_18 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_19_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12_18"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
<literal name="and_ln416_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:455  %icmp_ln879_19 = icmp eq i5 %p_Result_12_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_19"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
<literal name="and_ln416_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:456  %icmp_ln768_19 = icmp eq i5 %p_Result_12_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_19"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_21:457  %select_ln777_19 = select i1 %and_ln416_19, i1 %icmp_ln879_19, i1 %icmp_ln768_19

]]></Node>
<StgValue><ssdm name="select_ln777_19"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:458  %xor_ln785_19 = xor i1 %select_ln777_19, true

]]></Node>
<StgValue><ssdm name="xor_ln785_19"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:459  %or_ln340_19 = or i1 %tmp_275, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:460  %select_ln340_19 = select i1 %or_ln340_19, i7 -1, i7 %add_ln416_19

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:461  %select_ln1494_43 = select i1 %icmp_ln1494_19, i7 %select_ln340_19, i7 0

]]></Node>
<StgValue><ssdm name="select_ln1494_43"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="7">
<![CDATA[
hls_label_21:462  %zext_ln1494_19 = zext i7 %select_ln1494_43 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_19"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:463  %mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %zext_ln1494, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:464  %mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %zext_ln1494_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:465  %mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %zext_ln1494_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:466  %mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %zext_ln1494_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:467  %mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %zext_ln1494_4, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:468  %mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %zext_ln1494_5, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:469  %mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %zext_ln1494_6, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:470  %mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %zext_ln1494_7, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:471  %mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %zext_ln1494_8, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:472  %mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %zext_ln1494_9, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:473  %mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %zext_ln1494_10, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:474  %mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %zext_ln1494_11, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:475  %mrv_12 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11, i8 %zext_ln1494_12, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:476  %mrv_13 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_12, i8 %zext_ln1494_13, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:477  %mrv_14 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_13, i8 %zext_ln1494_14, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:478  %mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_14, i8 %zext_ln1494_15, 15

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:479  %mrv_15 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s, i8 %zext_ln1494_16, 16

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:480  %mrv_16 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_15, i8 %zext_ln1494_17, 17

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:481  %mrv_17 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_16, i8 %zext_ln1494_18, 18

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="160" op_0_bw="160" op_1_bw="8">
<![CDATA[
hls_label_21:482  %mrv_18 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_17, i8 %zext_ln1494_19, 19

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="160">
<![CDATA[
hls_label_21:483  ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_18

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
