/*
 * Copyright (c) 2014 MediaTek Inc.
 * Author: Eddie Huang <eddie.huang@mediatek.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/reset-controller/mt8173-resets.h>
#include <dt-bindings/clock/mt8173-clk.h>
#include "mt8173-pinfunc.h"
#include <dt-bindings/iommu/mt8173-iommu-port.h>

/ {
	compatible = "mediatek,mt8173";
	interrupt-parent = <&sysirq>;
	#address-cells = <2>;
	#size-cells = <2>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu2>;
				};
				core1 {
					cpu = <&cpu3>;
				};
			};
		};

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x000>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x001>;
			enable-method = "psci";
		};

		cpu2: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a57";
			reg = <0x100>;
			enable-method = "psci";
		};

		cpu3: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a57";
			reg = <0x101>;
			enable-method = "psci";
		};
	};

	psci {
		compatible = "arm,psci";
		method = "smc";
		cpu_suspend   = <0x84000001>;
		cpu_off	      = <0x84000002>;
		cpu_on	      = <0x84000003>;
	};

	clocks {
		clk_null: clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};

		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};

		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
	};

	uart_clk: dummy26m {
		compatible = "fixed-clock";
		clock-frequency = <26000000>;
		#clock-cells = <0>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13
			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14
			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11
			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10
			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		syscfg_pctl_a: syscfg_pctl_a@10005000 {
			compatible = "mediatek,mt8173-pctl-a-syscfg", "syscon";
			reg = <0 0x10005000 0 0x1000>;
		};

		topckgen: topckgen@10000000 {
			compatible = "mediatek,mt8173-topckgen";
			reg = <0 0x10000000 0 0x1000>;
			#clock-cells = <1>;
		};

		infracfg: infracfg@10001000 {
			compatible = "mediatek,mt8173-infracfg", "syscon";
			reg = <0 0x10001000 0 0x1000>;
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		scpsys: scpsys@10001000 {
			compatible = "mediatek,mt8173-scpsys";
			reg = <0 0x10001000 0 0x1000>, <0 0x10006000 0 0x1000>, <0 0x13fff000 0 0x1000>;
			#clock-cells = <1>;
		};

		pericfg: pericfg@10003000 {
			compatible = "mediatek,mt8173-pericfg", "syscon";
			reg = <0 0x10003000 0 0x1000>;
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		audiosys: audiosys@112200000 {
			compatible = "mediatek,mt8173-audiosys", "syscon";
			reg = <0 0x11220000 0 0x1000>;
			#clock-cells = <1>;
		};

		mfgsys: mfgsys@13fff000 {
			compatible = "mediatek,mt8173-mfgsys", "syscon";
			reg = <0 0x13fff000 0 0x1000>;
			#clock-cells = <1>;
		};

		mmsys: mmsys@14000000 {
			compatible = "mediatek,mt8173-mmsys", "syscon";
			reg = <0 0x14000000 0 0x1000>;
			#clock-cells = <1>;
		};

		imgsys: imgsys@15000000 {
			compatible = "mediatek,mt8173-imgsys", "syscon";
			reg = <0 0x15000000 0 0x1000>;
			#clock-cells = <1>;
		};

		vdecsys: vdecsys@16000000 {
			compatible = "mediatek,mt8173-vdecsys", "syscon";
			reg = <0 0x16000000 0 0x1000>;
			#clock-cells = <1>;
		};

		vencsys: vencsys@18000000 {
			compatible = "mediatek,mt8173-vencsys", "syscon";
			reg = <0 0x18000000 0 0x1000>;
			#clock-cells = <1>;
		};

		vencltsys: vencltsys@19000000 {
			compatible = "mediatek,mt8173-vencltsys", "syscon";
			reg = <0 0x19000000 0 0x1000>;
			#clock-cells = <1>;
		};

		watchdog: watchdog@10007000 {
			compatible = "mediatek,mt8173-watchdog","mediatek,mt6589-wdt";
			reg = <0 0x10007000 0 0x100>;
		};

		pwrap: pwrap@1000D000 {
			compatible = "mediatek,mt8173-pwrap";
			reg = <0 0x1000D000 0 0x1000>;
			reg-names = "pwrap";
			interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&infracfg MT8173_INFRA_PMIC_WRAP_RST>;
			reset-names = "pwrap";
			clocks = <&infracfg INFRA_PMICSPI>, <&infracfg INFRA_PMICWRAP>;
			clock-names = "spi", "wrap";
		};

		apmixedsys: apmixedsys@10209000 {
			compatible = "mediatek,mt8173-apmixedsys";
			reg = <0 0x10209000 0 0x1000>;
			#clock-cells = <1>;
		};

		sysirq: intpol-controller@10200620 {
			compatible = "mediatek,mt8173-sysirq",
					"mediatek,mt6577-sysirq";
			interrupt-controller;
			#interrupt-cells = <3>;
			interrupt-parent = <&gic>;
			reg = <0 0x10200620 0 0x20>;
		};

		gic: interrupt-controller@10220000 {
			compatible = "arm,gic-400";
			#interrupt-cells = <3>;
			interrupt-parent = <&gic>;
			interrupt-controller;
			reg = <0 0x10221000 0 0x1000>,
			      <0 0x10222000 0 0x2000>,
			      <0 0x10224000 0 0x2000>,
			      <0 0x10226000 0 0x2000>;
			interrupts = <GIC_PPI 9
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
		};

		pio: pinctrl@0x10005000 {
			compatible = "mediatek,mt8173-pinctrl";
			reg = <0 0x1000B000 0 0x1000>;
			mediatek,pctl-regmap = <&syscfg_pctl_a>;
			pins-are-numbered;
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
			#interrupt-cells = <2>;
			interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
						<GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
						<GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;

			mmc0_pins_default: mmc0default {
				pins_cmd_dat {
					pins = <MT8173_PIN_64_MSDC0_DAT7__FUNC_MSDC0_DAT7>,
						<MT8173_PIN_63_MSDC0_DAT6__FUNC_MSDC0_DAT6>,
						<MT8173_PIN_62_MSDC0_DAT5__FUNC_MSDC0_DAT5>,
						<MT8173_PIN_61_MSDC0_DAT4__FUNC_MSDC0_DAT4>,
						<MT8173_PIN_66_MSDC0_CMD__FUNC_MSDC0_CMD>,
						<MT8173_PIN_60_MSDC0_DAT3__FUNC_MSDC0_DAT3>,
						<MT8173_PIN_59_MSDC0_DAT2__FUNC_MSDC0_DAT2>,
						<MT8173_PIN_58_MSDC0_DAT1__FUNC_MSDC0_DAT1>,
						<MT8173_PIN_57_MSDC0_DAT0__FUNC_MSDC0_DAT0>,
						<MT8173_PIN_68_MSDC0_RST___FUNC_MSDC0_RSTB>;
					bias-pull-up;
				};
				pins_clk {
					pins =  <MT8173_PIN_65_MSDC0_CLK__FUNC_MSDC0_CLK>;
					bias-pull-down;
				};
			};

			mmc1_pins_default: mmc1default {
				pins_cmd_dat {
					pins = <MT8173_PIN_73_MSDC1_DAT0__FUNC_MSDC1_DAT0>,
						<MT8173_PIN_74_MSDC1_DAT1__FUNC_MSDC1_DAT1>,
						<MT8173_PIN_78_MSDC1_CMD__FUNC_MSDC1_CMD>,
						<MT8173_PIN_75_MSDC1_DAT2__FUNC_MSDC1_DAT2>,
						<MT8173_PIN_76_MSDC1_DAT3__FUNC_MSDC1_DAT3>;
					input-enable;
					drive-strength = <MTK_DRIVE_4mA>;
					bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
				};

				pins_clk {
					pins = <MT8173_PIN_77_MSDC1_CLK__FUNC_MSDC1_CLK>;
					bias-pull-down;
					drive-strength = <MTK_DRIVE_4mA>;
				};

				pins_insert {
					pins= <MT8173_PIN_132_I2S0_DATA1__FUNC_GPIO132>;
					bias-pull-up;
				};
			};

			mmc0_pins_uhs:  mmc0@0{
				pins_cmd_dat {
					pins = <MT8173_PIN_64_MSDC0_DAT7__FUNC_MSDC0_DAT7>,
						<MT8173_PIN_63_MSDC0_DAT6__FUNC_MSDC0_DAT6>,
						<MT8173_PIN_62_MSDC0_DAT5__FUNC_MSDC0_DAT5>,
						<MT8173_PIN_61_MSDC0_DAT4__FUNC_MSDC0_DAT4>,
						<MT8173_PIN_66_MSDC0_CMD__FUNC_MSDC0_CMD>,
						<MT8173_PIN_60_MSDC0_DAT3__FUNC_MSDC0_DAT3>,
						<MT8173_PIN_59_MSDC0_DAT2__FUNC_MSDC0_DAT2>,
						<MT8173_PIN_58_MSDC0_DAT1__FUNC_MSDC0_DAT1>,
						<MT8173_PIN_57_MSDC0_DAT0__FUNC_MSDC0_DAT0>,
						<MT8173_PIN_68_MSDC0_RST___FUNC_MSDC0_RSTB>;
					input-enable;
					drive-strength = <MTK_DRIVE_2mA>;
					bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
				};

				pins_clk {
					pins = <MT8173_PIN_65_MSDC0_CLK__FUNC_MSDC0_CLK>;
					drive-strength = <MTK_DRIVE_2mA>;
					bias-pull-down = <MTK_PUPD_SET_R1R0_01>;
				};
			};

			mmc1_pins_uhs: mmc1@0 {
				pins_cmd_dat {
					pins = <MT8173_PIN_73_MSDC1_DAT0__FUNC_MSDC1_DAT0>,
						<MT8173_PIN_74_MSDC1_DAT1__FUNC_MSDC1_DAT1>,
						<MT8173_PIN_78_MSDC1_CMD__FUNC_MSDC1_CMD>,
						<MT8173_PIN_75_MSDC1_DAT2__FUNC_MSDC1_DAT2>,
						<MT8173_PIN_76_MSDC1_DAT3__FUNC_MSDC1_DAT3>;
					input-enable;
					drive-strength = <MTK_DRIVE_4mA>;
					bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
				};

				pins_clk {
					pins = <MT8173_PIN_77_MSDC1_CLK__FUNC_MSDC1_CLK>;
					drive-strength = <MTK_DRIVE_4mA>;
					bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
				};
			};

			i2c0_pins_a: i2c0@0 {
				pins1 {
					pinmux = <MT8173_PIN_45_SDA0__FUNC_SDA0>,
						<MT8173_PIN_46_SCL0__FUNC_SCL0>;
					bias-disable;
				};
			};

			i2c1_pins_a: i2c1@0 {
				pins1 {
					pinmux = <MT8173_PIN_125_SDA1__FUNC_SDA1>,
						<MT8173_PIN_126_SCL1__FUNC_SCL1>;
					bias-disable;
				};
			};

			i2c2_pins_a: i2c2@0 {
				pins1 {
					pinmux = <MT8173_PIN_43_SDA2__FUNC_SDA2>,
						<MT8173_PIN_44_SCL2__FUNC_SCL2>;
					bias-disable;
				};
			};

			i2c3_pins_a: i2c3@0 {
				pins1 {
					pinmux = <MT8173_PIN_106_SDA3__FUNC_SDA3>,
						<MT8173_PIN_107_SCL3__FUNC_SCL3>;
					bias-disable;
				};
			};

			i2c4_pins_a: i2c4@0 {
				pins1 {
					pinmux = <MT8173_PIN_133_SDA4__FUNC_SDA4>,
						<MT8173_PIN_134_SCL4__FUNC_SCL4>;
					bias-disable;
				};
			};

			i2c6_pins_a: i2c6@0 {
				pins1 {
					pinmux = <MT8173_PIN_100_MSDC2_DAT0__FUNC_SDA5>,
						<MT8173_PIN_101_MSDC2_DAT1__FUNC_SCL5>;
					bias-disable;
				};
			};
		};

		i2c0: i2c@11007000 {
			compatible = "mediatek,mt8173-i2c";
			reg = <0 0x11007000 0 0x70>,
				<0 0x11000100 0 0x80>;
			interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_LOW>;
			clock-div = <16>;
			clocks = <&pericfg PERI_I2C2>, <&pericfg PERI_AP_DMA>;
			clock-names = "main", "dma";
		};

		i2c1: i2c@11008000 {
			compatible = "mediatek,mt8173-i2c";
			reg = <0 0x11008000 0 0x70>,
				<0 0x11000180 0 0x80>;
			interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_LOW>;
			clock-div = <16>;
			clocks = <&pericfg PERI_I2C2>, <&pericfg PERI_AP_DMA>;
			clock-names = "main", "dma";
		};

		i2c2: i2c@11009000 {
			compatible = "mediatek,mt8173-i2c";
			reg = <0 0x11009000 0 0x70>,
				<0 0x11000200 0 0x80>;
			interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_LOW>;
			clock-div = <16>;
			clocks = <&pericfg PERI_I2C2>, <&pericfg PERI_AP_DMA>;
			clock-names = "main", "dma";
		};

		i2c3: i2c3@0x11010000 {
			compatible = "mediatek,mt8173-i2c";
			reg = <0 0x11010000 0 0x70>,
				<0 0x11000280 0 0x80>;
			interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_LOW>;
			clock-div = <16>;
			clocks = <&pericfg PERI_I2C3>, <&pericfg PERI_AP_DMA>;
			clock-names = "main", "dma";
		};

		i2c4: i2c4@0x11011000 {
			compatible = "mediatek,mt8173-i2c";
			reg = <0 0x11011000 0 0x70>,
				<0 0x11000300 0 0x80>;
			interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_LOW>;
			clock-div = <16>;
			clocks = <&pericfg PERI_I2C4>, <&pericfg PERI_AP_DMA>;
			clock-names = "main", "dma";
		};

		i2c6: i2c6@0x11013000 {
			compatible = "mediatek,mt8173-i2c";
			reg = <0 0x11013000 0 0x70>,
				<0 0x11000080 0 0x80>;
			interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_LOW>;
			clock-div = <16>;
			clocks = <&pericfg PERI_I2C6>, <&pericfg PERI_AP_DMA>;
			clock-names = "main", "dma";
		};

		uart0: serial@11002000 {
			compatible = "mediatek,mt8173-uart",
					"mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x400>;
			interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&uart_clk>;
			status = "disabled";
		};

		uart1: serial@11003000 {
			compatible = "mediatek,mt8173-uart",
					"mediatek,mt6577-uart";
			reg = <0 0x11003000 0 0x400>;
			interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&uart_clk>;
			status = "disabled";
		};

		uart2: serial@11004000 {
			compatible = "mediatek,mt8173-uart",
					"mediatek,mt6577-uart";
			reg = <0 0x11004000 0 0x400>;
			interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&uart_clk>;
			status = "disabled";
		};

		uart3: serial@11005000 {
			compatible = "mediatek,mt8173-uart",
					"mediatek,mt6577-uart";
			reg = <0 0x11005000 0 0x400>;
			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&uart_clk>;
			status = "disabled";
		};

		iommu: mmsys_iommu@0x10205000 {
			compatible = "mediatek,mt8173-iommu";
			reg = <0 0x10205000 0 0x1000>,
			        <0 0x14021000 0 0x1000>,  /* LARB 0 */
				<0 0x16010000 0 0x1000>,  /* LARB 1 */
				<0 0x15001000 0 0x1000>,  /* LARB 2 */
				<0 0x18001000 0 0x1000>,  /* LARB 3 */
				<0 0x14027000 0 0x1000>,  /* LARB 4 */
				<0 0x19001000 0 0x1000>;  /* LARB 5 */
			interrupts = <0 139 0x8>;
			clocks = <&infracfg INFRA_M4U>;
			clock-names = "infra_m4u";
			iommu-cells = <1>;
		};

		mmc0: mmc@11230000 {
			compatible = "mediatek,mt8173-mmc","mediatek,mmc";
			reg = <0 0x11230000 0 0x108>;
			interrupts = <0 71 IRQ_TYPE_LEVEL_LOW>;
			core-power-supply = <&mt6397_vemc_3v3_reg>;
			io-power-supply = <&mt6397_vio18_reg>;
			clocks = <&perisys PERI_MSDC30_0>, <&apmixedsys APMIXED_MSDCPLL>;
			clock-names = "src_clk", "pll_clk";
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,mt8173-mmc","mediatek,mmc";
			reg = <0 0x11240000 0 0x108>;
			interrupts = <0 72 IRQ_TYPE_LEVEL_LOW>;
			core-power-supply = <&mt6397_vmch_reg>;
			io-power-supply = <&mt6397_vmc_reg>;
			clocks = <&perisys PERI_MSDC30_1>, <&apmixedsys APMIXED_MSDCPLL>;
			clock-names = "src_clk", "pll_clk";
		};

		audio: mt8173-afe-pcm@0x11220000  {
			compatible = "mediatek,mt8173-afe-pcm";
			#sound-dai-cells = <1>;
			reg = <0 0x11220000 0 0x1000>,
				  <0 0x11221000 0 0x9000>;
			afe-sram = "DL1";
			interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&audiosys AUD_AFE>,
			         <&audiosys AUD_HDMI>,
			         <&audiosys AUD_SPDF>,
			         <&audiosys AUD_22M>,
			         <&audiosys AUD_24M>,
			         <&audiosys AUD_APLL_TNR>,
			         <&audiosys AUD_APLL2_TNR>,
			         <&infracfg INFRA_AUDIO>,
			         <&topckgen TOP_AUDIO_SEL>,
			         <&topckgen TOP_AUD_INTBUS_SEL>,
			         <&topckgen TOP_AUD_1_SEL>,
			         <&topckgen TOP_AUD_2_SEL>,
			         <&topckgen TOP_APLL1_CK>,
			         <&topckgen TOP_APLL2_CK>,
			         <&scpsys SCP_SYS_AUDIO>,
			         <&clk26m>;
			clock-names = "aud_afe_clk",
			              "aud_hdmi_clk",
			              "aud_spdif_clk",
			              "aud_apll22m_clk",
			              "aud_apll24m_clk",
			              "aud_apll1_tuner_clk",
			              "aud_apll2_tuner_clk",
			              "infra_sys_audio_clk",
			              "top_pdn_audio",
			              "top_pdn_aud_intbus",
			              "top_audio_1_sel",
			              "top_audio_2_sel",
			              "top_apll1_ck",
			              "top_apll2_ck",
			              "scp_sys_audio",
			              "clk26m";
		};
	};

};

