module top_module (
    input clk,
    input reset,
    output [9:0] q);

    always @(posedge clk)
        q <= reset ? 0:(q == 999 ? 0 :  q+1);
            
endmodule
