# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided {C:/Users/chris/Documents/School/ECE385/Lab6/provided/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:26 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided" C:/Users/chris/Documents/School/ECE385/Lab6/provided/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 00:11:26 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided {C:/Users/chris/Documents/School/ECE385/Lab6/provided/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:26 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided" C:/Users/chris/Documents/School/ECE385/Lab6/provided/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 00:11:26 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided {C:/Users/chris/Documents/School/ECE385/Lab6/provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:26 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided" C:/Users/chris/Documents/School/ECE385/Lab6/provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 00:11:26 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided {C:/Users/chris/Documents/School/ECE385/Lab6/provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:26 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided" C:/Users/chris/Documents/School/ECE385/Lab6/provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 00:11:26 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided {C:/Users/chris/Documents/School/ECE385/Lab6/provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:26 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided" C:/Users/chris/Documents/School/ECE385/Lab6/provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 00:11:26 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided {C:/Users/chris/Documents/School/ECE385/Lab6/provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:27 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided" C:/Users/chris/Documents/School/ECE385/Lab6/provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 00:11:27 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided {C:/Users/chris/Documents/School/ECE385/Lab6/provided/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:27 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided" C:/Users/chris/Documents/School/ECE385/Lab6/provided/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:11:27 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6 {C:/Users/chris/Documents/School/ECE385/Lab6/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:27 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6" C:/Users/chris/Documents/School/ECE385/Lab6/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 00:11:27 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6 {C:/Users/chris/Documents/School/ECE385/Lab6/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:27 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6" C:/Users/chris/Documents/School/ECE385/Lab6/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 00:11:27 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6 {C:/Users/chris/Documents/School/ECE385/Lab6/bus.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:27 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6" C:/Users/chris/Documents/School/ECE385/Lab6/bus.sv 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 00:11:27 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6 {C:/Users/chris/Documents/School/ECE385/Lab6/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:27 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6" C:/Users/chris/Documents/School/ECE385/Lab6/alu.sv 
# -- Compiling module alu_unit
# 
# Top level modules:
# 	alu_unit
# End time: 00:11:27 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6 {C:/Users/chris/Documents/School/ECE385/Lab6/addr_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:27 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6" C:/Users/chris/Documents/School/ECE385/Lab6/addr_alu.sv 
# -- Compiling module addr_alu
# 
# Top level modules:
# 	addr_alu
# End time: 00:11:27 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6 {C:/Users/chris/Documents/School/ECE385/Lab6/ben.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:27 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6" C:/Users/chris/Documents/School/ECE385/Lab6/ben.sv 
# -- Compiling module ben_unit
# 
# Top level modules:
# 	ben_unit
# End time: 00:11:28 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided {C:/Users/chris/Documents/School/ECE385/Lab6/provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:28 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided" C:/Users/chris/Documents/School/ECE385/Lab6/provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 00:11:28 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6 {C:/Users/chris/Documents/School/ECE385/Lab6/pc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:28 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6" C:/Users/chris/Documents/School/ECE385/Lab6/pc.sv 
# -- Compiling module pc_unit
# 
# Top level modules:
# 	pc_unit
# End time: 00:11:28 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6 {C:/Users/chris/Documents/School/ECE385/Lab6/mdr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:28 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6" C:/Users/chris/Documents/School/ECE385/Lab6/mdr.sv 
# -- Compiling module mdr_unit
# 
# Top level modules:
# 	mdr_unit
# End time: 00:11:28 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6 {C:/Users/chris/Documents/School/ECE385/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:28 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6" C:/Users/chris/Documents/School/ECE385/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 00:11:28 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided {C:/Users/chris/Documents/School/ECE385/Lab6/provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:28 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided" C:/Users/chris/Documents/School/ECE385/Lab6/provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 00:11:28 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided {C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:28 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6/provided" C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 00:11:28 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/chris/Documents/School/ECE385/Lab6 {C:/Users/chris/Documents/School/ECE385/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:28 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chris/Documents/School/ECE385/Lab6" C:/Users/chris/Documents/School/ECE385/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:11:29 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:11:29 on Oct 11,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.bus
# Loading work.pc_unit
# Loading work.register
# Loading work.mdr_unit
# Loading work.reg_file
# Loading work.alu_unit
# Loading work.addr_alu
# Loading work.ben_unit
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
add wave -position insertpoint  \
sim:/testbench/Registers
restart -f
run -continue
# End time: 00:15:25 on Oct 11,2018, Elapsed time: 0:03:56
# Errors: 0, Warnings: 0
