Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.31 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.31 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: MipsPipelineCPU_Vga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MipsPipelineCPU_Vga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MipsPipelineCPU_Vga"
Output Format                      : NGC
Target Device                      : xc2vp30-7-ff896

---- Source Options
Top Module Name                    : MipsPipelineCPU_Vga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : MipsPipelineCPU_Vga.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../SRC/mux_2_to_1.v" in library work
Compiling verilog file "../SRC/adder_4bits.v" in library work
Module <mux_2_to_1> compiled
Compiling verilog file "../SRC/adder_32bits.v" in library work
Module <adder_4bits> compiled
Compiling verilog file "dff_lib.v" in library work
Module <adder_32bits> compiled
Module <d_ff> compiled
Module <d_ff_r> compiled
Compiling verilog file "../SRC/Registers.v" in library work
Module <d_ff_re> compiled
Compiling verilog file "../SRC/InstructionROM.v" in library work
Module <Registers> compiled
Compiling verilog file "../SRC/Decode.v" in library work
Module <InstructionROM> compiled
Compiling verilog file "../SRC/ALU.v" in library work
Module <Decode> compiled
Compiling verilog file "one_pulse.v" in library work
Module <ALU> compiled
Compiling verilog file "div_N.v" in library work
Module <one_pulse> compiled
Compiling verilog file "debouncer.v" in library work
Module <div_N> compiled
Compiling verilog file "brute_force_synchronizer.v" in library work
Module <debouncer> compiled
Compiling verilog file "../SRC/ff_lib.v" in library work
Module <brute_force_synchronizer> compiled
Module <dff> compiled
Module <dffr> compiled
Compiling verilog file "../SRC/IF.v" in library work
Module <dffre> compiled
Compiling verilog file "../SRC/ID.v" in library work
Module <IF> compiled
Compiling verilog file "../SRC/EX.v" in library work
Module <ID> compiled
Compiling verilog file "button_press_unit.v" in library work
Module <EX> compiled
Compiling verilog file "./DisplayROM.v" in library work
Module <button_press_unit> compiled
Compiling verilog file "./DataRAM.v" in library work
Module <DisplayROM> compiled
Compiling verilog file "../SRC/MipsPipelineCPU.v" in library work
Module <DataRAM> compiled
Compiling verilog file "svga_ctrl.v" in library work
Module <MipsPipelineCPU> compiled
Compiling verilog file "disp_ctrl.v" in library work
Module <svga_ctrl> compiled
Compiling verilog file "CLKgen.v" in library work
Module <disp_ctrl> compiled
Compiling verilog file "MipsPipelineCPU_Vga.v" in library work
Module <CLKgen> compiled
Module <MipsPipelineCPU_Vga> compiled
No errors in compilation
Analysis of file <"MipsPipelineCPU_Vga.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MipsPipelineCPU_Vga> in library <work>.

Analyzing hierarchy for module <CLKgen> in library <work>.

Analyzing hierarchy for module <MipsPipelineCPU> in library <work>.

Analyzing hierarchy for module <svga_ctrl> in library <work> with parameters.
	H_ACTIVE_PIXEL = "01100100000"
	H_BP_PIXEL = "00010101000"
	H_FP_PIXEL = "00000010000"
	H_SYNC_WIDTH = "00001010000"
	H_TOTAL_PIXEL = "10000101000"
	V_ACTIVE_LINE = "1001011000"
	V_BP_LINE = "0000010111"
	V_FP_LINE = "0000000001"
	V_SYNC_WIDTH = "0000000010"
	V_TOTAL_LINE = "1001110010"

Analyzing hierarchy for module <disp_ctrl> in library <work>.

Analyzing hierarchy for module <button_press_unit> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <IF> in library <work>.

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <ID> in library <work> with parameters.
	alu_beq = "01010"
	alu_bgez = "01100"
	alu_bgtz = "01101"
	alu_blez = "01110"
	alu_bltz = "01111"
	alu_bne = "01011"

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000010000000"

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001111"

Analyzing hierarchy for module <EX> in library <work>.

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000001000101"

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000111"

Analyzing hierarchy for module <dffre> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <div_N> in library <work> with parameters.
	n = "00000000000000000000000000010010"

Analyzing hierarchy for module <brute_force_synchronizer> in library <work>.

Analyzing hierarchy for module <debouncer> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <one_pulse> in library <work>.

Analyzing hierarchy for module <adder_32bits> in library <work>.

Analyzing hierarchy for module <InstructionROM> in library <work>.

Analyzing hierarchy for module <Decode> in library <work> with parameters.
	ADDIU_op = "001001"
	ADDI_op = "001000"
	ADDU_funct = "100001"
	ADD_funct = "100000"
	ANDI_op = "001100"
	AND_funct = "100100"
	BEQ_op = "000100"
	BGEZ_op = "000001"
	BGEZ_rt = "00001"
	BGTZ_op = "000111"
	BGTZ_rt = "00000"
	BLEZ_op = "000110"
	BLEZ_rt = "00000"
	BLTZ_op = "000001"
	BLTZ_rt = "00000"
	BNE_op = "000101"
	JR_funct = "001000"
	J_op = "000010"
	LW_op = "100011"
	NOR_funct = "100111"
	ORI_op = "001101"
	OR_funct = "100101"
	R_type_op = "000000"
	SLLV_funct = "000100"
	SLL_funct = "000000"
	SLTIU_op = "001011"
	SLTI_op = "001010"
	SLTU_funct = "101011"
	SLT_funct = "101010"
	SRAV_funct = "000111"
	SRA_funct = "000011"
	SRLV_funct = "000110"
	SRL_funct = "000010"
	SUBU_funct = "100011"
	SUB_funct = "100010"
	SW_op = "101011"
	XORI_op = "001110"
	XOR_funct = "100110"
	alu_add = "00000"
	alu_and = "00001"
	alu_andi = "00110"
	alu_beq = "01010"
	alu_bgez = "01100"
	alu_bgtz = "01101"
	alu_blez = "01110"
	alu_bltz = "01111"
	alu_bne = "01011"
	alu_jr = "01001"
	alu_nor = "00100"
	alu_or = "00011"
	alu_ori = "01000"
	alu_sll = "10000"
	alu_slt = "10011"
	alu_sltu = "10100"
	alu_sra = "10010"
	alu_srl = "10001"
	alu_sub = "00101"
	alu_xor = "00010"
	alu_xori = "00111"

Analyzing hierarchy for module <Registers> in library <work>.

Analyzing hierarchy for module <ALU> in library <work> with parameters.
	alu_add = "00000"
	alu_and = "00001"
	alu_andi = "00110"
	alu_beq = "01010"
	alu_bgez = "01100"
	alu_bgtz = "01101"
	alu_blez = "01110"
	alu_bltz = "01111"
	alu_bne = "01011"
	alu_jr = "01001"
	alu_nor = "00100"
	alu_or = "00011"
	alu_ori = "01000"
	alu_sll = "10000"
	alu_slt = "10011"
	alu_sltu = "10100"
	alu_sra = "10010"
	alu_srl = "10001"
	alu_sub = "00101"
	alu_xor = "00010"
	alu_xori = "00111"

Analyzing hierarchy for module <d_ff> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <d_ff_re> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <d_ff_re> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <d_ff_r> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <adder_4bits> in library <work>.

Analyzing hierarchy for module <mux_2_to_1> in library <work> with parameters.
	N = "00000000000000000000000000000100"

Analyzing hierarchy for module <adder_32bits> in library <work>.

Analyzing hierarchy for module <adder_4bits> in library <work>.

Analyzing hierarchy for module <mux_2_to_1> in library <work> with parameters.
	N = "00000000000000000000000000000100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MipsPipelineCPU_Vga>.
Module <MipsPipelineCPU_Vga> is correct for synthesis.
 
Analyzing module <CLKgen> in library <work>.
Module <CLKgen> is correct for synthesis.
 
Analyzing module <button_press_unit> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <button_press_unit> is correct for synthesis.
 
Analyzing module <div_N> in library <work>.
	n = 32'sb00000000000000000000000000010010
Module <div_N> is correct for synthesis.
 
Analyzing module <brute_force_synchronizer> in library <work>.
Module <brute_force_synchronizer> is correct for synthesis.
 
Analyzing module <d_ff> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <d_ff> is correct for synthesis.
 
Analyzing module <debouncer> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000011
Module <debouncer> is correct for synthesis.
 
Analyzing module <d_ff_re.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000011
Module <d_ff_re.1> is correct for synthesis.
 
Analyzing module <d_ff_re.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000010
Module <d_ff_re.2> is correct for synthesis.
 
Analyzing module <one_pulse> in library <work>.
Module <one_pulse> is correct for synthesis.
 
Analyzing module <d_ff_r> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <d_ff_r> is correct for synthesis.
 
Analyzing module <MipsPipelineCPU> in library <work>.
Module <MipsPipelineCPU> is correct for synthesis.
 
Analyzing module <IF> in library <work>.
Module <IF> is correct for synthesis.
 
Analyzing module <adder_32bits> in library <work>.
Module <adder_32bits> is correct for synthesis.
 
Analyzing module <adder_4bits> in library <work>.
Module <adder_4bits> is correct for synthesis.
 
Analyzing module <mux_2_to_1> in library <work>.
	N = 32'sb00000000000000000000000000000100
Module <mux_2_to_1> is correct for synthesis.
 
Analyzing module <InstructionROM> in library <work>.
Module <InstructionROM> is correct for synthesis.
 
Analyzing module <dffre.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000001000000
Module <dffre.1> is correct for synthesis.
 
Analyzing module <ID> in library <work>.
	alu_beq = 5'b01010
	alu_bgez = 5'b01100
	alu_bgtz = 5'b01101
	alu_blez = 5'b01110
	alu_bltz = 5'b01111
	alu_bne = 5'b01011
Module <ID> is correct for synthesis.
 
Analyzing module <Decode> in library <work>.
	ADDIU_op = 6'b001001
	ADDI_op = 6'b001000
	ADDU_funct = 6'b100001
	ADD_funct = 6'b100000
	ANDI_op = 6'b001100
	AND_funct = 6'b100100
	BEQ_op = 6'b000100
	BGEZ_op = 6'b000001
	BGEZ_rt = 5'b00001
	BGTZ_op = 6'b000111
	BGTZ_rt = 5'b00000
	BLEZ_op = 6'b000110
	BLEZ_rt = 5'b00000
	BLTZ_op = 6'b000001
	BLTZ_rt = 5'b00000
	BNE_op = 6'b000101
	JR_funct = 6'b001000
	J_op = 6'b000010
	LW_op = 6'b100011
	NOR_funct = 6'b100111
	ORI_op = 6'b001101
	OR_funct = 6'b100101
	R_type_op = 6'b000000
	SLLV_funct = 6'b000100
	SLL_funct = 6'b000000
	SLTIU_op = 6'b001011
	SLTI_op = 6'b001010
	SLTU_funct = 6'b101011
	SLT_funct = 6'b101010
	SRAV_funct = 6'b000111
	SRA_funct = 6'b000011
	SRLV_funct = 6'b000110
	SRL_funct = 6'b000010
	SUBU_funct = 6'b100011
	SUB_funct = 6'b100010
	SW_op = 6'b101011
	XORI_op = 6'b001110
	XOR_funct = 6'b100110
	alu_add = 5'b00000
	alu_and = 5'b00001
	alu_andi = 5'b00110
	alu_beq = 5'b01010
	alu_bgez = 5'b01100
	alu_bgtz = 5'b01101
	alu_blez = 5'b01110
	alu_bltz = 5'b01111
	alu_bne = 5'b01011
	alu_jr = 5'b01001
	alu_nor = 5'b00100
	alu_or = 5'b00011
	alu_ori = 5'b01000
	alu_sll = 5'b10000
	alu_slt = 5'b10011
	alu_sltu = 5'b10100
	alu_sra = 5'b10010
	alu_srl = 5'b10001
	alu_sub = 5'b00101
	alu_xor = 5'b00010
	alu_xori = 5'b00111
Module <Decode> is correct for synthesis.
 
Analyzing module <Registers> in library <work>.
Module <Registers> is correct for synthesis.
 
Analyzing module <dffre.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000010
Module <dffre.2> is correct for synthesis.
 
Analyzing module <dffre.3> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001000
Module <dffre.3> is correct for synthesis.
 
Analyzing module <dffre.4> in library <work>.
	WIDTH = 32'sb00000000000000000000000010000000
Module <dffre.4> is correct for synthesis.
 
Analyzing module <dffre.5> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001111
Module <dffre.5> is correct for synthesis.
 
Analyzing module <EX> in library <work>.
Module <EX> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
	alu_add = 5'b00000
	alu_and = 5'b00001
	alu_andi = 5'b00110
	alu_beq = 5'b01010
	alu_bgez = 5'b01100
	alu_bgtz = 5'b01101
	alu_blez = 5'b01110
	alu_bltz = 5'b01111
	alu_bne = 5'b01011
	alu_jr = 5'b01001
	alu_nor = 5'b00100
	alu_or = 5'b00011
	alu_ori = 5'b01000
	alu_sll = 5'b10000
	alu_slt = 5'b10011
	alu_sltu = 5'b10100
	alu_sra = 5'b10010
	alu_srl = 5'b10001
	alu_sub = 5'b00101
	alu_xor = 5'b00010
	alu_xori = 5'b00111
Module <ALU> is correct for synthesis.
 
Analyzing module <dffre.6> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <dffre.6> is correct for synthesis.
 
Analyzing module <dffre.7> in library <work>.
	WIDTH = 32'sb00000000000000000000000001000101
Module <dffre.7> is correct for synthesis.
 
Analyzing module <dffre.8> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000111
Module <dffre.8> is correct for synthesis.
 
Analyzing module <dffre.9> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100000
Module <dffre.9> is correct for synthesis.
 
Analyzing module <svga_ctrl> in library <work>.
	H_ACTIVE_PIXEL = 11'b01100100000
	H_BP_PIXEL = 11'b00010101000
	H_FP_PIXEL = 11'b00000010000
	H_SYNC_WIDTH = 11'b00001010000
	H_TOTAL_PIXEL = 11'b10000101000
	V_ACTIVE_LINE = 10'b1001011000
	V_BP_LINE = 10'b0000010111
	V_FP_LINE = 10'b0000000001
	V_SYNC_WIDTH = 10'b0000000010
	V_TOTAL_LINE = 10'b1001110010
Module <svga_ctrl> is correct for synthesis.
 
Analyzing module <disp_ctrl> in library <work>.
Module <disp_ctrl> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <svga_ctrl>.
    Related source file is "svga_ctrl.v".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 10-bit subtractor for signal <y_pos>.
    Found 1-bit register for signal <data_en_reg>.
    Found 11-bit comparator greatequal for signal <data_en_reg$cmp_ge0000> created at line 152.
    Found 10-bit comparator greatequal for signal <data_en_reg$cmp_ge0001> created at line 152.
    Found 11-bit comparator less for signal <data_en_reg$cmp_lt0000> created at line 152.
    Found 10-bit comparator less for signal <data_en_reg$cmp_lt0001> created at line 152.
    Found 1-bit register for signal <hsync_reg>.
    Found 11-bit comparator greatequal for signal <hsync_reg$cmp_ge0000> created at line 118.
    Found 10-bit up counter for signal <line_cnt_reg>.
    Found 11-bit up counter for signal <pixel_cnt_reg>.
    Found 1-bit register for signal <vsync_reg>.
    Found 10-bit comparator greatequal for signal <vsync_reg$cmp_ge0000> created at line 141.
    Found 10-bit subtractor for signal <x_pos_temp>.
    Found 10-bit subtractor for signal <x_pos_temp$addsub0000> created at line 171.
    Found 10-bit subtractor for signal <y_pos$addsub0000> created at line 175.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <svga_ctrl> synthesized.


Synthesizing Unit <div_N>.
    Related source file is "div_N.v".
    Found 18-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <div_N> synthesized.


Synthesizing Unit <d_ff>.
    Related source file is "dff_lib.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <d_ff> synthesized.


Synthesizing Unit <d_ff_re_1>.
    Related source file is "dff_lib.v".
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <d_ff_re_1> synthesized.


Synthesizing Unit <d_ff_re_2>.
    Related source file is "dff_lib.v".
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <d_ff_re_2> synthesized.


Synthesizing Unit <d_ff_r>.
    Related source file is "dff_lib.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <d_ff_r> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is "../SRC/ff_lib.v".
    Found 64-bit register for signal <q>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <dffre_2>.
    Related source file is "../SRC/ff_lib.v".
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <dffre_3>.
    Related source file is "../SRC/ff_lib.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre_3> synthesized.


Synthesizing Unit <dffre_4>.
    Related source file is "../SRC/ff_lib.v".
    Found 128-bit register for signal <q>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <dffre_4> synthesized.


Synthesizing Unit <dffre_5>.
    Related source file is "../SRC/ff_lib.v".
    Found 15-bit register for signal <q>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <dffre_5> synthesized.


Synthesizing Unit <dffre_6>.
    Related source file is "../SRC/ff_lib.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffre_6> synthesized.


Synthesizing Unit <dffre_7>.
    Related source file is "../SRC/ff_lib.v".
    Found 69-bit register for signal <q>.
    Summary:
	inferred  69 D-type flip-flop(s).
Unit <dffre_7> synthesized.


Synthesizing Unit <dffre_8>.
    Related source file is "../SRC/ff_lib.v".
    Found 7-bit register for signal <q>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <dffre_8> synthesized.


Synthesizing Unit <dffre_9>.
    Related source file is "../SRC/ff_lib.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <dffre_9> synthesized.


Synthesizing Unit <InstructionROM>.
    Related source file is "../SRC/InstructionROM.v".
    Found 16x32-bit ROM for signal <dout$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <InstructionROM> synthesized.


Synthesizing Unit <adder_4bits>.
    Related source file is "../SRC/adder_4bits.v".
    Found 4-bit xor2 for signal <s>.
Unit <adder_4bits> synthesized.


Synthesizing Unit <mux_2_to_1>.
    Related source file is "../SRC/mux_2_to_1.v".
Unit <mux_2_to_1> synthesized.


Synthesizing Unit <Decode>.
    Related source file is "../SRC/Decode.v".
WARNING:Xst:646 - Signal <Branch> is assigned but never used.
Unit <Decode> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "../SRC/Registers.v".
    Found 32x32-bit dual-port RAM <Mram_regs> for signal <regs>.
    Found 32x32-bit dual-port RAM <Mram_regs_ren> for signal <regs>.
    Summary:
	inferred   2 RAM(s).
Unit <Registers> synthesized.


Synthesizing Unit <disp_ctrl>.
    Related source file is "disp_ctrl.v".
    Found 16x2-bit ROM for signal <$rom0000>.
    Found 1-bit 8-to-1 multiplexer for signal <char_pixel>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Multiplexer(s).
Unit <disp_ctrl> synthesized.


Synthesizing Unit <brute_force_synchronizer>.
    Related source file is "brute_force_synchronizer.v".
WARNING:Xst:1780 - Signal <ff2_out> is never used or assigned.
Unit <brute_force_synchronizer> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "debouncer.v".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 4x2-bit ROM for signal <current_state_q$rom0000>.
    Found 3-bit adder for signal <$add0000> created at line 18.
    Found 2-bit 4-to-1 multiplexer for signal <next_state_d>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <debouncer> synthesized.


Synthesizing Unit <one_pulse>.
    Related source file is "one_pulse.v".
Unit <one_pulse> synthesized.


Synthesizing Unit <adder_32bits>.
    Related source file is "../SRC/adder_32bits.v".
Unit <adder_32bits> synthesized.


Synthesizing Unit <button_press_unit>.
    Related source file is "button_press_unit.v".
Unit <button_press_unit> synthesized.


Synthesizing Unit <IF>.
    Related source file is "../SRC/IF.v".
    Found 32-bit register for signal <PC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <IF> synthesized.


Synthesizing Unit <ID>.
    Related source file is "../SRC/ID.v".
    Found 5-bit comparator equal for signal <RsSel$cmp_eq0001> created at line 134.
    Found 5-bit comparator equal for signal <RtSel$cmp_eq0000> created at line 135.
    Found 5-bit comparator equal for signal <Stall$cmp_eq0000> created at line 95.
    Found 5-bit comparator equal for signal <Stall$cmp_eq0001> created at line 95.
    Found 1-bit xor2 for signal <Z$xor0000>.
    Found 1-bit xor2 for signal <Z$xor0001>.
    Found 1-bit xor2 for signal <Z$xor0002>.
    Found 1-bit xor2 for signal <Z$xor0003>.
    Found 1-bit xor2 for signal <Z$xor0004>.
    Found 1-bit xor2 for signal <Z$xor0005>.
    Found 1-bit xor2 for signal <Z$xor0006>.
    Found 1-bit xor2 for signal <Z$xor0007>.
    Found 1-bit xor2 for signal <Z$xor0008>.
    Found 1-bit xor2 for signal <Z$xor0009>.
    Found 1-bit xor2 for signal <Z$xor0010>.
    Found 1-bit xor2 for signal <Z$xor0011>.
    Found 1-bit xor2 for signal <Z$xor0012>.
    Found 1-bit xor2 for signal <Z$xor0013>.
    Found 1-bit xor2 for signal <Z$xor0014>.
    Found 1-bit xor2 for signal <Z$xor0015>.
    Found 1-bit xor2 for signal <Z$xor0016>.
    Found 1-bit xor2 for signal <Z$xor0017>.
    Found 1-bit xor2 for signal <Z$xor0018>.
    Found 1-bit xor2 for signal <Z$xor0019>.
    Found 1-bit xor2 for signal <Z$xor0020>.
    Found 1-bit xor2 for signal <Z$xor0021>.
    Found 1-bit xor2 for signal <Z$xor0022>.
    Found 1-bit xor2 for signal <Z$xor0023>.
    Found 1-bit xor2 for signal <Z$xor0024>.
    Found 1-bit xor2 for signal <Z$xor0025>.
    Found 1-bit xor2 for signal <Z$xor0026>.
    Found 1-bit xor2 for signal <Z$xor0027>.
    Found 1-bit xor2 for signal <Z$xor0028>.
    Found 1-bit xor2 for signal <Z$xor0029>.
    Found 1-bit xor2 for signal <Z$xor0030>.
    Found 1-bit xor2 for signal <Z$xor0031>.
    Summary:
	inferred   4 Comparator(s).
Unit <ID> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "../SRC/ALU.v".
WARNING:Xst:646 - Signal <co> is assigned but never used.
    Found 32-bit xor2 for signal <$xor0000> created at line 77.
    Found 1-bit xor2 for signal <overflow$xor0000>.
    Found 1-bit xor2 for signal <overflow$xor0001> created at line 120.
    Found 32-bit shifter logical left for signal <result_final$shift0003> created at line 112.
    Found 32-bit shifter logical right for signal <result_final$shift0004> created at line 113.
    Found 32-bit shifter arithmetic right for signal <result_final$shift0005> created at line 114.
    Found 32-bit xor2 for signal <result_final$xor0000> created at line 104.
    Summary:
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <CLKgen>.
    Related source file is "CLKgen.v".
    Found 3-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <CLKgen> synthesized.


Synthesizing Unit <EX>.
    Related source file is "../SRC/EX.v".
    Found 32-bit 4-to-1 multiplexer for signal <A_temp>.
    Found 32-bit 4-to-1 multiplexer for signal <B_temp>.
    Found 5-bit comparator equal for signal <ForwardA_0$cmp_eq0000> created at line 49.
    Found 5-bit comparator not equal for signal <ForwardA_0$cmp_ne0001> created at line 49.
    Found 5-bit comparator equal for signal <ForwardA_1$cmp_eq0000> created at line 50.
    Found 5-bit comparator equal for signal <ForwardB_0$cmp_eq0000> created at line 51.
    Found 5-bit comparator not equal for signal <ForwardB_0$cmp_ne0000> created at line 51.
    Found 5-bit comparator equal for signal <ForwardB_1$cmp_eq0000> created at line 52.
    Summary:
	inferred   6 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <EX> synthesized.


Synthesizing Unit <MipsPipelineCPU>.
    Related source file is "../SRC/MipsPipelineCPU.v".
Unit <MipsPipelineCPU> synthesized.


Synthesizing Unit <MipsPipelineCPU_Vga>.
    Related source file is "MipsPipelineCPU_Vga.v".
WARNING:Xst:646 - Signal <x_pos<0>> is assigned but never used.
WARNING:Xst:646 - Signal <PC<31:8>> is assigned but never used.
WARNING:Xst:646 - Signal <y_pos<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <sysclk> is never used or assigned.
Unit <MipsPipelineCPU_Vga> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# ROMs                                                 : 3
 16x2-bit ROM                                          : 1
 16x32-bit ROM                                         : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 10-bit subtractor                                     : 4
 3-bit adder                                           : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 20
 1-bit register                                        : 7
 128-bit register                                      : 1
 15-bit register                                       : 1
 2-bit register                                        : 4
 3-bit register                                        : 1
 32-bit register                                       : 2
 64-bit register                                       : 1
 69-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 16
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 1
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 1
 5-bit comparator equal                                : 8
 5-bit comparator not equal                            : 2
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 81
 1-bit xor2                                            : 34
 32-bit xor2                                           : 2
 4-bit xor2                                            : 45

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx92i.
Reading core <DisplayROM.ngc>.
Reading core <DataRAM.ngc>.
Loading core <DisplayROM> for timing and area information for instance <char_tab>.
Loading core <DataRAM> for timing and area information for instance <DataRAM>.
INFO:Xst:2664 - HDL ADVISOR - Unit <Registers> : The RAM <Mram_regs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <WriteAddr>     |          |
    |     diA            | connected to signal <WriteData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <RsAddr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:2664 - HDL ADVISOR - Unit <Registers> : The RAM <Mram_regs_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <WriteAddr>     |          |
    |     diA            | connected to signal <WriteData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <RtAddr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
WARNING:Xst:1293 - FF/Latch  <q_127> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_126> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_125> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_124> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_123> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_122> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_121> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_120> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_119> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_118> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_117> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_116> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_115> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_114> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_113> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_112> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_111> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_110> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_109> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_108> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_107> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_106> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_105> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_104> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_103> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_102> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:1293 - FF/Latch  <q_101> has a constant value of 0 in block <Data_id_ex>.
WARNING:Xst:2677 - Node <PC_8> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_9> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_10> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_11> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_12> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_13> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_14> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_15> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_16> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_17> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_18> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_19> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_20> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_21> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_22> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_23> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_24> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_25> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_26> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_27> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_28> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_29> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_30> of sequential type is unconnected in block <IF>.
WARNING:Xst:2677 - Node <PC_31> of sequential type is unconnected in block <IF>.
WARNING:Xst:1290 - Hierarchical block <adder_20> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_21> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_30> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_31> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_40> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_41> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_50> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_51> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_60> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_61> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_70> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_71> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_2> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_3> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_4> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_5> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_6> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_7> is unconnected in block <pcAdd4>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <q_40> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_41> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_42> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_43> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_44> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_45> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_46> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_47> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_48> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_49> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_50> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_51> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_52> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_53> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_54> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_55> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_56> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_57> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_58> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_59> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_60> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_61> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_62> of sequential type is unconnected in block <if_id>.
WARNING:Xst:2677 - Node <q_63> of sequential type is unconnected in block <if_id>.
WARNING:Xst:1290 - Hierarchical block <adder_20> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_21> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_30> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_31> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_40> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_41> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_50> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_51> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_60> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_61> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_70> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adder_71> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_2> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_3> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_4> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_5> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_6> is unconnected in block <addOffset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_7> is unconnected in block <addOffset>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# ROMs                                                 : 3
 16x2-bit ROM                                          : 1
 16x32-bit ROM                                         : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 10-bit subtractor                                     : 4
 3-bit adder                                           : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 373
 Flip-Flops                                            : 373
# Comparators                                          : 16
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 1
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 1
 5-bit comparator equal                                : 8
 5-bit comparator not equal                            : 2
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 81
 1-bit xor2                                            : 34
 32-bit xor2                                           : 2
 4-bit xor2                                            : 45

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <CLKgen/counter_2> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: result_final_shift0002<31>.

Optimizing unit <MipsPipelineCPU_Vga> ...

Optimizing unit <svga_ctrl> ...

Optimizing unit <dffre_1> ...

Optimizing unit <dffre_4> ...

Optimizing unit <dffre_7> ...

Optimizing unit <dffre_9> ...

Optimizing unit <Registers> ...

Optimizing unit <disp_ctrl> ...

Optimizing unit <adder_32bits> ...

Optimizing unit <IF> ...

Optimizing unit <ID> ...

Optimizing unit <ALU> ...

Optimizing unit <EX> ...

Optimizing unit <MipsPipelineCPU> ...
WARNING:Xst:1293 - FF/Latch  <cpu_inst/if_id/q_30> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/if_id/q_25> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/if_id/q_23> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/if_id/q_20> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_127> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_126> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_125> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_124> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_123> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_122> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_121> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_120> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_119> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_118> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_117> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_101> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_102> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_103> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_104> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_105> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_106> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_107> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_108> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_109> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_110> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_111> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_112> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_113> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_114> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_115> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Data_id_ex/q_116> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <cpu_inst/Addr_id_ex/q_9> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <cpu_inst/Addr_id_ex/q_14> has a constant value of 0 in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_8> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_9> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_10> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_11> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_12> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_13> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_14> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_15> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_16> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_17> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_18> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_19> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_20> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_21> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_22> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_23> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_24> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_25> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_26> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_27> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_28> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_29> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_30> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/IF/PC_31> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_40> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_41> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_42> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_43> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_44> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_45> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_46> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_47> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_48> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_49> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_50> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_51> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_52> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_53> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_54> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_55> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_56> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_57> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_58> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_59> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_60> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_61> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_62> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/if_id/q_63> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:1293 - FF/Latch  <cpu_inst/Addr_id_ex/q_12> has a constant value of 0 in block <MipsPipelineCPU_Vga>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <cpu_inst/if_id/q_4> in Unit <MipsPipelineCPU_Vga> is equivalent to the following 5 FFs/Latches, which will be removed : <cpu_inst/if_id/q_8> <cpu_inst/if_id/q_9> <cpu_inst/if_id/q_10> <cpu_inst/if_id/q_13> <cpu_inst/if_id/q_15> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_71> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/Data_id_ex/q_97> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/WB_id_ex/q_1> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/MM_id_ex/q_0> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_79> in Unit <MipsPipelineCPU_Vga> is equivalent to the following 17 FFs/Latches, which will be removed : <cpu_inst/Data_id_ex/q_80> <cpu_inst/Data_id_ex/q_81> <cpu_inst/Data_id_ex/q_82> <cpu_inst/Data_id_ex/q_83> <cpu_inst/Data_id_ex/q_84> <cpu_inst/Data_id_ex/q_85> <cpu_inst/Data_id_ex/q_86> <cpu_inst/Data_id_ex/q_87> <cpu_inst/Data_id_ex/q_88> <cpu_inst/Data_id_ex/q_89> <cpu_inst/Data_id_ex/q_90> <cpu_inst/Data_id_ex/q_91> <cpu_inst/Data_id_ex/q_92> <cpu_inst/Data_id_ex/q_93> <cpu_inst/Data_id_ex/q_94> <cpu_inst/Data_id_ex/q_95> <cpu_inst/Addr_id_ex/q_4> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_74> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/Data_id_ex/q_100> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/if_id/q_5> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/if_id/q_12> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_75> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/Addr_id_ex/q_0> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_76> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/Addr_id_ex/q_1> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_72> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/Data_id_ex/q_98> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_77> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/Addr_id_ex/q_2> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_73> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/Data_id_ex/q_99> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_70> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/Data_id_ex/q_96> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_78> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/Addr_id_ex/q_3> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_72> in Unit <MipsPipelineCPU_Vga> is equivalent to the following 4 FFs/Latches, which will be removed : <cpu_inst/Data_id_ex/q_73> <cpu_inst/Data_id_ex/q_74> <cpu_inst/Data_id_ex/q_77> <cpu_inst/Data_id_ex/q_79> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_69> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/Data_id_ex/q_76> 
INFO:Xst:2261 - The FF/Latch <cpu_inst/Data_id_ex/q_68> in Unit <MipsPipelineCPU_Vga> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/Data_id_ex/q_72> 
Found area constraint ratio of 100 (+ 5) on block MipsPipelineCPU_Vga, actual ratio is 7.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_2> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_3> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_4> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_5> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_6> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_7> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_8> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_9> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_10> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_11> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_12> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_13> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_14> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_15> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_16> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_3> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_4> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_5> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_6> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_7> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_8> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_9> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_10> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_11> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_12> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_13> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_14> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_15> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_16> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_2_5> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_2_6> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_2_7> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_2_8> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_2_9> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_2_10> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_2_11> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_2_12> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_2_13> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_2_14> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_2_15> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_3_6> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_3_7> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_3_8> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_3_9> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_3_10> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_3_11> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_3_12> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_3_13> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_3_14> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_3_15> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_19> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_20> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_21> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_22> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_23> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_24> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_25> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_26> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_27> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_28> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_29> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_30> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_31> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_1_32> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_20> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_21> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_22> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_23> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_24> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_25> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_26> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_27> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_28> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_29> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_30> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_31> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
WARNING:Xst:2677 - Node <cpu_inst/MM_mem_wb/q_0_32> of sequential type is unconnected in block <MipsPipelineCPU_Vga>.
FlipFlop cpu_inst/Data_ex_mem/q_0 has been replicated 1 time(s)
FlipFlop cpu_inst/Data_ex_mem/q_1 has been replicated 1 time(s)
FlipFlop cpu_inst/Data_ex_mem/q_3 has been replicated 1 time(s)
FlipFlop cpu_inst/MM_mem_wb/q_0 has been replicated 32 time(s)
FlipFlop cpu_inst/MM_mem_wb/q_1 has been replicated 32 time(s)
FlipFlop cpu_inst/MM_mem_wb/q_2 has been replicated 15 time(s)
FlipFlop cpu_inst/MM_mem_wb/q_3 has been replicated 15 time(s)
FlipFlop cpu_inst/MM_mem_wb/q_4 has been replicated 1 time(s)
FlipFlop cpu_inst/MM_mem_wb/q_5 has been replicated 1 time(s)
FlipFlop cpu_inst/if_id/q_24 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <MipsPipelineCPU_Vga> :
	Found 2-bit shift register for signal <CLKgen/step_key/sync/ff2/q_0>.
Unit <MipsPipelineCPU_Vga> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 314
 Flip-Flops                                            : 314
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MipsPipelineCPU_Vga.ngr
Top Level Output File Name         : MipsPipelineCPU_Vga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 1965
#      GND                         : 3
#      INV                         : 8
#      LUT1                        : 36
#      LUT2                        : 72
#      LUT2_D                      : 17
#      LUT2_L                      : 14
#      LUT3                        : 369
#      LUT3_D                      : 54
#      LUT3_L                      : 12
#      LUT4                        : 881
#      LUT4_D                      : 75
#      LUT4_L                      : 154
#      MUXCY                       : 48
#      MUXF5                       : 182
#      MUXF6                       : 1
#      VCC                         : 3
#      XORCY                       : 36
# FlipFlops/Latches                : 315
#      FD                          : 23
#      FDR                         : 231
#      FDRE                        : 57
#      FDRS                        : 2
#      FDS                         : 2
# RAMS                             : 66
#      RAM32X1D                    : 64
#      RAMB16_S36                  : 1
#      RAMB16_S9                   : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 4
#      OBUF                        : 30
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    1012  out of  13696     7%  
 Number of Slice Flip Flops:           315  out of  27392     1%  
 Number of 4 input LUTs:              1949  out of  27392     7%  
    Number used as logic:             1692
    Number used as Shift registers:      1
    Number used as RAMs:               256
 Number of IOs:                         35
 Number of bonded IOBs:                 35  out of    556     6%  
 Number of BRAMs:                        2  out of    136     1%  
 Number of GCLKs:                        4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                              | Load  |
-----------------------------------+----------------------------------------------------+-------+
CLKgen/counter_11                  | BUFG                                               | 26    |
clk                                | BUFGP                                              | 2     |
CLKgen/counter_01                  | BUFG                                               | 24    |
cpu_clk1(cpu_clk1:O)               | BUFG(*)(cpu_inst/ID/MultiRegisters/inst_Mram_mem57)| 328   |
-----------------------------------+----------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 9.571ns (Maximum Frequency: 104.485MHz)
   Minimum input arrival time before clock: 3.209ns
   Maximum output required time after clock: 9.218ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKgen/counter_11'
  Clock period: 2.957ns (frequency: 338.209MHz)
  Total number of paths / destination ports: 248 / 31
-------------------------------------------------------------------------
Delay:               2.957ns (Levels of Logic = 18)
  Source:            CLKgen/step_key/div_inst/q_1 (FF)
  Destination:       CLKgen/step_key/div_inst/q_17 (FF)
  Source Clock:      CLKgen/counter_11 rising
  Destination Clock: CLKgen/counter_11 rising

  Data Path: CLKgen/step_key/div_inst/q_1 to CLKgen/step_key/div_inst/q_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.370   0.514  CLKgen/step_key/div_inst/q_1 (CLKgen/step_key/div_inst/q_1)
     LUT1:I0->O            1   0.275   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<1>_rt (CLKgen/step_key/div_inst/Mcount_q_cy<1>_rt)
     MUXCY:S->O            1   0.334   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<1> (CLKgen/step_key/div_inst/Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<2> (CLKgen/step_key/div_inst/Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<3> (CLKgen/step_key/div_inst/Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<4> (CLKgen/step_key/div_inst/Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<5> (CLKgen/step_key/div_inst/Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<6> (CLKgen/step_key/div_inst/Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<7> (CLKgen/step_key/div_inst/Mcount_q_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<8> (CLKgen/step_key/div_inst/Mcount_q_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<9> (CLKgen/step_key/div_inst/Mcount_q_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<10> (CLKgen/step_key/div_inst/Mcount_q_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<11> (CLKgen/step_key/div_inst/Mcount_q_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<12> (CLKgen/step_key/div_inst/Mcount_q_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<13> (CLKgen/step_key/div_inst/Mcount_q_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<14> (CLKgen/step_key/div_inst/Mcount_q_cy<14>)
     MUXCY:CI->O           1   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<15> (CLKgen/step_key/div_inst/Mcount_q_cy<15>)
     MUXCY:CI->O           0   0.036   0.000  CLKgen/step_key/div_inst/Mcount_q_cy<16> (CLKgen/step_key/div_inst/Mcount_q_cy<16>)
     XORCY:CI->O           1   0.708   0.000  CLKgen/step_key/div_inst/Mcount_q_xor<17> (Result<17>)
     FD:D                      0.208          CLKgen/step_key/div_inst/q_17
    ----------------------------------------
    Total                      2.957ns (2.442ns logic, 0.514ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.386ns (frequency: 721.527MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            CLKgen/counter_1 (FF)
  Destination:       CLKgen/counter_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CLKgen/counter_1 to CLKgen/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.370   0.533  CLKgen/counter_1 (CLKgen/counter_11)
     LUT2:I0->O            1   0.275   0.000  CLKgen/Mcount_counter_xor<1>11 (Result<1>)
     FD:D                      0.208          CLKgen/counter_1
    ----------------------------------------
    Total                      1.386ns (0.853ns logic, 0.533ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKgen/counter_01'
  Clock period: 4.369ns (frequency: 228.912MHz)
  Total number of paths / destination ports: 612 / 55
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 4)
  Source:            vga_ctrl/line_cnt_reg_3 (FF)
  Destination:       vga_ctrl/data_en_reg (FF)
  Source Clock:      CLKgen/counter_01 rising
  Destination Clock: CLKgen/counter_01 rising

  Data Path: vga_ctrl/line_cnt_reg_3 to vga_ctrl/data_en_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.370   0.635  vga_ctrl/line_cnt_reg_3 (vga_ctrl/line_cnt_reg_3)
     LUT4:I0->O            2   0.275   0.416  vga_ctrl/Msub_y_pos_xor<6>11_SW0 (N1132)
     LUT4:I3->O            5   0.275   0.466  vga_ctrl/Msub_y_pos_xor<6>11 (vga_ctrl/N10)
     LUT4:I3->O            2   0.275   0.514  vga_ctrl/data_en_reg_or000041 (vga_ctrl/N4)
     LUT4:I0->O            1   0.275   0.331  vga_ctrl/data_en_reg_or000063 (vga_ctrl/data_en_reg_or0000)
     FDR:R                     0.536          vga_ctrl/data_en_reg
    ----------------------------------------
    Total                      4.369ns (2.006ns logic, 2.363ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpu_clk1'
  Clock period: 9.571ns (frequency: 104.485MHz)
  Total number of paths / destination ports: 1234244 / 1100
-------------------------------------------------------------------------
Delay:               9.571ns (Levels of Logic = 17)
  Source:            cpu_inst/Addr_id_ex/q_10 (FF)
  Destination:       cpu_inst/Data_ex_mem/q_67 (FF)
  Source Clock:      cpu_clk1 rising
  Destination Clock: cpu_clk1 rising

  Data Path: cpu_inst/Addr_id_ex/q_10 to cpu_inst/Data_ex_mem/q_67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.370   0.514  cpu_inst/Addr_id_ex/q_10 (cpu_inst/Addr_id_ex/q_10)
     LUT4:I0->O            2   0.275   0.476  cpu_inst/EX/ForwardA_0_cmp_ne000151 (cpu_inst/EX/ForwardA_0_cmp_ne0001_map17)
     LUT2:I1->O            5   0.275   0.446  cpu_inst/EX/ForwardA_0_cmp_ne000152 (cpu_inst/EX/ForwardA_0_cmp_ne0001)
     LUT4_D:I2->O         56   0.275   0.803  cpu_inst/EX/ForwardA_0_and000178 (cpu_inst/EX/ForwardA<0>)
     LUT4:I1->O            1   0.275   0.000  cpu_inst/EX/ALU_A<20>_F (N10746)
     MUXF5:I0->O          11   0.303   0.657  cpu_inst/EX/ALU_A<20> (ALU_A<20>)
     LUT4:I0->O            1   0.275   0.000  cpu_inst/EX/ALU/result_final_or0002_wg_lut<1> (N8)
     MUXCY:S->O            1   0.334   0.000  cpu_inst/EX/ALU/result_final_or0002_wg_cy<1> (cpu_inst/EX/ALU/result_final_or0002_wg_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  cpu_inst/EX/ALU/result_final_or0002_wg_cy<2> (cpu_inst/EX/ALU/result_final_or0002_wg_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  cpu_inst/EX/ALU/result_final_or0002_wg_cy<3> (cpu_inst/EX/ALU/result_final_or0002_wg_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  cpu_inst/EX/ALU/result_final_or0002_wg_cy<4> (cpu_inst/EX/ALU/result_final_or0002_wg_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  cpu_inst/EX/ALU/result_final_or0002_wg_cy<5> (cpu_inst/EX/ALU/result_final_or0002_wg_cy<5>)
     MUXCY:CI->O          12   0.416   0.539  cpu_inst/EX/ALU/result_final_or0002_wg_cy<6> (cpu_inst/EX/ALU/result_final_or0002)
     LUT4_D:I2->O         29   0.275   0.685  cpu_inst/EX/ALU/result_final<0>81 (cpu_inst/EX/ALU/N72)
     LUT4_L:I2->LO         1   0.275   0.138  cpu_inst/EX/ALU/result_final<30>65 (cpu_inst/EX/ALU/result_final<30>_map18)
     LUT4:I3->O            2   0.275   0.416  cpu_inst/EX/ALU/result_final<30>104 (cpu_inst/EX/ALU/result_final<30>_map25)
     LUT4:I3->O            1   0.275   0.369  cpu_inst/EX/ALU/result_final<30>258_SW1 (N9982)
     LUT4:I3->O            2   0.275   0.000  cpu_inst/EX/ALU/result_final<30>275 (ALUResult<30>)
     FDR:D                     0.208          cpu_inst/Data_ex_mem/q_67
    ----------------------------------------
    Total                      9.571ns (4.527ns logic, 5.044ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKgen/counter_01'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.209ns (Levels of Logic = 3)
  Source:            reset_n_vga (PAD)
  Destination:       vga_ctrl/vsync_reg (FF)
  Destination Clock: CLKgen/counter_01 rising

  Data Path: reset_n_vga to vga_ctrl/vsync_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.878   0.446  reset_n_vga_IBUF (reset_n_vga_IBUF)
     LUT4:I2->O            1   0.275   0.467  vga_ctrl/vsync_reg_or000013 (vga_ctrl/vsync_reg_or0000_map7)
     LUT4:I0->O            1   0.275   0.331  vga_ctrl/vsync_reg_or000021 (vga_ctrl/vsync_reg_or0000)
     FDS:S                     0.536          vga_ctrl/vsync_reg
    ----------------------------------------
    Total                      3.209ns (1.964ns logic, 1.245ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpu_clk1'
  Total number of paths / destination ports: 264 / 264
-------------------------------------------------------------------------
Offset:              2.978ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       cpu_inst/Data_id_ex/q_0 (FF)
  Destination Clock: cpu_clk1 rising

  Data Path: reset_n to cpu_inst/Data_id_ex/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.878   0.533  reset_n_IBUF (reset_n_IBUF)
     LUT2:I0->O           92   0.275   0.756  cpu_inst/_or00011 (cpu_inst/_or0001)
     FDRE:R                    0.536          cpu_inst/MM_id_ex/q_1
    ----------------------------------------
    Total                      2.978ns (1.689ns logic, 1.289ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKgen/counter_11'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 1)
  Source:            step (PAD)
  Destination:       CLKgen/step_key/sync/ff2/Mshreg_q_0 (FF)
  Destination Clock: CLKgen/counter_11 rising

  Data Path: step to CLKgen/step_key/sync/ff2/Mshreg_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  step_IBUF (CLKgen/step_key_not0000)
     SRL16:D                   0.373          CLKgen/step_key/sync/ff2/Mshreg_q_0
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKgen/counter_01'
  Total number of paths / destination ports: 2596 / 20
-------------------------------------------------------------------------
Offset:              9.218ns (Levels of Logic = 9)
  Source:            vga_ctrl/line_cnt_reg_1 (FF)
  Destination:       green<7> (PAD)
  Source Clock:      CLKgen/counter_01 rising

  Data Path: vga_ctrl/line_cnt_reg_1 to green<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.370   0.614  vga_ctrl/line_cnt_reg_1 (vga_ctrl/line_cnt_reg_1)
     LUT3:I0->O            4   0.275   0.511  vga_ctrl/Msub_y_pos_xor<9>111 (vga_ctrl/N11)
     LUT4:I1->O            1   0.275   0.000  vga_ctrl/Msub_y_pos_xor<6>12 (N10967)
     MUXF5:I1->O           9   0.303   0.635  vga_ctrl/Msub_y_pos_xor<6>1_f5 (y_pos<6>)
     LUT4:I0->O            1   0.275   0.350  disp/vga_pixel105_SW0 (N10731)
     LUT4:I2->O            1   0.275   0.430  disp/vga_pixel105 (disp/vga_pixel_map38)
     LUT4:I1->O            1   0.275   0.430  disp/vga_pixel129 (disp/vga_pixel_map40)
     LUT4:I1->O            1   0.275   0.430  disp/vga_pixel159 (disp/vga_pixel_map42)
     LUT3:I1->O           16   0.275   0.630  disp/vga_pixel254 (green_0_OBUF)
     OBUF:I->O                 2.592          green_7_OBUF (green<7>)
    ----------------------------------------
    Total                      9.218ns (5.190ns logic, 4.028ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.375ns (Levels of Logic = 1)
  Source:            CLKgen/counter_0 (FF)
  Destination:       pixel_clk (PAD)
  Source Clock:      clk rising

  Data Path: CLKgen/counter_0 to pixel_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.370   0.413  CLKgen/counter_0 (CLKgen/counter_01)
     OBUF:I->O                 2.592          pixel_clk_OBUF (pixel_clk)
    ----------------------------------------
    Total                      3.375ns (2.962ns logic, 0.413ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
CPU : 35.53 / 35.97 s | Elapsed : 35.00 / 36.00 s
 
--> 

Total memory usage is 247640 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  284 (   0 filtered)
Number of infos    :   18 (   0 filtered)

