[
    {
        "name":"lui        r[11:7],h[31:12]",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "XXX", "XXXXX", "01101", "11"],
        "category":"ALU", "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "OP_SIGN_ADD", "IMM_U"]
    },
    {
        "name":"auipc      r[11:7],h[31:12]",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "XXX", "XXXXX", "00101", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["R1_PC", "RD_R3", "OP_SIGN_ADD", "IMM_U"]
    },
    {
        "name":"jal        r[11:7],uj[31:12]",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "XXX", "XXXXX", "11011", "11"],
        "category":"BRU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "IMM_UJ"]
    },
    {
        "name":"jalr       r[11:7],r[19:15],h[31:20]",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "000", "XXXXX", "11001", "11"],
        "category":"BRU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "IMM_I" ]
    },
    {
        "name":"beq        r[19:15],r[24:20],u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "000", "XXXXX", "11000", "11"],
        "category":"BRU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["R1_R1", "R2_R2", "OP_SIGN_EQ" , "IMM_SB"]
    },
    {
        "name":"bne        r[19:15],r[24:20],u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "001", "XXXXX", "11000", "11"],
        "category":"BRU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["R1_R1", "R2_R2", "OP_SIGN_NE" , "IMM_SB"]
    },
    {
        "name":"blt        r[19:15],r[24:20],u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "100", "XXXXX", "11000", "11"],
        "category":"BRU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["R1_R1", "R2_R2", "OP_SIGN_LT" , "IMM_SB"]
    },
    {
        "name":"bge        r[19:15],r[24:20],u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "101", "XXXXX", "11000", "11"],
        "category":"BRU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["R1_R1", "R2_R2", "OP_SIGN_GE" , "IMM_SB"]
    },
    {
        "name":"bltu       r[19:15],r[24:20],u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1"           ,
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "110", "XXXXX", "11000", "11"],
        "category":"BRU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["R1_R1", "R2_R2", "OP_USIGN_LT", "IMM_SB"]
    },
    {
        "name":"bgeu       r[19:15],r[24:20],u[31:31]|u[7:7]|u[30:25]|u[11:8]<<1"           ,
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "111", "XXXXX", "11000", "11"],
        "category":"BRU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["R1_R1", "R2_R2", "OP_USIGN_GE", "IMM_SB"]
    },
    {
        "name":"lb         r[11:7],h[31:20](r[19:15])"                                      ,
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "000", "XXXXX", "00000", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "SIZE_BY", "SIGN_S", "MEM_L", "IMM_I"]
    },
    {
        "name":"lh         r[11:7],h[31:20](r[19:15])"                                      ,
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "001", "XXXXX", "00000", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "SIZE_HW", "SIGN_S", "MEM_L", "IMM_I"]
    },
    {
        "name":"lw         r[11:7],h[31:20](r[19:15])"                                      ,
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "00000", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "SIZE_W", "SIGN_S", "MEM_L", "IMM_I"]
    },
    {
        "name":"lbu        r[11:7],h[31:20](r[19:15])"                                      ,
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "100", "XXXXX", "00000", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "SIZE_BY", "SIGN_U", "MEM_L", "IMM_I"]
    },
    {
        "name":"lhu        r[11:7],h[31:20](r[19:15])",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "101", "XXXXX", "00000", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "SIZE_HW", "SIGN_U", "MEM_L", "IMM_I"]
    },
    {
        "name":"sb         r[24:20],h[31:25]|h[11:7](r[19:15])",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "000", "XXXXX", "01000", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[         "R1_R1", "R2_R2", "SIZE_BY", "SIGN_S", "MEM_S", "IMM_S"]
    },
    {
        "name":"sh         r[24:20],h[31:25]|h[11:7](r[19:15])",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "001", "XXXXX", "01000", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[         "R1_R1", "R2_R2", "SIZE_HW", "SIGN_S", "MEM_S", "IMM_S"]
    },
    {
        "name":"sw         r[24:20],h[31:25]|h[11:7](r[19:15])",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01000", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[         "R1_R1", "R2_R2", "SIZE_W", "SIGN_S", "MEM_S", "IMM_S"]
    },
    {
        "name":"addi       r[11:7],r[19:15],h[31:20]",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "000", "XXXXX", "00100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XS", "XS", "IS", "return m_pe_thread->SExtXlen(op1 +  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "OP_SIGN_ADD", "IMM_I"]
    },
    {
        "name":"slti       r[11:7],r[19:15],h[31:20]",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "00100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XS", "XS", "IU", "return m_pe_thread->SExtXlen(op1 <  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "OP_SIGN_SLT", "IMM_I"]
    },
    {
        "name":"sltiu      r[11:7],r[19:15],h[31:20]",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "00100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XU", "XU", "IU", "return m_pe_thread->SExtXlen(op1 <  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "OP_SIGN_SLTU", "IMM_I"]
    },
    {
        "name":"xori       r[11:7],r[19:15],h[31:20]",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "100", "XXXXX", "00100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XS", "XS", "IS", "return m_pe_thread->SExtXlen(op1 ^  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "OP_LOGIC_XOR", "IMM_I"]
    },
    {
        "name":"ori        r[11:7],r[19:15],h[31:20]",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "110", "XXXXX", "00100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XS", "XS", "IS", "return m_pe_thread->SExtXlen(op1 |  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "OP_LOGIC_OR", "IMM_I"]
    },
    {
        "name":"andi       r[11:7],r[19:15],h[31:20]",
        "length":"32", "dlength":"32",
        "field": ["XXXXX", "XX", "XXXXX", "XXXXX", "111", "XXXXX", "00100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XS", "XS", "IS", "return m_pe_thread->SExtXlen(op1 &  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "OP_LOGIC_AND", "IMM_I"]
    },
    {
        "name":"slli       r[11:7],r[19:15],h[25:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "0X", "XXXXX", "XXXXX", "001", "XXXXX", "00100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "OP_LOGIC_SLL", "IMM_I"]
    },
    {
        "name":"srli       r[11:7],r[19:15],h[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "0X", "XXXXX", "XXXXX", "101", "XXXXX", "00100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "OP_LOGIC_SRL", "IMM_I"]
    },
    {
        "name":"srai       r[11:7],r[19:15],h[24:20]",
        "length":"32", "dlength":"32",
        "field": ["01000", "0X", "XXXXX", "XXXXX", "101", "XXXXX", "00100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "OP_LOGIC_SRA", "IMM_I"]
    },
    {
        "name":"add        r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "00", "XXXXX", "XXXXX", "000", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XS", "XS", "XS", "return m_pe_thread->SExtXlen(op1 +  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SIGN_ADD" ]
    },
    {
        "name":"sub        r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["01000", "00", "XXXXX", "XXXXX", "000", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XS", "XS", "XS", "return m_pe_thread->SExtXlen(op1 -  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SIGN_SUB" ]
    },
    {
        "name":"sll        r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "00", "XXXXX", "XXXXX", "001", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XS", "XS", "XS", "return m_pe_thread->SExtXlen(op1 << (op2 & (m_pe_thread->GetBitModeInt()-1)))"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_LOGIC_SLL"]
    },
    {
        "name":"slt        r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "00", "XXXXX", "XXXXX", "010", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XS", "XS", "XS", "return m_pe_thread->SExtXlen(op1 <  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SIGN_SLT" ]
    },
    {
        "name":"sltu       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "00", "XXXXX", "XXXXX", "011", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XU", "XU", "XU", "return m_pe_thread->SExtXlen(op1 <  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SIGN_SLTU"]
    },
    {
        "name":"xor        r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "00", "XXXXX", "XXXXX", "100", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XS", "XS", "XS", "return m_pe_thread->SExtXlen(op1 ^  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_LOGIC_XOR"]
    },
    {
        "name":"srl        r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XU", "XU", "XU", "return m_pe_thread->SExtXlen(m_pe_thread->UExtXlen(op1) >> (op2 & (m_pe_thread->GetBitModeInt()-1)))"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_LOGIC_SRL"]
    },
    {
        "name":"sra        r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["01000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XS", "XS", "XS", "return m_pe_thread->SExtXlen(op1 >> (op2 & (m_pe_thread->GetBitModeInt()-1)))"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_LOGIC_SRA"]
    },
    {
        "name":"or         r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "00", "XXXXX", "XXXXX", "110", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XU", "XU", "XU", "return          op1 |  op2 "],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_LOGIC_OR" ]
    },
    {
        "name":"and        r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "00", "XXXXX", "XXXXX", "111", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["XU", "XU", "XU", "return          op1 &  op2 "],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_LOGIC_AND"]
    },
    {
        "name":"fence"                      ,
        "length":"32", "dlength":"32",
        "field": ["0000X", "XX", "XXXXX", "00000", "000", "XXXXX", "00011", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[]
    },
    {
        "name":"fence.i"                    ,
        "length":"32", "dlength":"32",
        "field": ["00000", "00", "00000", "00000", "001", "XXXXX", "00011", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[]
    },
    {
        "name":"mul        r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "01", "XXXXX", "XXXXX", "000", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SIGN_MUL"   ]
    },
    {
        "name":"mulh       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "01", "XXXXX", "XXXXX", "001", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SIGN_MULH"  ]
    },
    {
        "name":"mulhsu     r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "01", "XXXXX", "XXXXX", "010", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SIGN_MULHSU"]
    },
    {
        "name":"mulhu      r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "01", "XXXXX", "XXXXX", "011", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SIGN_MULHU" ]
    },
    {
        "name":"div        r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "01", "XXXXX", "XXXXX", "100", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SIGN_DIV"   ]
    },
    {
        "name":"divu       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "01", "XXXXX", "XXXXX", "101", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SIGN_DIVU"  ]
    },
    {
        "name":"rem        r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "01", "XXXXX", "XXXXX", "110", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SIGN_REM"   ]
    },
    {
        "name":"remu       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field": ["00000", "01", "XXXXX", "XXXXX", "111", "XXXXX", "01100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SIGN_REMU"  ]
    },
    {
        "name":"lr.w       r[11:7],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["00010", "XX", "00000", "XXXXX", "010", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"         ]
    },
    {
        "name":"sc.w       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00011", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"         ]
    },
    {
        "name":"amoswap.w  r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["00001", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amoadd.w   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["00000", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amoxor.w   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["00100", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amoand.w   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["01100", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amoor.w    r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["01000", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amomin.w   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["10000", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amomax.w   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["10100", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amominu.w  r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["11000", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amomaxu.w  r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["11100", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"flw        f[11:7],h[31:20](r[19:15])",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "00001", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "SIZE_W", "SIGN_S", "MEM_L", "IMM_I"]
    },
    {
        "name":"fsw        f[24:20],h[31:25]|h[11:7](r[19:15])",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "01001", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[         "R1_R1", "SIZE_W", "SIGN_S", "MEM_S", "IMM_S"]
    },
    {
        "name":"fmadd.s    f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10000", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "D", "return InstOps::FloatMadd (op1, op2, op3, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fmsub.s    f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10001", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "D", "return InstOps::FloatMsub (op1, op2, op3, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fnmsub.s   f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10010", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "D", "return InstOps::FloatNeg(InstOps::FloatMsub (op1, op2, op3, fflags))"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fnmadd.s   f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10011", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "D", "return InstOps::FloatNeg(InstOps::FloatMadd (op1, op2, op3, fflags))"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fadd.s     f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00000", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return InstOps::FloatAdd (ConvertNaNBoxing(op1), ConvertNaNBoxing(op2), softfloat_round_near_even, fflags) | 0xffffffff00000000ULL"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fsub.s     f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00001", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return InstOps::FloatSub (ConvertNaNBoxing(op1), ConvertNaNBoxing(op2), softfloat_round_near_even, fflags) | 0xffffffff00000000ULL"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fmul.s     f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00010", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return InstOps::FloatMul (ConvertNaNBoxing(op1), ConvertNaNBoxing(op2), softfloat_round_near_even, fflags) | 0xffffffff00000000ULL"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fdiv.s     f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00011", "00", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return InstOps::FloatDiv (ConvertNaNBoxing(op1), ConvertNaNBoxing(op2), softfloat_round_near_even, fflags) | 0xffffffff00000000ULL"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fsqrt.s    f[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["01011", "00", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "return InstOps::FloatSqrt (op1, softfloat_round_near_even, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1"         ]
    },
    {
        "name":"fsgnj.s    f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00100", "00", "XXXXX", "XXXXX", "000", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "DWord_t c_op1 = ConvertNaNBoxing(op1); DWord_t c_op2 = ConvertNaNBoxing(op2); return (c_op1 & 0x7FFFFFFFULL) | ( c_op2          & 0x80000000ULL) | 0xffffffff00000000ULL"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fsgnjn.s   f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00100", "00", "XXXXX", "XXXXX", "001", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "DWord_t c_op1 = ConvertNaNBoxing(op1); DWord_t c_op2 = ConvertNaNBoxing(op2); return (c_op1 & 0x7FFFFFFFULL) | (~c_op2          & 0x80000000ULL) | 0xffffffff00000000ULL"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fsgnjx.s   f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00100", "00", "XXXXX", "XXXXX", "010", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "DWord_t c_op1 = ConvertNaNBoxing(op1); DWord_t c_op2 = ConvertNaNBoxing(op2); return (c_op1 & 0x7FFFFFFFULL) | ((c_op1 ^ c_op2) & 0x80000000ULL) | 0xffffffff00000000ULL"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fmin.s     f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00101", "00", "XXXXX", "XXXXX", "000", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return InstOps::FloatMin (op1, op2, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fmax.s     f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00101", "00", "XXXXX", "XXXXX", "001", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return InstOps::FloatMax (op1, op2, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fcvt.w.s   r[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["11000", "00", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["RS", "D", "return InstOps::Convert_StoW  (op1, round_mode, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1"         ]
    },
    {
        "name":"fcvt.wu.s  r[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["11000", "00", "00001", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["RS", "D", "return InstOps::Convert_StoWU (op1, round_mode, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1"         ]
    },
    {
        "name":"fmv.x.w    r[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["11100", "00", "00000", "XXXXX", "000", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"         ]
    },
    {
        "name":"feq.s      r[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["10100", "00", "XXXXX", "XXXXX", "010", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["XS", "D", "D", "return InstOps::FloatEq (ConvertNaNBoxing(op1), ConvertNaNBoxing(op2), softfloat_round_near_even, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"flt.s      r[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["10100", "00", "XXXXX", "XXXXX", "001", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["XS", "D", "D", "return InstOps::FloatLt (ConvertNaNBoxing(op1), ConvertNaNBoxing(op2), softfloat_round_near_even, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fle.s      r[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["10100", "00", "XXXXX", "XXXXX", "000", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["XS", "D", "D", "return InstOps::FloatLe (ConvertNaNBoxing(op1), ConvertNaNBoxing(op2), softfloat_round_near_even, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fclass.s   f[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["11100", "00", "00000", "XXXXX", "001", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"         ]
    },
    {
        "name":"fcvt.s.w   f[11:7],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["11010", "00", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"         ]
    },
    {
        "name":"fcvt.s.wu  f[11:7],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["11010", "00", "00001", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"         ]
    },
    {
        "name":"fmv.w.x    f[11:7],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["11110", "00", "00000", "XXXXX", "000", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3"                  ]
    },
    {
        "name":"fld        f[11:7],r[19:15],h[31:20]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "00001", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3"                  ]
    },
    {
        "name":"fsd        f[24:20],h[31:25]|h[11:7](r[19:15])",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01001", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3"                  ]
    },
    {
        "name":"fmadd.d    f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10000", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "D", "return InstOps::DoubleMadd (op1, op2, op3, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fmsub.d    f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10001", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "D", "return InstOps::DoubleMsub (op1, op2, op3, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fnmsub.d   f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10010", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "D", "return InstOps::DoubleNeg(InstOps::DoubleMsub (op1, op2, op3, fflags))"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fnmadd.d   f[11:7],f[19:15],f[24:20],f[31:27]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10011", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "D", "return InstOps::DoubleNeg(InstOps::DoubleMadd (op1, op2, op3, fflags))"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fadd.d     f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00000", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return InstOps::DoubleAdd (op1, op2, softfloat_round_near_even, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fsub.d     f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00001", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return InstOps::DoubleSub (op1, op2, softfloat_round_near_even, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fmul.d     f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00010", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return InstOps::DoubleMul (op1, op2, softfloat_round_near_even, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fdiv.d     f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00011", "01", "XXXXX", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return InstOps::DoubleDiv (op1, op2, softfloat_round_near_even, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fsqrt.d    f[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["01011", "01", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "return InstOps::DoubleSqrt (op1, softfloat_round_near_even, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fsgnj.d    f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00100", "01", "XXXXX", "XXXXX", "000", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return (op1 & 0x7FFFFFFFFFFFFFFFULL) | ( op2        & 0x8000000000000000ULL)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fsgnjn.d   f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00100", "01", "XXXXX", "XXXXX", "001", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return (op1 & 0x7FFFFFFFFFFFFFFFULL) | (~op2        & 0x8000000000000000ULL)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fsgnjx.d   f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00100", "01", "XXXXX", "XXXXX", "010", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return (op1 & 0x7FFFFFFFFFFFFFFFULL) | ((op1 ^ op2) & 0x8000000000000000ULL)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fmin.d     f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00101", "01", "XXXXX", "XXXXX", "000", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return InstOps::DoubleMin (op1, op2, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fmax.d     f[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["00101", "01", "XXXXX", "XXXXX", "001", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["D", "D", "D", "return InstOps::DoubleMax (op1, op2, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fcvt.s.d   f[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["01000", "00", "00001", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fcvt.d.s   f[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["01000", "01", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"feq.d      r[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["10100", "01", "XXXXX", "XXXXX", "010", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["XS", "D", "D", "return InstOps::DoubleEq (op1, op2, softfloat_round_near_even, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"flt.d      r[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["10100", "01", "XXXXX", "XXXXX", "001", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["XS", "D", "D", "return InstOps::DoubleLt (op1, op2, softfloat_round_near_even, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fle.d      r[11:7],f[19:15],f[24:20]",
        "length":"32", "dlength":"32",
        "field":["10100", "01", "XXXXX", "XXXXX", "000", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":["XS", "D", "D", "return InstOps::DoubleLe (op1, op2, softfloat_round_near_even, fflags)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fclass.d   r[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["11100", "01", "00000", "XXXXX", "001", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fcvt.w.d   r[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["11000", "01", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fcvt.wu.d  r[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["11000", "01", "00001", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fcvt.d.w   f[11:7],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["11010", "01", "00000", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fcvt.d.wu  f[11:7],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["11010", "01", "00001", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"csrrw      r[11:7],h[31:20],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "001", "XXXXX", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SEL_OP0", "CSR_RW"]
    },
    {
        "name":"csrrs      r[11:7],h[31:20],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "010", "XXXXX", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SEL_OP0", "CSR_RW"]
    },
    {
        "name":"csrrc      r[11:7],h[31:20],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SEL_OP0", "CSR_RW"]
    },
    {
        "name":"csrrwi     r[11:7],h[31:20],h[19:15]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "101", "XXXXX", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SEL_OP0", "CSR_RW"]
    },
    {
        "name":"csrrsi     r[11:7],h[31:20],h[19:15]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "110", "XXXXX", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SEL_OP0", "CSR_RW"]
    },
    {
        "name":"csrrci     r[11:7],h[31:20],h[19:15]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "111", "XXXXX", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "OP_SEL_OP0", "CSR_RW"]
    },
    {
        "name":"ecall",
        "length":"32", "dlength":"32",
        "field":["00000", "00", "00000", "00000", "000", "00000", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[                         ]
    },
    {
        "name":"ebreak",
        "length":"32", "dlength":"32",
        "field":["00000", "00", "00001", "00000", "000", "00000", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[                         ]
    },
    {
        "name":"uret",
        "length":"32", "dlength":"32",
        "field":["00000", "00", "00010", "00000", "000", "00000", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[                         ]
    },
    {
        "name":"sret",
        "length":"32", "dlength":"32",
        "field":["00010", "00", "00010", "00000", "000", "00000", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[                         ]
    },
    {
        "name":"hret",
        "length":"32", "dlength":"32",
        "field":["00100", "00", "00010", "00000", "000", "00000", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[                         ]
    },
    {
        "name":"mret",
        "length":"32", "dlength":"32",
        "field":["00110", "00", "00010", "00000", "000", "00000", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[                         ]
    },
    {
        "name":"mrts",
        "length":"32", "dlength":"32",
        "field":["00110", "00", "00101", "00000", "000", "00000", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[                         ]
    },
    {
        "name":"mrth",
        "length":"32", "dlength":"32",
        "field":["00100", "00", "00110", "00000", "000", "00000", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[                         ]
    },
    {
        "name":"wfi",
        "length":"32", "dlength":"32",
        "field":["00010", "00", "00101", "00000", "000", "00000", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[                         ]
    },
    {
        "name":"sfence.vma r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00010", "01", "XXXXX", "XXXXX", "000", "00000", "11100", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"lwu        r[11:7],h[31:20](r[19:15])",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "110", "XXXXX", "00000", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "SIZE_W", "SIGN_U", "MEM_L", "IMM_I"]
    },
    {
        "name":"ld         r[11:7],h[31:20](r[19:15])",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "00000", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2", "SIZE_DW", "SIGN_S", "MEM_L", "IMM_I"]
    },
    {
        "name":"sd         r[24:20],h[31:25]|h[11:7](r[19:15])",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01000", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[         "R1_R1", "R2_R2", "SIZE_DW", "SIGN_S", "MEM_S", "IMM_S"]
    },
    {
        "name":"addiw      r[11:7],r[19:15],h[31:20]",
        "length":"32", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXXX", "000", "XXXXX", "00110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"slliw      r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00000", "00", "XXXXX", "XXXXX", "001", "XXXXX", "00110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"srliw      r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "00110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"sraiw      r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["01000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "00110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"addw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00000", "00", "XXXXX", "XXXXX", "000", "XXXXX", "01110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["RS", "RS", "RS", "return m_pe_thread->SExtXlen(op1 +  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"subw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["01000", "00", "XXXXX", "XXXXX", "000", "XXXXX", "01110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":["RS", "RS", "RS", "return m_pe_thread->SExtXlen(op1 -  op2)"],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"sllw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00000", "00", "XXXXX", "XXXXX", "001", "XXXXX", "01110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"srlw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "01110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"sraw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["01000", "00", "XXXXX", "XXXXX", "101", "XXXXX", "01110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"mulw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00000", "01", "XXXXX", "XXXXX", "000", "XXXXX", "01110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"divw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00000", "01", "XXXXX", "XXXXX", "100", "XXXXX", "01110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"divuw      r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00000", "01", "XXXXX", "XXXXX", "101", "XXXXX", "01110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"remw       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00000", "01", "XXXXX", "XXXXX", "110", "XXXXX", "01110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"remuw      r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00000", "01", "XXXXX", "XXXXX", "111", "XXXXX", "01110", "11"],
        "category":"ALU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"lr.d       r[11:7],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["00010", "XX", "00000", "XXXXX", "011", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"sc.d       r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["00011", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amoswap.d  r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["00001", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amoadd.d   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["00000", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amoxor.d   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["00100", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amoand.d   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["01100", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amoor.d    r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["01000", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amomin.d   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["10000", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amomax.d   r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["10100", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amominu.d  r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["11000", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"amomaxu.d  r[11:7],r[24:20],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["11100", "XX", "XXXXX", "XXXXX", "011", "XXXXX", "01011", "11"],
        "category":"LSU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1", "R2_R2"]
    },
    {
        "name":"fcvt.l.s   r[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["11000", "00", "00010", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fcvt.lu.s  r[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["11000", "00", "00011", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fcvt.s.l   f[11:7],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["11010", "00", "00010", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fcvt.s.lu  f[11:7],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["11010", "00", "00011", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fcvt.l.d   r[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["11000", "01", "00010", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fcvt.lu.d  r[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["11000", "01", "00011", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fmv.x.d    r[11:7],f[19:15]",
        "length":"32", "dlength":"32",
        "field":["11100", "01", "00000", "XXXXX", "000", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fcvt.d.l   f[11:7],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["11010", "01", "00010", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fcvt.d.lu  f[11:7],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["11010", "01", "00011", "XXXXX", "XXX", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"fmv.d.x    f[11:7],r[19:15]",
        "length":"32", "dlength":"32",
        "field":["11110", "01", "00000", "XXXXX", "000", "XXXXX", "10100", "11"],
        "category":"FPU",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.addi4spn cr[4:2],u[12:5]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "00X", "XXXXX<>0", "XXXXX", "00"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.fld      cf[4:2],cr[9:7],u[6:5]|u[12:10]<<3",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "01X", "XXXXX", "XXXXX", "00"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.lw       cr[4:2],cr[9:7],u[5:5]|u[12:10]|u[6:6]<<2",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "10X", "XXXXX", "XXXXX", "00"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.flw      cr[4:2],cr[9:7],u[5:5]|u[12:10]|u[6:6]<<2",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "11X", "XXXXX", "XXXXX", "00"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.ld       cr[4:2],cr[9:7],u[6:5]|u[12:10]<<3",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "11X", "XXXXX", "XXXXX", "00"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    }, // RV64/RV128
    {
        "name":"c.fsd      cr[4:2],cr[9:7],u[6:5]|u[12:10]<<3",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "01X", "XXXXX", "XXXXX", "00"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.sw       cr[4:2],cr[9:7],u[5:5]|u[12:10]|u[6:6]<<2",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "10X", "XXXXX", "XXXXX", "00"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.fsw      cr[4:2],cr[9:7],u[5:5]|u[12:10]|u[6:6]<<2",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "11X", "XXXXX", "XXXXX", "00"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.sd       cr[4:2],cr[9:7],u[6:5]|u[12:10]<<3",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "11X", "XXXXX", "XXXXX", "00"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    }, // RV64/RV128
    {
        "name":"c.nop     ",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "000", "00000", "00000", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.addi     r[11:7],u[12:12]|u[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "00X", "XXXXX<>0", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.jal      u[12:12]|u[7:7]|u[10:9]|u[6:6]|u[7:7]|u[2:2]|u[11:11]|u[5:3]<<1",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "01X", "XXXXX", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    }, // RV32
    {
        "name":"c.addiw    r[11:7],h[12:12]|h[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "01X", "XXXXX", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    }, // RV64/RV128
    {
        "name":"c.li       r[11:7],u[12:12]|h[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "10X", "XXXXX", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.addi16sp cr[4:2],u[12:5]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "11X", "00010", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.lui      r[11:7],u[12:12]|h[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "11X", "XXXXX<>2", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.srli     cr[9:7],u[12:12]|h[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "000", "00XXX", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.srli64   cr[9:7],u[12:12]|h[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "001", "00XXX", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.srai     cr[9:7],u[12:12]|h[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "000", "01XXX", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.srai64   cr[9:7],u[12:12]|h[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "001", "01XXX", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.andi     cr[9:7],u[12:12]|h[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "00X", "10XXX", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.sub      cr[9:7],cr[4:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "000", "11XXX", "00XXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.xor      cr[9:7],cr[4:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "000", "11XXX", "01XXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.or       cr[9:7],cr[4:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "000", "11XXX", "10XXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.and      cr[9:7],cr[4:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "000", "11XXX", "11XXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.subw     cr[9:7],r[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "001", "11XXX", "00XXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.addw     cr[9:7],r[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "001", "11XXX", "01XXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.j        u[12:12]|u[8:8]|u[10:9]|u[6:6]|u[7:7]|u[2:2]|u[11:11]|u[5:3]<<1",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "01X", "XXXXX", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.beqz     cr[9:7],u[12:12]|u[6:5]|u[2:2]|u[11:10]|u[4:3]<<1",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "10X", "XXXXX", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.bnez     cr[9:7],u[12:12]|u[6:5]|u[2:2]|u[11:10]|u[4:3]<<1",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "11X", "XXXXX", "XXXXX", "01"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.slli     r[11:7],u[12:12]|u[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "00X", "XXXXX<>0", "XXXXX", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.fldsp    r[11:7],u[4:2]|u[12:12]|u[6:5]<<3 ",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "01X", "XXXXX", "XXXXX", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.lwsp     r[11:7],u[3:2]|u[12:12]|u[6:4]<<2",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "10X", "XXXXX<>0", "XXXXX", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.flwsp    f[11:7],u[3:2]|u[12:12]|u[6:4]<<2",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "11X", "XXXXX", "XXXXX", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    }, // RV32
    {
        "name":"c.ldsp     r[11:7],u[4:2]|u[12:12]|u[6:5]<<3",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX0", "11X", "XXXXX<>0", "XXXXX", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    }, // RV64/RV128
    {
        "name":"c.jr       r[11:7]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "000", "XXXXX<>0", "00000", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.mv       r[11:7],r[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "000", "XXXXX<>0", "XXXXX<>0", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.ebreak  ",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "001", "00000", "00000", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.jalr     r[11:7]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "001", "XXXXX<>0", "00000", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.add      r[11:7],r[6:2]",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "001", "XXXXX<>0", "XXXXX<>0", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.fsdsp    f[6:2],u[9:7]|u[12:10]<<3",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "01X", "XXXXX", "XXXXX", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.swsp     r[6:2],u[8:7]|u[12:9]<<2",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "10X", "XXXXX", "XXXXX", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    },
    {
        "name":"c.fswsp    f[6:2],u[9:7]|u[12:10]<<3",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "11X", "XXXXX", "XXXXX", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    }, // RV32
    {
        "name":"c.sdsp     r[6:2],u[9:7]|u[12:10]<<3",
        "length":"16", "dlength":"32",
        "field":["XXXXX", "XX", "XXXXX", "XXXX1", "11X", "XXXXX", "XXXXX", "10"],
        "category":"COMPRESS",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":["RD_R3", "R1_R1"]
    }, // RV64/RV128

    //
    // RVV : Vector Extension
    //
    {
        "name":"vsetvli r[11:7],r[19:15],h[30:20]",
        "length":"32", "dlength":"32",
        "field":["0XXXX", "XX", "XXXXX", "XXXXX", "111", "XXXXX", "10101", "11"],
        "category":"VECTOR",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[]
    },
    {
        "name":"vsetvl  r[11:7],r[19:15],r[24:20]",
        "length":"32", "dlength":"32",
        "field":["10000", "00", "XXXXX", "XXXXX", "111", "XXXXX", "10101", "11"],
        "category":"VECTOR",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[]
    },
    {
        "name":"vlb.v   v[11:7],(r[19:15])",
        "length":"32", "dlength":"32",
        "field":["00010", "0X", "00000", "XXXXX", "000", "XXXXX", "00001", "11"],
        "category":"VECTOR",
        "func_suffix":"",
        "impl":[""],
        "inst_ctrl":[]
    }


]
