INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/benja/CMPE140/Lab1.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/benja/CMPE140/Lab1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/benja/CMPE140/Lab1.srcs/sources_1/new/factorial_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/benja/CMPE140/Lab1.srcs/sources_1/new/factorial_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/benja/CMPE140/Lab1.srcs/sources_1/new/factorial_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/benja/CMPE140/Lab1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/benja/CMPE140/Lab1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/benja/CMPE140/Lab1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/benja/CMPE140/Lab1.srcs/sim_1/new/factorial_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factoral_top_tb
