
*** Running vivado
    with args -log top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 511.398 ; gain = 220.512
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'j:/Xilinx/Vivado/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'J:/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental {E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/utils_1/imports/synth_1/top_wrapper.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/utils_1/imports/synth_1/top_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 20268
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1368.867 ; gain = 440.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/hdl/top_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'top' declared at 'e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/synth/top.vhd:23' bound to instance 'top_i' of component 'top' [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/hdl/top_wrapper.vhd:36]
INFO: [Synth 8-638] synthesizing module 'top' [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/synth/top.vhd:37]
INFO: [Synth 8-3491] module 'top_ASCII_LUT_0_0' declared at 'E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_ASCII_LUT_0_0_stub.vhdl:6' bound to instance 'ASCII_LUT_0' of component 'top_ASCII_LUT_0_0' [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/synth/top.vhd:159]
INFO: [Synth 8-638] synthesizing module 'top_ASCII_LUT_0_0' [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_ASCII_LUT_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'top_LED_Toggle_0_0' declared at 'E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_LED_Toggle_0_0_stub.vhdl:6' bound to instance 'LED_Toggle_0' of component 'top_LED_Toggle_0_0' [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/synth/top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'top_LED_Toggle_0_0' [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_LED_Toggle_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'top_Pulse_Edges_0_0' declared at 'E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_Pulse_Edges_0_0_stub.vhdl:6' bound to instance 'Pulse_Edges_0' of component 'top_Pulse_Edges_0_0' [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/synth/top.vhd:183]
INFO: [Synth 8-638] synthesizing module 'top_Pulse_Edges_0_0' [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_Pulse_Edges_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'top_UART_CONTROLLER_0_0' declared at 'E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_UART_CONTROLLER_0_0_stub.vhdl:6' bound to instance 'UART_CONTROLLER_0' of component 'top_UART_CONTROLLER_0_0' [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/synth/top.vhd:190]
INFO: [Synth 8-638] synthesizing module 'top_UART_CONTROLLER_0_0' [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_UART_CONTROLLER_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'top_UART_RX_0_1' declared at 'E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_UART_RX_0_1_stub.vhdl:6' bound to instance 'UART_RX_0' of component 'top_UART_RX_0_1' [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/synth/top.vhd:205]
INFO: [Synth 8-638] synthesizing module 'top_UART_RX_0_1' [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_UART_RX_0_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'top_UART_TX_0_1' declared at 'E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_UART_TX_0_1_stub.vhdl:6' bound to instance 'UART_TX_0' of component 'top_UART_TX_0_1' [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/synth/top.vhd:216]
INFO: [Synth 8-638] synthesizing module 'top_UART_TX_0_1' [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_UART_TX_0_1_stub.vhdl:18]
INFO: [Synth 8-3491] module 'top_clk_wiz_0_0' declared at 'E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_clk_wiz_0_0_stub.vhdl:6' bound to instance 'clk_wiz_0' of component 'top_clk_wiz_0_0' [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/synth/top.vhd:225]
INFO: [Synth 8-638] synthesizing module 'top_clk_wiz_0_0' [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/.Xil/Vivado-23620-DESKTOP-EFRMAI2/realtime/top_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/synth/top.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (0#1) [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/hdl/top_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1478.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0/top_clk_wiz_0_0_in_context.xdc] for cell 'top_i/clk_wiz_0'
Finished Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0/top_clk_wiz_0_0_in_context.xdc] for cell 'top_i/clk_wiz_0'
Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_ASCII_LUT_0_0/top_ASCII_LUT_0_0/top_ASCII_LUT_0_0_in_context.xdc] for cell 'top_i/ASCII_LUT_0'
Finished Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_ASCII_LUT_0_0/top_ASCII_LUT_0_0/top_ASCII_LUT_0_0_in_context.xdc] for cell 'top_i/ASCII_LUT_0'
Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_UART_RX_0_1/top_UART_RX_0_1/top_UART_RX_0_1_in_context.xdc] for cell 'top_i/UART_RX_0'
Finished Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_UART_RX_0_1/top_UART_RX_0_1/top_UART_RX_0_1_in_context.xdc] for cell 'top_i/UART_RX_0'
Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_UART_CONTROLLER_0_0/top_UART_CONTROLLER_0_0/top_UART_CONTROLLER_0_0_in_context.xdc] for cell 'top_i/UART_CONTROLLER_0'
Finished Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_UART_CONTROLLER_0_0/top_UART_CONTROLLER_0_0/top_UART_CONTROLLER_0_0_in_context.xdc] for cell 'top_i/UART_CONTROLLER_0'
Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_UART_TX_0_1/top_UART_TX_0_1/top_UART_TX_0_1_in_context.xdc] for cell 'top_i/UART_TX_0'
Finished Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_UART_TX_0_1/top_UART_TX_0_1/top_UART_TX_0_1_in_context.xdc] for cell 'top_i/UART_TX_0'
Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_LED_Toggle_0_0/top_LED_Toggle_0_0/top_LED_Toggle_0_0_in_context.xdc] for cell 'top_i/LED_Toggle_0'
Finished Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_LED_Toggle_0_0/top_LED_Toggle_0_0/top_LED_Toggle_0_0_in_context.xdc] for cell 'top_i/LED_Toggle_0'
Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_Pulse_Edges_0_0/top_Pulse_Edges_0_0/top_Pulse_Edges_0_0_in_context.xdc] for cell 'top_i/Pulse_Edges_0'
Finished Parsing XDC File [e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_Pulse_Edges_0_0/top_Pulse_Edges_0_0/top_Pulse_Edges_0_0_in_context.xdc] for cell 'top_i/Pulse_Edges_0'
Parsing XDC File [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'clk'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc:129]
Finished Parsing XDC File [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.srcs/constrs_1/new/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1478.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1478.082 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  {e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0/top_clk_wiz_0_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  {e:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0/top_clk_wiz_0_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for top_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/ASCII_LUT_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/UART_RX_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/UART_CONTROLLER_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/UART_TX_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/LED_Toggle_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/Pulse_Edges_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |top_ASCII_LUT_0_0       |         1|
|2     |top_LED_Toggle_0_0      |         1|
|3     |top_Pulse_Edges_0_0     |         1|
|4     |top_UART_CONTROLLER_0_0 |         1|
|5     |top_UART_RX_0_1         |         1|
|6     |top_UART_TX_0_1         |         1|
|7     |top_clk_wiz_0_0         |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |top_ASCII_LUT_0_0_bbox       |     1|
|2     |top_LED_Toggle_0_0_bbox      |     1|
|3     |top_Pulse_Edges_0_0_bbox     |     1|
|4     |top_UART_CONTROLLER_0_0_bbox |     1|
|5     |top_UART_RX_0_1_bbox         |     1|
|6     |top_UART_TX_0_1_bbox         |     1|
|7     |top_clk_wiz_0_0_bbox         |     1|
|8     |IBUF                         |     2|
|9     |OBUF                         |     9|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1478.082 ; gain = 549.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1478.082 ; gain = 549.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1478.082 ; gain = 549.926
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1478.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1478.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Synth Design complete | Checksum: 194289af
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1478.082 ; gain = 941.980
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1478.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/VHDL/Lab Training/UART/UART_LED/UART_LED.runs/synth_1/top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 11:45:30 2025...
