vhdtdtfi -lib work Module_AR.vhd -lib work contador_test.vhd -lib work AR_complete_counter.vhd -prj antirebotes -o AR_complete_counter.spl -module AR_complete_counter -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e AR_complete_counter.spl /home/edilson/projects_VHDL/antirebotes/AR_complete_counter.sym 
vhdtdtfi -lib work Module_AR.vhd -lib work contador_test.vhd -lib work AR_complete_counter.vhd -prj antirebotes -o AR_complete_counter.spl -module AR_complete_counter -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e AR_complete_counter.spl /home/edilson/projects_VHDL/antirebotes/AR_complete_counter.sym 
vhdtdtfi -lib work Module_AR.vhd -lib work contador_test.vhd -lib work AR_complete_counter.vhd -prj antirebotes -o AR_complete_counter.spl -module AR_complete_counter -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e AR_complete_counter.spl /home/edilson/projects_VHDL/antirebotes/AR_complete_counter.sym 
xst -intstyle ise -ifn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.xst" -ofn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.syr" 
xst -intstyle ise -ifn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.xst" -ofn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.syr" 
xst -intstyle ise -ifn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.xst" -ofn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.syr" 
xst -intstyle ise -ifn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.xst" -ofn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.syr" 
xst -intstyle ise -ifn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.xst" -ofn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.syr" 
xst -intstyle ise -ifn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.xst" -ofn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.syr" 
xst -intstyle ise -ifn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.xst" -ofn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.syr" 
xst -intstyle ise -ifn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.xst" -ofn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.syr" 
xst -intstyle ise -ifn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.xst" -ofn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.syr" 
xst -intstyle ise -ifn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.xst" -ofn "/home/edilson/projects_VHDL/antirebotes/AR_complete_counter.syr" 
