// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fft2DKernel_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_outData_0_0_0_0_0_din,
        p_outData_0_0_0_0_0_full_n,
        p_outData_0_0_0_0_0_write,
        p_outData_0_1_0_0_0_din,
        p_outData_0_1_0_0_0_full_n,
        p_outData_0_1_0_0_0_write,
        p_outData_0_0_0_0_07_din,
        p_outData_0_0_0_0_07_full_n,
        p_outData_0_0_0_0_07_write,
        p_outData_0_1_0_0_010_din,
        p_outData_0_1_0_0_010_full_n,
        p_outData_0_1_0_0_010_write,
        p_outData_0_0_0_0_08_din,
        p_outData_0_0_0_0_08_full_n,
        p_outData_0_0_0_0_08_write,
        p_outData_0_1_0_0_011_din,
        p_outData_0_1_0_0_011_full_n,
        p_outData_0_1_0_0_011_write,
        p_outData_0_0_0_0_09_din,
        p_outData_0_0_0_0_09_full_n,
        p_outData_0_0_0_0_09_write,
        p_outData_0_1_0_0_012_din,
        p_outData_0_1_0_0_012_full_n,
        p_outData_0_1_0_0_012_write,
        p_digitReseversedOutputBuff_M_real_address0,
        p_digitReseversedOutputBuff_M_real_ce0,
        p_digitReseversedOutputBuff_M_real_q0,
        p_digitReseversedOutputBuff_M_real1_address0,
        p_digitReseversedOutputBuff_M_real1_ce0,
        p_digitReseversedOutputBuff_M_real1_q0,
        p_digitReseversedOutputBuff_M_real2_address0,
        p_digitReseversedOutputBuff_M_real2_ce0,
        p_digitReseversedOutputBuff_M_real2_q0,
        p_digitReseversedOutputBuff_M_real3_address0,
        p_digitReseversedOutputBuff_M_real3_ce0,
        p_digitReseversedOutputBuff_M_real3_q0,
        p_digitReseversedOutputBuff_M_imag_address0,
        p_digitReseversedOutputBuff_M_imag_ce0,
        p_digitReseversedOutputBuff_M_imag_q0,
        p_digitReseversedOutputBuff_M_imag4_address0,
        p_digitReseversedOutputBuff_M_imag4_ce0,
        p_digitReseversedOutputBuff_M_imag4_q0,
        p_digitReseversedOutputBuff_M_imag5_address0,
        p_digitReseversedOutputBuff_M_imag5_ce0,
        p_digitReseversedOutputBuff_M_imag5_q0,
        p_digitReseversedOutputBuff_M_imag6_address0,
        p_digitReseversedOutputBuff_M_imag6_ce0,
        p_digitReseversedOutputBuff_M_imag6_q0,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] p_outData_0_0_0_0_0_din;
input   p_outData_0_0_0_0_0_full_n;
output   p_outData_0_0_0_0_0_write;
output  [31:0] p_outData_0_1_0_0_0_din;
input   p_outData_0_1_0_0_0_full_n;
output   p_outData_0_1_0_0_0_write;
output  [31:0] p_outData_0_0_0_0_07_din;
input   p_outData_0_0_0_0_07_full_n;
output   p_outData_0_0_0_0_07_write;
output  [31:0] p_outData_0_1_0_0_010_din;
input   p_outData_0_1_0_0_010_full_n;
output   p_outData_0_1_0_0_010_write;
output  [31:0] p_outData_0_0_0_0_08_din;
input   p_outData_0_0_0_0_08_full_n;
output   p_outData_0_0_0_0_08_write;
output  [31:0] p_outData_0_1_0_0_011_din;
input   p_outData_0_1_0_0_011_full_n;
output   p_outData_0_1_0_0_011_write;
output  [31:0] p_outData_0_0_0_0_09_din;
input   p_outData_0_0_0_0_09_full_n;
output   p_outData_0_0_0_0_09_write;
output  [31:0] p_outData_0_1_0_0_012_din;
input   p_outData_0_1_0_0_012_full_n;
output   p_outData_0_1_0_0_012_write;
output  [1:0] p_digitReseversedOutputBuff_M_real_address0;
output   p_digitReseversedOutputBuff_M_real_ce0;
input  [31:0] p_digitReseversedOutputBuff_M_real_q0;
output  [1:0] p_digitReseversedOutputBuff_M_real1_address0;
output   p_digitReseversedOutputBuff_M_real1_ce0;
input  [31:0] p_digitReseversedOutputBuff_M_real1_q0;
output  [1:0] p_digitReseversedOutputBuff_M_real2_address0;
output   p_digitReseversedOutputBuff_M_real2_ce0;
input  [31:0] p_digitReseversedOutputBuff_M_real2_q0;
output  [1:0] p_digitReseversedOutputBuff_M_real3_address0;
output   p_digitReseversedOutputBuff_M_real3_ce0;
input  [31:0] p_digitReseversedOutputBuff_M_real3_q0;
output  [1:0] p_digitReseversedOutputBuff_M_imag_address0;
output   p_digitReseversedOutputBuff_M_imag_ce0;
input  [31:0] p_digitReseversedOutputBuff_M_imag_q0;
output  [1:0] p_digitReseversedOutputBuff_M_imag4_address0;
output   p_digitReseversedOutputBuff_M_imag4_ce0;
input  [31:0] p_digitReseversedOutputBuff_M_imag4_q0;
output  [1:0] p_digitReseversedOutputBuff_M_imag5_address0;
output   p_digitReseversedOutputBuff_M_imag5_ce0;
input  [31:0] p_digitReseversedOutputBuff_M_imag5_q0;
output  [1:0] p_digitReseversedOutputBuff_M_imag6_address0;
output   p_digitReseversedOutputBuff_M_imag6_ce0;
input  [31:0] p_digitReseversedOutputBuff_M_imag6_q0;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_outData_0_0_0_0_0_write;
reg p_outData_0_1_0_0_0_write;
reg p_outData_0_0_0_0_07_write;
reg p_outData_0_1_0_0_010_write;
reg p_outData_0_0_0_0_08_write;
reg p_outData_0_1_0_0_011_write;
reg p_outData_0_0_0_0_09_write;
reg p_outData_0_1_0_0_012_write;
reg p_digitReseversedOutputBuff_M_real_ce0;
reg p_digitReseversedOutputBuff_M_real1_ce0;
reg p_digitReseversedOutputBuff_M_real2_ce0;
reg p_digitReseversedOutputBuff_M_real3_ce0;
reg p_digitReseversedOutputBuff_M_imag_ce0;
reg p_digitReseversedOutputBuff_M_imag4_ce0;
reg p_digitReseversedOutputBuff_M_imag5_ce0;
reg p_digitReseversedOutputBuff_M_imag6_ce0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln319_fu_826_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    io_acc_block_signal_op147;
wire    io_acc_block_signal_op148;
wire    io_acc_block_signal_op149;
wire    io_acc_block_signal_op150;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_block_pp0_stage0_11001;
reg    p_outData_0_0_0_0_0_blk_n;
wire    ap_block_pp0_stage0;
reg    p_outData_0_0_0_0_07_blk_n;
reg    p_outData_0_0_0_0_08_blk_n;
reg    p_outData_0_0_0_0_09_blk_n;
reg    p_outData_0_1_0_0_0_blk_n;
reg    p_outData_0_1_0_0_010_blk_n;
reg    p_outData_0_1_0_0_011_blk_n;
reg    p_outData_0_1_0_0_012_blk_n;
reg   [1:0] r53_reg_265;
reg   [31:0] temp_M_real_V_3_4_reg_656;
reg   [31:0] temp_M_real_V_2_4_reg_675;
reg   [31:0] temp_M_real_V_1_4_reg_694;
reg   [31:0] temp_M_real_V_0_4_reg_713;
reg   [31:0] temp_M_imag_V_3_4_reg_732;
reg   [31:0] temp_M_imag_V_2_4_reg_751;
reg   [31:0] temp_M_imag_V_1_4_reg_770;
reg   [31:0] temp_M_imag_V_0_4_reg_789;
wire   [1:0] sub_ln344_fu_808_p2;
reg   [1:0] sub_ln344_reg_1006;
reg   [1:0] sub_ln344_reg_1006_pp0_iter1_reg;
wire   [1:0] r_fu_820_p2;
reg   [1:0] r_reg_1020;
reg   [0:0] icmp_ln319_reg_1025;
reg   [0:0] icmp_ln319_reg_1025_pp0_iter1_reg;
reg   [0:0] icmp_ln319_reg_1025_pp0_iter2_reg;
reg   [31:0] temp_M_real_V_0_reg_1029;
reg   [31:0] temp_M_imag_V_0_reg_1037;
wire   [1:0] sub_ln344_1_fu_832_p2;
reg   [1:0] sub_ln344_1_reg_1045;
wire   [1:0] sub_ln344_2_fu_844_p2;
reg   [1:0] sub_ln344_2_reg_1059;
wire   [1:0] xor_ln150_fu_856_p2;
reg   [1:0] xor_ln150_reg_1073;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [1:0] ap_phi_mux_r53_phi_fu_269_p6;
reg   [31:0] ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_3_1_80_reg_280;
reg   [31:0] ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_2_1_reg_293;
reg   [31:0] ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_1_1_reg_306;
reg   [31:0] ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_0_1_reg_319;
reg   [31:0] ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_3_1_81_reg_332;
reg   [31:0] ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_2_1_reg_345;
reg   [31:0] ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_1_1_reg_358;
reg   [31:0] ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_0_1_reg_371;
reg   [31:0] ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_3_2_84_reg_384;
reg   [31:0] ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_2_2_reg_401;
reg   [31:0] ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_1_2_reg_418;
reg   [31:0] ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_0_2_reg_435;
reg   [31:0] ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_3_2_85_reg_452;
reg   [31:0] ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_2_2_reg_469;
reg   [31:0] ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_1_2_reg_486;
reg   [31:0] ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_0_2_reg_503;
reg   [31:0] ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_3_3_88_reg_520;
reg   [31:0] ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_2_3_reg_537;
reg   [31:0] ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_1_3_reg_554;
reg   [31:0] ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_0_3_reg_571;
reg   [31:0] ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_3_3_89_reg_588;
reg   [31:0] ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_2_3_reg_605;
reg   [31:0] ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_1_3_reg_622;
reg   [31:0] ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_0_3_reg_639;
reg   [31:0] ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_3_4_reg_656;
reg   [31:0] ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_2_4_reg_675;
reg   [31:0] ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_1_4_reg_694;
reg   [31:0] ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_real_V_0_4_reg_713;
reg   [31:0] ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_3_4_reg_732;
reg   [31:0] ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_2_4_reg_751;
reg   [31:0] ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_1_4_reg_770;
reg   [31:0] ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8;
wire   [31:0] ap_phi_reg_pp0_iter2_temp_M_imag_V_0_4_reg_789;
wire   [63:0] zext_ln344_fu_814_p1;
wire   [63:0] zext_ln344_1_fu_838_p1;
wire   [63:0] zext_ln344_2_fu_850_p1;
wire   [63:0] zext_ln344_3_fu_862_p1;
reg   [31:0] temp_M_imag_V_3_fu_74;
reg   [31:0] temp_M_imag_V_3_1_fu_78;
reg   [31:0] temp_M_imag_V_3_2_fu_82;
reg   [31:0] temp_M_imag_V_3_3_fu_86;
reg   [31:0] temp_M_real_V_3_fu_90;
reg   [31:0] temp_M_real_V_3_1_fu_94;
reg   [31:0] temp_M_real_V_3_2_fu_98;
reg   [31:0] temp_M_real_V_3_3_fu_102;
reg    ap_block_pp0_stage0_01001;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_int_blocking_cur_n;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_284;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln319_reg_1025 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r53_reg_265 <= r_reg_1020;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln319_reg_1025 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        r53_reg_265 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd0))) begin
        temp_M_imag_V_0_4_reg_789 <= p_digitReseversedOutputBuff_M_imag6_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd3)))) begin
        temp_M_imag_V_0_4_reg_789 <= ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_M_imag_V_0_4_reg_789 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_0_4_reg_789;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd1))) begin
        temp_M_imag_V_1_4_reg_770 <= p_digitReseversedOutputBuff_M_imag6_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd3)))) begin
        temp_M_imag_V_1_4_reg_770 <= ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_M_imag_V_1_4_reg_770 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_1_4_reg_770;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd2))) begin
        temp_M_imag_V_2_4_reg_751 <= p_digitReseversedOutputBuff_M_imag6_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd3)))) begin
        temp_M_imag_V_2_4_reg_751 <= ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_M_imag_V_2_4_reg_751 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_2_4_reg_751;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd2)))) begin
        temp_M_imag_V_3_4_reg_732 <= ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd3))) begin
        temp_M_imag_V_3_4_reg_732 <= p_digitReseversedOutputBuff_M_imag6_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_M_imag_V_3_4_reg_732 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_3_4_reg_732;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd0))) begin
        temp_M_real_V_0_4_reg_713 <= p_digitReseversedOutputBuff_M_real3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd3)))) begin
        temp_M_real_V_0_4_reg_713 <= ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_M_real_V_0_4_reg_713 <= ap_phi_reg_pp0_iter2_temp_M_real_V_0_4_reg_713;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd1))) begin
        temp_M_real_V_1_4_reg_694 <= p_digitReseversedOutputBuff_M_real3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd3)))) begin
        temp_M_real_V_1_4_reg_694 <= ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_M_real_V_1_4_reg_694 <= ap_phi_reg_pp0_iter2_temp_M_real_V_1_4_reg_694;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd2))) begin
        temp_M_real_V_2_4_reg_675 <= p_digitReseversedOutputBuff_M_real3_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd3)))) begin
        temp_M_real_V_2_4_reg_675 <= ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_M_real_V_2_4_reg_675 <= ap_phi_reg_pp0_iter2_temp_M_real_V_2_4_reg_675;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd2)))) begin
        temp_M_real_V_3_4_reg_656 <= ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (xor_ln150_reg_1073 == 2'd3))) begin
        temp_M_real_V_3_4_reg_656 <= p_digitReseversedOutputBuff_M_real3_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_M_real_V_3_4_reg_656 <= ap_phi_reg_pp0_iter2_temp_M_real_V_3_4_reg_656;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln319_reg_1025 <= icmp_ln319_fu_826_p2;
        icmp_ln319_reg_1025_pp0_iter1_reg <= icmp_ln319_reg_1025;
        sub_ln344_1_reg_1045 <= sub_ln344_1_fu_832_p2;
        sub_ln344_2_reg_1059 <= sub_ln344_2_fu_844_p2;
        sub_ln344_reg_1006 <= sub_ln344_fu_808_p2;
        sub_ln344_reg_1006_pp0_iter1_reg <= sub_ln344_reg_1006;
        temp_M_imag_V_0_reg_1037 <= p_digitReseversedOutputBuff_M_imag_q0;
        temp_M_real_V_0_reg_1029 <= p_digitReseversedOutputBuff_M_real_q0;
        xor_ln150_reg_1073 <= xor_ln150_fu_856_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln319_reg_1025_pp0_iter2_reg <= icmp_ln319_reg_1025_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_reg_1020 <= r_fu_820_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln319_reg_1025_pp0_iter1_reg == 1'd0))) begin
        temp_M_imag_V_3_1_fu_78 <= ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8;
        temp_M_imag_V_3_2_fu_82 <= ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8;
        temp_M_imag_V_3_3_fu_86 <= ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8;
        temp_M_imag_V_3_fu_74 <= ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8;
        temp_M_real_V_3_1_fu_94 <= ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8;
        temp_M_real_V_3_2_fu_98 <= ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8;
        temp_M_real_V_3_3_fu_102 <= ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8;
        temp_M_real_V_3_fu_90 <= ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln319_reg_1025_pp0_iter2_reg == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_284)) begin
        if ((icmp_ln319_reg_1025 == 1'd1)) begin
            ap_phi_mux_r53_phi_fu_269_p6 = 2'd0;
        end else if ((icmp_ln319_reg_1025 == 1'd0)) begin
            ap_phi_mux_r53_phi_fu_269_p6 = r_reg_1020;
        end else begin
            ap_phi_mux_r53_phi_fu_269_p6 = r53_reg_265;
        end
    end else begin
        ap_phi_mux_r53_phi_fu_269_p6 = r53_reg_265;
    end
end

always @ (*) begin
    if ((sub_ln344_reg_1006_pp0_iter1_reg == 2'd0)) begin
        ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8 = temp_M_imag_V_0_reg_1037;
    end else if (((sub_ln344_reg_1006_pp0_iter1_reg == 2'd1) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd2) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd3))) begin
        ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8 = temp_M_imag_V_3_3_fu_86;
    end else begin
        ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_0_1_reg_371;
    end
end

always @ (*) begin
    if ((sub_ln344_1_reg_1045 == 2'd0)) begin
        ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8 = p_digitReseversedOutputBuff_M_imag4_q0;
    end else if (((sub_ln344_1_reg_1045 == 2'd1) | (sub_ln344_1_reg_1045 == 2'd2) | (sub_ln344_1_reg_1045 == 2'd3))) begin
        ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8 = ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8;
    end else begin
        ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_0_2_reg_503;
    end
end

always @ (*) begin
    if ((sub_ln344_2_reg_1059 == 2'd0)) begin
        ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8 = p_digitReseversedOutputBuff_M_imag5_q0;
    end else if (((sub_ln344_2_reg_1059 == 2'd1) | (sub_ln344_2_reg_1059 == 2'd2) | (sub_ln344_2_reg_1059 == 2'd3))) begin
        ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8 = ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8;
    end else begin
        ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_0_3_reg_639;
    end
end

always @ (*) begin
    if ((xor_ln150_reg_1073 == 2'd0)) begin
        ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8 = p_digitReseversedOutputBuff_M_imag6_q0;
    end else if (((xor_ln150_reg_1073 == 2'd1) | (xor_ln150_reg_1073 == 2'd2) | (xor_ln150_reg_1073 == 2'd3))) begin
        ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8 = ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8;
    end else begin
        ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_0_4_reg_789;
    end
end

always @ (*) begin
    if ((sub_ln344_reg_1006_pp0_iter1_reg == 2'd1)) begin
        ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8 = temp_M_imag_V_0_reg_1037;
    end else if (((sub_ln344_reg_1006_pp0_iter1_reg == 2'd2) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd3) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd0))) begin
        ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8 = temp_M_imag_V_3_2_fu_82;
    end else begin
        ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_1_1_reg_358;
    end
end

always @ (*) begin
    if ((sub_ln344_1_reg_1045 == 2'd1)) begin
        ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8 = p_digitReseversedOutputBuff_M_imag4_q0;
    end else if (((sub_ln344_1_reg_1045 == 2'd2) | (sub_ln344_1_reg_1045 == 2'd3) | (sub_ln344_1_reg_1045 == 2'd0))) begin
        ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8 = ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8;
    end else begin
        ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_1_2_reg_486;
    end
end

always @ (*) begin
    if ((sub_ln344_2_reg_1059 == 2'd1)) begin
        ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8 = p_digitReseversedOutputBuff_M_imag5_q0;
    end else if (((sub_ln344_2_reg_1059 == 2'd2) | (sub_ln344_2_reg_1059 == 2'd3) | (sub_ln344_2_reg_1059 == 2'd0))) begin
        ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8 = ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8;
    end else begin
        ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_1_3_reg_622;
    end
end

always @ (*) begin
    if ((xor_ln150_reg_1073 == 2'd1)) begin
        ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8 = p_digitReseversedOutputBuff_M_imag6_q0;
    end else if (((xor_ln150_reg_1073 == 2'd2) | (xor_ln150_reg_1073 == 2'd3) | (xor_ln150_reg_1073 == 2'd0))) begin
        ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8 = ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8;
    end else begin
        ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_1_4_reg_770;
    end
end

always @ (*) begin
    if ((sub_ln344_reg_1006_pp0_iter1_reg == 2'd2)) begin
        ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8 = temp_M_imag_V_0_reg_1037;
    end else if (((sub_ln344_reg_1006_pp0_iter1_reg == 2'd1) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd3) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd0))) begin
        ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8 = temp_M_imag_V_3_1_fu_78;
    end else begin
        ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_2_1_reg_345;
    end
end

always @ (*) begin
    if ((sub_ln344_1_reg_1045 == 2'd2)) begin
        ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8 = p_digitReseversedOutputBuff_M_imag4_q0;
    end else if (((sub_ln344_1_reg_1045 == 2'd1) | (sub_ln344_1_reg_1045 == 2'd3) | (sub_ln344_1_reg_1045 == 2'd0))) begin
        ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8 = ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8;
    end else begin
        ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_2_2_reg_469;
    end
end

always @ (*) begin
    if ((sub_ln344_2_reg_1059 == 2'd2)) begin
        ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8 = p_digitReseversedOutputBuff_M_imag5_q0;
    end else if (((sub_ln344_2_reg_1059 == 2'd1) | (sub_ln344_2_reg_1059 == 2'd3) | (sub_ln344_2_reg_1059 == 2'd0))) begin
        ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8 = ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8;
    end else begin
        ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_2_3_reg_605;
    end
end

always @ (*) begin
    if ((xor_ln150_reg_1073 == 2'd2)) begin
        ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8 = p_digitReseversedOutputBuff_M_imag6_q0;
    end else if (((xor_ln150_reg_1073 == 2'd1) | (xor_ln150_reg_1073 == 2'd3) | (xor_ln150_reg_1073 == 2'd0))) begin
        ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8 = ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8;
    end else begin
        ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_2_4_reg_751;
    end
end

always @ (*) begin
    if (((sub_ln344_reg_1006_pp0_iter1_reg == 2'd1) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd2) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd0))) begin
        ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8 = temp_M_imag_V_3_fu_74;
    end else if ((sub_ln344_reg_1006_pp0_iter1_reg == 2'd3)) begin
        ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8 = temp_M_imag_V_0_reg_1037;
    end else begin
        ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_3_1_81_reg_332;
    end
end

always @ (*) begin
    if (((sub_ln344_1_reg_1045 == 2'd1) | (sub_ln344_1_reg_1045 == 2'd2) | (sub_ln344_1_reg_1045 == 2'd0))) begin
        ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8 = ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8;
    end else if ((sub_ln344_1_reg_1045 == 2'd3)) begin
        ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8 = p_digitReseversedOutputBuff_M_imag4_q0;
    end else begin
        ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_3_2_85_reg_452;
    end
end

always @ (*) begin
    if (((sub_ln344_2_reg_1059 == 2'd1) | (sub_ln344_2_reg_1059 == 2'd2) | (sub_ln344_2_reg_1059 == 2'd0))) begin
        ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8 = ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8;
    end else if ((sub_ln344_2_reg_1059 == 2'd3)) begin
        ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8 = p_digitReseversedOutputBuff_M_imag5_q0;
    end else begin
        ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_3_3_89_reg_588;
    end
end

always @ (*) begin
    if (((xor_ln150_reg_1073 == 2'd1) | (xor_ln150_reg_1073 == 2'd2) | (xor_ln150_reg_1073 == 2'd0))) begin
        ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8 = ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8;
    end else if ((xor_ln150_reg_1073 == 2'd3)) begin
        ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8 = p_digitReseversedOutputBuff_M_imag6_q0;
    end else begin
        ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8 = ap_phi_reg_pp0_iter2_temp_M_imag_V_3_4_reg_732;
    end
end

always @ (*) begin
    if ((sub_ln344_reg_1006_pp0_iter1_reg == 2'd0)) begin
        ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8 = temp_M_real_V_0_reg_1029;
    end else if (((sub_ln344_reg_1006_pp0_iter1_reg == 2'd1) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd2) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd3))) begin
        ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8 = temp_M_real_V_3_3_fu_102;
    end else begin
        ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_0_1_reg_319;
    end
end

always @ (*) begin
    if ((sub_ln344_1_reg_1045 == 2'd0)) begin
        ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8 = p_digitReseversedOutputBuff_M_real1_q0;
    end else if (((sub_ln344_1_reg_1045 == 2'd1) | (sub_ln344_1_reg_1045 == 2'd2) | (sub_ln344_1_reg_1045 == 2'd3))) begin
        ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8 = ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8;
    end else begin
        ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_0_2_reg_435;
    end
end

always @ (*) begin
    if ((sub_ln344_2_reg_1059 == 2'd0)) begin
        ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8 = p_digitReseversedOutputBuff_M_real2_q0;
    end else if (((sub_ln344_2_reg_1059 == 2'd1) | (sub_ln344_2_reg_1059 == 2'd2) | (sub_ln344_2_reg_1059 == 2'd3))) begin
        ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8 = ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8;
    end else begin
        ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_0_3_reg_571;
    end
end

always @ (*) begin
    if ((xor_ln150_reg_1073 == 2'd0)) begin
        ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8 = p_digitReseversedOutputBuff_M_real3_q0;
    end else if (((xor_ln150_reg_1073 == 2'd1) | (xor_ln150_reg_1073 == 2'd2) | (xor_ln150_reg_1073 == 2'd3))) begin
        ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8 = ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8;
    end else begin
        ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_0_4_reg_713;
    end
end

always @ (*) begin
    if ((sub_ln344_reg_1006_pp0_iter1_reg == 2'd1)) begin
        ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8 = temp_M_real_V_0_reg_1029;
    end else if (((sub_ln344_reg_1006_pp0_iter1_reg == 2'd2) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd3) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd0))) begin
        ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8 = temp_M_real_V_3_2_fu_98;
    end else begin
        ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_1_1_reg_306;
    end
end

always @ (*) begin
    if ((sub_ln344_1_reg_1045 == 2'd1)) begin
        ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8 = p_digitReseversedOutputBuff_M_real1_q0;
    end else if (((sub_ln344_1_reg_1045 == 2'd2) | (sub_ln344_1_reg_1045 == 2'd3) | (sub_ln344_1_reg_1045 == 2'd0))) begin
        ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8 = ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8;
    end else begin
        ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_1_2_reg_418;
    end
end

always @ (*) begin
    if ((sub_ln344_2_reg_1059 == 2'd1)) begin
        ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8 = p_digitReseversedOutputBuff_M_real2_q0;
    end else if (((sub_ln344_2_reg_1059 == 2'd2) | (sub_ln344_2_reg_1059 == 2'd3) | (sub_ln344_2_reg_1059 == 2'd0))) begin
        ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8 = ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8;
    end else begin
        ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_1_3_reg_554;
    end
end

always @ (*) begin
    if ((xor_ln150_reg_1073 == 2'd1)) begin
        ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8 = p_digitReseversedOutputBuff_M_real3_q0;
    end else if (((xor_ln150_reg_1073 == 2'd2) | (xor_ln150_reg_1073 == 2'd3) | (xor_ln150_reg_1073 == 2'd0))) begin
        ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8 = ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8;
    end else begin
        ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_1_4_reg_694;
    end
end

always @ (*) begin
    if ((sub_ln344_reg_1006_pp0_iter1_reg == 2'd2)) begin
        ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8 = temp_M_real_V_0_reg_1029;
    end else if (((sub_ln344_reg_1006_pp0_iter1_reg == 2'd1) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd3) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd0))) begin
        ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8 = temp_M_real_V_3_1_fu_94;
    end else begin
        ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_2_1_reg_293;
    end
end

always @ (*) begin
    if ((sub_ln344_1_reg_1045 == 2'd2)) begin
        ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8 = p_digitReseversedOutputBuff_M_real1_q0;
    end else if (((sub_ln344_1_reg_1045 == 2'd1) | (sub_ln344_1_reg_1045 == 2'd3) | (sub_ln344_1_reg_1045 == 2'd0))) begin
        ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8 = ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8;
    end else begin
        ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_2_2_reg_401;
    end
end

always @ (*) begin
    if ((sub_ln344_2_reg_1059 == 2'd2)) begin
        ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8 = p_digitReseversedOutputBuff_M_real2_q0;
    end else if (((sub_ln344_2_reg_1059 == 2'd1) | (sub_ln344_2_reg_1059 == 2'd3) | (sub_ln344_2_reg_1059 == 2'd0))) begin
        ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8 = ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8;
    end else begin
        ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_2_3_reg_537;
    end
end

always @ (*) begin
    if ((xor_ln150_reg_1073 == 2'd2)) begin
        ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8 = p_digitReseversedOutputBuff_M_real3_q0;
    end else if (((xor_ln150_reg_1073 == 2'd1) | (xor_ln150_reg_1073 == 2'd3) | (xor_ln150_reg_1073 == 2'd0))) begin
        ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8 = ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8;
    end else begin
        ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_2_4_reg_675;
    end
end

always @ (*) begin
    if (((sub_ln344_reg_1006_pp0_iter1_reg == 2'd1) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd2) | (sub_ln344_reg_1006_pp0_iter1_reg == 2'd0))) begin
        ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8 = temp_M_real_V_3_fu_90;
    end else if ((sub_ln344_reg_1006_pp0_iter1_reg == 2'd3)) begin
        ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8 = temp_M_real_V_0_reg_1029;
    end else begin
        ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_3_1_80_reg_280;
    end
end

always @ (*) begin
    if (((sub_ln344_1_reg_1045 == 2'd1) | (sub_ln344_1_reg_1045 == 2'd2) | (sub_ln344_1_reg_1045 == 2'd0))) begin
        ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8 = ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8;
    end else if ((sub_ln344_1_reg_1045 == 2'd3)) begin
        ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8 = p_digitReseversedOutputBuff_M_real1_q0;
    end else begin
        ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_3_2_84_reg_384;
    end
end

always @ (*) begin
    if (((sub_ln344_2_reg_1059 == 2'd1) | (sub_ln344_2_reg_1059 == 2'd2) | (sub_ln344_2_reg_1059 == 2'd0))) begin
        ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8 = ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8;
    end else if ((sub_ln344_2_reg_1059 == 2'd3)) begin
        ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8 = p_digitReseversedOutputBuff_M_real2_q0;
    end else begin
        ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_3_3_88_reg_520;
    end
end

always @ (*) begin
    if (((xor_ln150_reg_1073 == 2'd1) | (xor_ln150_reg_1073 == 2'd2) | (xor_ln150_reg_1073 == 2'd0))) begin
        ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8 = ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8;
    end else if ((xor_ln150_reg_1073 == 2'd3)) begin
        ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8 = p_digitReseversedOutputBuff_M_real3_q0;
    end else begin
        ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8 = ap_phi_reg_pp0_iter2_temp_M_real_V_3_4_reg_656;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln319_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_digitReseversedOutputBuff_M_imag4_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_imag4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_digitReseversedOutputBuff_M_imag5_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_imag5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_digitReseversedOutputBuff_M_imag6_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_imag6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_digitReseversedOutputBuff_M_imag_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_digitReseversedOutputBuff_M_real1_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_real1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_digitReseversedOutputBuff_M_real2_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_real2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_digitReseversedOutputBuff_M_real3_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_real3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_digitReseversedOutputBuff_M_real_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_0_0_0_07_blk_n = p_outData_0_0_0_0_07_full_n;
    end else begin
        p_outData_0_0_0_0_07_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_0_0_0_07_write = 1'b1;
    end else begin
        p_outData_0_0_0_0_07_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_0_0_0_08_blk_n = p_outData_0_0_0_0_08_full_n;
    end else begin
        p_outData_0_0_0_0_08_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_0_0_0_08_write = 1'b1;
    end else begin
        p_outData_0_0_0_0_08_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_0_0_0_09_blk_n = p_outData_0_0_0_0_09_full_n;
    end else begin
        p_outData_0_0_0_0_09_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_0_0_0_09_write = 1'b1;
    end else begin
        p_outData_0_0_0_0_09_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_0_0_0_0_blk_n = p_outData_0_0_0_0_0_full_n;
    end else begin
        p_outData_0_0_0_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_0_0_0_0_write = 1'b1;
    end else begin
        p_outData_0_0_0_0_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_1_0_0_010_blk_n = p_outData_0_1_0_0_010_full_n;
    end else begin
        p_outData_0_1_0_0_010_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_1_0_0_010_write = 1'b1;
    end else begin
        p_outData_0_1_0_0_010_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_1_0_0_011_blk_n = p_outData_0_1_0_0_011_full_n;
    end else begin
        p_outData_0_1_0_0_011_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_1_0_0_011_write = 1'b1;
    end else begin
        p_outData_0_1_0_0_011_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_1_0_0_012_blk_n = p_outData_0_1_0_0_012_full_n;
    end else begin
        p_outData_0_1_0_0_012_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_1_0_0_012_write = 1'b1;
    end else begin
        p_outData_0_1_0_0_012_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_1_0_0_0_blk_n = p_outData_0_1_0_0_0_full_n;
    end else begin
        p_outData_0_1_0_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_outData_0_1_0_0_0_write = 1'b1;
    end else begin
        p_outData_0_1_0_0_0_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter3 == 1'b1) & ((io_acc_block_signal_op150 == 1'b0) | (io_acc_block_signal_op149 == 1'b0) | (io_acc_block_signal_op148 == 1'b0) | (io_acc_block_signal_op147 == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter3 == 1'b1) & ((io_acc_block_signal_op150 == 1'b0) | (io_acc_block_signal_op149 == 1'b0) | (io_acc_block_signal_op148 == 1'b0) | (io_acc_block_signal_op147 == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter3 == 1'b1) & ((io_acc_block_signal_op150 == 1'b0) | (io_acc_block_signal_op149 == 1'b0) | (io_acc_block_signal_op148 == 1'b0) | (io_acc_block_signal_op147 == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((io_acc_block_signal_op150 == 1'b0) | (io_acc_block_signal_op149 == 1'b0) | (io_acc_block_signal_op148 == 1'b0) | (io_acc_block_signal_op147 == 1'b0));
end

always @ (*) begin
    ap_condition_284 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = (p_outData_0_1_0_0_0_blk_n & p_outData_0_1_0_0_012_blk_n & p_outData_0_1_0_0_011_blk_n & p_outData_0_1_0_0_010_blk_n & p_outData_0_0_0_0_0_blk_n & p_outData_0_0_0_0_09_blk_n & p_outData_0_0_0_0_08_blk_n & p_outData_0_0_0_0_07_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_0_1_reg_371 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_0_2_reg_503 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_0_3_reg_639 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_0_4_reg_789 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_1_1_reg_358 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_1_2_reg_486 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_1_3_reg_622 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_1_4_reg_770 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_2_1_reg_345 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_2_2_reg_469 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_2_3_reg_605 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_2_4_reg_751 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_3_1_81_reg_332 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_3_2_85_reg_452 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_3_3_89_reg_588 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_imag_V_3_4_reg_732 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_0_1_reg_319 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_0_2_reg_435 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_0_3_reg_571 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_0_4_reg_713 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_1_1_reg_306 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_1_2_reg_418 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_1_3_reg_554 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_1_4_reg_694 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_2_1_reg_293 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_2_2_reg_401 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_2_3_reg_537 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_2_4_reg_675 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_3_1_80_reg_280 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_3_2_84_reg_384 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_3_3_88_reg_520 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_M_real_V_3_4_reg_656 = 'bx;

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign icmp_ln319_fu_826_p2 = ((ap_phi_mux_r53_phi_fu_269_p6 == 2'd3) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op147 = (p_outData_0_1_0_0_0_full_n & p_outData_0_0_0_0_0_full_n);

assign io_acc_block_signal_op148 = (p_outData_0_1_0_0_010_full_n & p_outData_0_0_0_0_07_full_n);

assign io_acc_block_signal_op149 = (p_outData_0_1_0_0_011_full_n & p_outData_0_0_0_0_08_full_n);

assign io_acc_block_signal_op150 = (p_outData_0_1_0_0_012_full_n & p_outData_0_0_0_0_09_full_n);

assign p_digitReseversedOutputBuff_M_imag4_address0 = zext_ln344_1_fu_838_p1;

assign p_digitReseversedOutputBuff_M_imag5_address0 = zext_ln344_2_fu_850_p1;

assign p_digitReseversedOutputBuff_M_imag6_address0 = zext_ln344_3_fu_862_p1;

assign p_digitReseversedOutputBuff_M_imag_address0 = zext_ln344_fu_814_p1;

assign p_digitReseversedOutputBuff_M_real1_address0 = zext_ln344_1_fu_838_p1;

assign p_digitReseversedOutputBuff_M_real2_address0 = zext_ln344_2_fu_850_p1;

assign p_digitReseversedOutputBuff_M_real3_address0 = zext_ln344_3_fu_862_p1;

assign p_digitReseversedOutputBuff_M_real_address0 = zext_ln344_fu_814_p1;

assign p_outData_0_0_0_0_07_din = temp_M_real_V_1_4_reg_694;

assign p_outData_0_0_0_0_08_din = temp_M_real_V_2_4_reg_675;

assign p_outData_0_0_0_0_09_din = temp_M_real_V_3_4_reg_656;

assign p_outData_0_0_0_0_0_din = temp_M_real_V_0_4_reg_713;

assign p_outData_0_1_0_0_010_din = temp_M_imag_V_1_4_reg_770;

assign p_outData_0_1_0_0_011_din = temp_M_imag_V_2_4_reg_751;

assign p_outData_0_1_0_0_012_din = temp_M_imag_V_3_4_reg_732;

assign p_outData_0_1_0_0_0_din = temp_M_imag_V_0_4_reg_789;

assign r_fu_820_p2 = (ap_phi_mux_r53_phi_fu_269_p6 + 2'd1);

assign sub_ln344_1_fu_832_p2 = (2'd1 - r53_reg_265);

assign sub_ln344_2_fu_844_p2 = (2'd2 - r53_reg_265);

assign sub_ln344_fu_808_p2 = (2'd0 - ap_phi_mux_r53_phi_fu_269_p6);

assign xor_ln150_fu_856_p2 = (r53_reg_265 ^ 2'd3);

assign zext_ln344_1_fu_838_p1 = sub_ln344_1_fu_832_p2;

assign zext_ln344_2_fu_850_p1 = sub_ln344_2_fu_844_p2;

assign zext_ln344_3_fu_862_p1 = xor_ln150_fu_856_p2;

assign zext_ln344_fu_814_p1 = sub_ln344_fu_808_p2;

endmodule //fft2DKernel_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s
