
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae00  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008fc  0800af10  0800af10  0001af10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b80c  0800b80c  0001b80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800b814  0800b814  0001b814  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b81c  0800b81c  0001b81c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009d8  20000000  0800b820  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005fc  200009d8  0800c1f8  000209d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000fd4  0800c1f8  00020fd4  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000121f9  00000000  00000000  00020a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000326b  00000000  00000000  00032bfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000fb0  00000000  00000000  00035e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000e78  00000000  00000000  00036e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00017877  00000000  00000000  00037c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00010dba  00000000  00000000  0004f507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00081718  00000000  00000000  000602c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000e19d9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005710  00000000  00000000  000e1a2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009d8 	.word	0x200009d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800aef8 	.word	0x0800aef8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009dc 	.word	0x200009dc
 800014c:	0800aef8 	.word	0x0800aef8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	if(t)
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <process_ms+0x20>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d004      	beq.n	8000e36 <process_ms+0x16>
		t--;
 8000e2c:	4b04      	ldr	r3, [pc, #16]	; (8000e40 <process_ms+0x20>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	3b01      	subs	r3, #1
 8000e32:	4a03      	ldr	r2, [pc, #12]	; (8000e40 <process_ms+0x20>)
 8000e34:	6013      	str	r3, [r2, #0]
}
 8000e36:	bf00      	nop
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	200009f4 	.word	0x200009f4

08000e44 <main>:


int main(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi�re �tape de la fonction main().
	HAL_Init();
 8000e4a:	f002 f927 	bl	800309c <HAL_Init>

	//Initialisation de l'UART2 � la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas reli�es jusqu'au connecteur de la Nucleo.
		//Ces broches sont redirig�es vers la sonde de d�bogage, la liaison UART �tant ensuite encapsul�e sur l'USB vers le PC de d�veloppement.
	UART_init(UART2_ID,115200);
 8000e4e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000e52:	2001      	movs	r0, #1
 8000e54:	f001 fb62 	bl	800251c <UART_init>

	//"Indique que les printf sortent vers le p�riph�rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	f000 fefd 	bl	8001c5c <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000e62:	2303      	movs	r3, #3
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	2300      	movs	r3, #0
 8000e68:	2201      	movs	r2, #1
 8000e6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e6e:	4809      	ldr	r0, [pc, #36]	; (8000e94 <main+0x50>)
 8000e70:	f000 fdaa 	bl	80019c8 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000e74:	2303      	movs	r3, #3
 8000e76:	9300      	str	r3, [sp, #0]
 8000e78:	2301      	movs	r3, #1
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e80:	4805      	ldr	r0, [pc, #20]	; (8000e98 <main+0x54>)
 8000e82:	f000 fda1 	bl	80019c8 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms � la liste des fonctions appel�es automatiquement chaque ms par la routine d'interruption du p�riph�rique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000e86:	4805      	ldr	r0, [pc, #20]	; (8000e9c <main+0x58>)
 8000e88:	f002 f8de 	bl	8003048 <Systick_add_callback_function>

	while(1)	//boucle de t�che de fond
	{
		test_HCSR04();
 8000e8c:	f000 f808 	bl	8000ea0 <test_HCSR04>
 8000e90:	e7fc      	b.n	8000e8c <main+0x48>
 8000e92:	bf00      	nop
 8000e94:	40011000 	.word	0x40011000
 8000e98:	40010800 	.word	0x40010800
 8000e9c:	08000e21 	.word	0x08000e21

08000ea0 <test_HCSR04>:

	printf("\n");

}

void test_HCSR04(void){
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
	HCSR04_demo_state_machine();
 8000ea4:	f000 f802 	bl	8000eac <HCSR04_demo_state_machine>

}
 8000ea8:	bf00      	nop
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <HCSR04_demo_state_machine>:
 * @pre ATTENTION, le signal ECHO arrive en 5V. Il ne faut pas utiliser pour le recevoir une broche non tol�rante 5V. (voir le classeur Ports_STM32F1.xls)
 * @post cette fonction effectue des mesures r�guli�res avec un capteur HCSR04 plac� sur les ports PC7 (Trig) et PB6 (Echo)
 * @note cette fonction n'utilise que des fonctions publiques. Elle peut donc �tre dupliqu�e � l'ext�rieur de ce module logiciel.
 */
void HCSR04_demo_state_machine(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af02      	add	r7, sp, #8
	static uint32_t tlocal;
	static uint8_t id_sensor;
	uint16_t distance;

	//ne pas oublier d'appeler en t�che de fond cette fonction.
	HCSR04_process_main();
 8000eb2:	f000 fa0d 	bl	80012d0 <HCSR04_process_main>


	switch(state)
 8000eb6:	4b43      	ldr	r3, [pc, #268]	; (8000fc4 <HCSR04_demo_state_machine+0x118>)
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	2b05      	cmp	r3, #5
 8000ebc:	d878      	bhi.n	8000fb0 <HCSR04_demo_state_machine+0x104>
 8000ebe:	a201      	add	r2, pc, #4	; (adr r2, 8000ec4 <HCSR04_demo_state_machine+0x18>)
 8000ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec4:	08000edd 	.word	0x08000edd
 8000ec8:	08000fb1 	.word	0x08000fb1
 8000ecc:	08000f0f 	.word	0x08000f0f
 8000ed0:	08000fb1 	.word	0x08000fb1
 8000ed4:	08000f2b 	.word	0x08000f2b
 8000ed8:	08000f99 	.word	0x08000f99
	{
		case INIT:
			if(HCSR04_add(&id_sensor, GPIOB, GPIO_PIN_6, GPIOB, GPIO_PIN_7) != HAL_OK)
 8000edc:	2380      	movs	r3, #128	; 0x80
 8000ede:	9300      	str	r3, [sp, #0]
 8000ee0:	4b39      	ldr	r3, [pc, #228]	; (8000fc8 <HCSR04_demo_state_machine+0x11c>)
 8000ee2:	2240      	movs	r2, #64	; 0x40
 8000ee4:	4938      	ldr	r1, [pc, #224]	; (8000fc8 <HCSR04_demo_state_machine+0x11c>)
 8000ee6:	4839      	ldr	r0, [pc, #228]	; (8000fcc <HCSR04_demo_state_machine+0x120>)
 8000ee8:	f000 f87e 	bl	8000fe8 <HCSR04_add>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d006      	beq.n	8000f00 <HCSR04_demo_state_machine+0x54>
			{
				printf("HCSR04 non ajout� - erreur g�nante\n");
 8000ef2:	4837      	ldr	r0, [pc, #220]	; (8000fd0 <HCSR04_demo_state_machine+0x124>)
 8000ef4:	f004 f986 	bl	8005204 <puts>
				state = FAIL;
 8000ef8:	4b32      	ldr	r3, [pc, #200]	; (8000fc4 <HCSR04_demo_state_machine+0x118>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	701a      	strb	r2, [r3, #0]
			else
			{
				printf("HCSR04 ajout�\n");
				state = LAUNCH_MEASURE;
			}
			break;
 8000efe:	e05c      	b.n	8000fba <HCSR04_demo_state_machine+0x10e>
				printf("HCSR04 ajout�\n");
 8000f00:	4834      	ldr	r0, [pc, #208]	; (8000fd4 <HCSR04_demo_state_machine+0x128>)
 8000f02:	f004 f97f 	bl	8005204 <puts>
				state = LAUNCH_MEASURE;
 8000f06:	4b2f      	ldr	r3, [pc, #188]	; (8000fc4 <HCSR04_demo_state_machine+0x118>)
 8000f08:	2202      	movs	r2, #2
 8000f0a:	701a      	strb	r2, [r3, #0]
			break;
 8000f0c:	e055      	b.n	8000fba <HCSR04_demo_state_machine+0x10e>
		case LAUNCH_MEASURE:
			HCSR04_run_measure(id_sensor);
 8000f0e:	4b2f      	ldr	r3, [pc, #188]	; (8000fcc <HCSR04_demo_state_machine+0x120>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f000 f8d0 	bl	80010b8 <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8000f18:	f002 f918 	bl	800314c <HAL_GetTick>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	4a2e      	ldr	r2, [pc, #184]	; (8000fd8 <HCSR04_demo_state_machine+0x12c>)
 8000f20:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 8000f22:	4b28      	ldr	r3, [pc, #160]	; (8000fc4 <HCSR04_demo_state_machine+0x118>)
 8000f24:	2204      	movs	r2, #4
 8000f26:	701a      	strb	r2, [r3, #0]
			break;
 8000f28:	e047      	b.n	8000fba <HCSR04_demo_state_machine+0x10e>
		case WAIT_DURING_MEASURE:
			switch(HCSR04_get_value(id_sensor, &distance))
 8000f2a:	4b28      	ldr	r3, [pc, #160]	; (8000fcc <HCSR04_demo_state_machine+0x120>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	1dba      	adds	r2, r7, #6
 8000f30:	4611      	mov	r1, r2
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 facc 	bl	80014d0 <HCSR04_get_value>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b03      	cmp	r3, #3
 8000f3c:	d83a      	bhi.n	8000fb4 <HCSR04_demo_state_machine+0x108>
 8000f3e:	a201      	add	r2, pc, #4	; (adr r2, 8000f44 <HCSR04_demo_state_machine+0x98>)
 8000f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f44:	08000f55 	.word	0x08000f55
 8000f48:	08000f6d 	.word	0x08000f6d
 8000f4c:	08000f95 	.word	0x08000f95
 8000f50:	08000f81 	.word	0x08000f81
			{
				case HAL_BUSY:
					//rien � faire... on attend...
					break;
				case HAL_OK:
					printf("sensor %d - distance : %d\n", id_sensor, distance);
 8000f54:	4b1d      	ldr	r3, [pc, #116]	; (8000fcc <HCSR04_demo_state_machine+0x120>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	88fb      	ldrh	r3, [r7, #6]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	481f      	ldr	r0, [pc, #124]	; (8000fdc <HCSR04_demo_state_machine+0x130>)
 8000f60:	f004 f8f8 	bl	8005154 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 8000f64:	4b17      	ldr	r3, [pc, #92]	; (8000fc4 <HCSR04_demo_state_machine+0x118>)
 8000f66:	2205      	movs	r2, #5
 8000f68:	701a      	strb	r2, [r3, #0]
					break;
 8000f6a:	e014      	b.n	8000f96 <HCSR04_demo_state_machine+0xea>
				case HAL_ERROR:
					printf("sensor %d - erreur ou mesure non lanc�e\n", id_sensor);
 8000f6c:	4b17      	ldr	r3, [pc, #92]	; (8000fcc <HCSR04_demo_state_machine+0x120>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	4619      	mov	r1, r3
 8000f72:	481b      	ldr	r0, [pc, #108]	; (8000fe0 <HCSR04_demo_state_machine+0x134>)
 8000f74:	f004 f8ee 	bl	8005154 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <HCSR04_demo_state_machine+0x118>)
 8000f7a:	2205      	movs	r2, #5
 8000f7c:	701a      	strb	r2, [r3, #0]
					break;
 8000f7e:	e00a      	b.n	8000f96 <HCSR04_demo_state_machine+0xea>

				case HAL_TIMEOUT:
					printf("sensor %d - timeout\n", id_sensor);
 8000f80:	4b12      	ldr	r3, [pc, #72]	; (8000fcc <HCSR04_demo_state_machine+0x120>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	4619      	mov	r1, r3
 8000f86:	4817      	ldr	r0, [pc, #92]	; (8000fe4 <HCSR04_demo_state_machine+0x138>)
 8000f88:	f004 f8e4 	bl	8005154 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 8000f8c:	4b0d      	ldr	r3, [pc, #52]	; (8000fc4 <HCSR04_demo_state_machine+0x118>)
 8000f8e:	2205      	movs	r2, #5
 8000f90:	701a      	strb	r2, [r3, #0]
					break;
 8000f92:	e000      	b.n	8000f96 <HCSR04_demo_state_machine+0xea>
					break;
 8000f94:	bf00      	nop
			}
			break;
 8000f96:	e00d      	b.n	8000fb4 <HCSR04_demo_state_machine+0x108>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 8000f98:	f002 f8d8 	bl	800314c <HAL_GetTick>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <HCSR04_demo_state_machine+0x12c>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	3364      	adds	r3, #100	; 0x64
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d907      	bls.n	8000fb8 <HCSR04_demo_state_machine+0x10c>
				state = LAUNCH_MEASURE;
 8000fa8:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <HCSR04_demo_state_machine+0x118>)
 8000faa:	2202      	movs	r2, #2
 8000fac:	701a      	strb	r2, [r3, #0]
			break;
 8000fae:	e003      	b.n	8000fb8 <HCSR04_demo_state_machine+0x10c>
		default:
			break;
 8000fb0:	bf00      	nop
 8000fb2:	e002      	b.n	8000fba <HCSR04_demo_state_machine+0x10e>
			break;
 8000fb4:	bf00      	nop
 8000fb6:	e000      	b.n	8000fba <HCSR04_demo_state_machine+0x10e>
			break;
 8000fb8:	bf00      	nop
	}
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000a9c 	.word	0x20000a9c
 8000fc8:	40010c00 	.word	0x40010c00
 8000fcc:	20000a9d 	.word	0x20000a9d
 8000fd0:	0800af10 	.word	0x0800af10
 8000fd4:	0800af38 	.word	0x0800af38
 8000fd8:	20000aa0 	.word	0x20000aa0
 8000fdc:	0800af48 	.word	0x0800af48
 8000fe0:	0800af64 	.word	0x0800af64
 8000fe4:	0800af90 	.word	0x0800af90

08000fe8 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un m�me num�ro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b088      	sub	sp, #32
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	603b      	str	r3, [r7, #0]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	75bb      	strb	r3, [r7, #22]
 8001000:	e04c      	b.n	800109c <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8001002:	7dbb      	ldrb	r3, [r7, #22]
 8001004:	4a29      	ldr	r2, [pc, #164]	; (80010ac <HCSR04_add+0xc4>)
 8001006:	015b      	lsls	r3, r3, #5
 8001008:	4413      	add	r3, r2
 800100a:	330e      	adds	r3, #14
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d141      	bne.n	8001096 <HCSR04_add+0xae>
		{
			//on a trouv� une case libre.
			*id = i;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	7dba      	ldrb	r2, [r7, #22]
 8001016:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8001018:	7dbb      	ldrb	r3, [r7, #22]
 800101a:	4a24      	ldr	r2, [pc, #144]	; (80010ac <HCSR04_add+0xc4>)
 800101c:	015b      	lsls	r3, r3, #5
 800101e:	4413      	add	r3, r2
 8001020:	330e      	adds	r3, #14
 8001022:	2201      	movs	r2, #1
 8001024:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8001026:	7dbb      	ldrb	r3, [r7, #22]
 8001028:	4a20      	ldr	r2, [pc, #128]	; (80010ac <HCSR04_add+0xc4>)
 800102a:	015b      	lsls	r3, r3, #5
 800102c:	4413      	add	r3, r2
 800102e:	68ba      	ldr	r2, [r7, #8]
 8001030:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8001032:	7dbb      	ldrb	r3, [r7, #22]
 8001034:	4a1d      	ldr	r2, [pc, #116]	; (80010ac <HCSR04_add+0xc4>)
 8001036:	015b      	lsls	r3, r3, #5
 8001038:	4413      	add	r3, r2
 800103a:	3304      	adds	r3, #4
 800103c:	88fa      	ldrh	r2, [r7, #6]
 800103e:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8001040:	7dbb      	ldrb	r3, [r7, #22]
 8001042:	4a1a      	ldr	r2, [pc, #104]	; (80010ac <HCSR04_add+0xc4>)
 8001044:	015b      	lsls	r3, r3, #5
 8001046:	4413      	add	r3, r2
 8001048:	3308      	adds	r3, #8
 800104a:	683a      	ldr	r2, [r7, #0]
 800104c:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 800104e:	7dbb      	ldrb	r3, [r7, #22]
 8001050:	4a16      	ldr	r2, [pc, #88]	; (80010ac <HCSR04_add+0xc4>)
 8001052:	015b      	lsls	r3, r3, #5
 8001054:	4413      	add	r3, r2
 8001056:	330c      	adds	r3, #12
 8001058:	8c3a      	ldrh	r2, [r7, #32]
 800105a:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 800105c:	8c39      	ldrh	r1, [r7, #32]
 800105e:	2303      	movs	r3, #3
 8001060:	9300      	str	r3, [sp, #0]
 8001062:	2302      	movs	r3, #2
 8001064:	4a12      	ldr	r2, [pc, #72]	; (80010b0 <HCSR04_add+0xc8>)
 8001066:	6838      	ldr	r0, [r7, #0]
 8001068:	f000 fcae 	bl	80019c8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800106c:	88f9      	ldrh	r1, [r7, #6]
 800106e:	2303      	movs	r3, #3
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	2300      	movs	r3, #0
 8001074:	2201      	movs	r2, #1
 8001076:	68b8      	ldr	r0, [r7, #8]
 8001078:	f000 fca6 	bl	80019c8 <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 800107c:	8c3b      	ldrh	r3, [r7, #32]
 800107e:	4618      	mov	r0, r3
 8001080:	f000 fb04 	bl	800168c <EXTI_gpiopin_to_pin_number>
 8001084:	4603      	mov	r3, r0
 8001086:	2201      	movs	r2, #1
 8001088:	4619      	mov	r1, r3
 800108a:	480a      	ldr	r0, [pc, #40]	; (80010b4 <HCSR04_add+0xcc>)
 800108c:	f000 fa96 	bl	80015bc <EXTIT_set_callback>
			ret = HAL_OK;
 8001090:	2300      	movs	r3, #0
 8001092:	75fb      	strb	r3, [r7, #23]
			break;
 8001094:	e005      	b.n	80010a2 <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8001096:	7dbb      	ldrb	r3, [r7, #22]
 8001098:	3301      	adds	r3, #1
 800109a:	75bb      	strb	r3, [r7, #22]
 800109c:	7dbb      	ldrb	r3, [r7, #22]
 800109e:	2b04      	cmp	r3, #4
 80010a0:	d9af      	bls.n	8001002 <HCSR04_add+0x1a>
		}
	}

	return ret;
 80010a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3718      	adds	r7, #24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	200009f8 	.word	0x200009f8
 80010b0:	10310000 	.word	0x10310000
 80010b4:	080010f9 	.word	0x080010f9

080010b8 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <HCSR04_run_measure+0x38>)
 80010c6:	015b      	lsls	r3, r3, #5
 80010c8:	4413      	add	r3, r2
 80010ca:	330e      	adds	r3, #14
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d009      	beq.n	80010e6 <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 80010d2:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <HCSR04_run_measure+0x3c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d101      	bne.n	80010de <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 80010da:	f000 f8e1 	bl	80012a0 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	4618      	mov	r0, r3
 80010e2:	f000 f881 	bl	80011e8 <HCSR04_trig>
	}
}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	200009f8 	.word	0x200009f8
 80010f4:	20000a98 	.word	0x20000a98

080010f8 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant �tre appel�e uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 80010f8:	b590      	push	{r4, r7, lr}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001102:	2300      	movs	r3, #0
 8001104:	73fb      	strb	r3, [r7, #15]
 8001106:	e063      	b.n	80011d0 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv� !
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	4a36      	ldr	r2, [pc, #216]	; (80011e4 <HCSR04_callback+0xec>)
 800110c:	015b      	lsls	r3, r3, #5
 800110e:	4413      	add	r3, r2
 8001110:	330c      	adds	r3, #12
 8001112:	881b      	ldrh	r3, [r3, #0]
 8001114:	88fa      	ldrh	r2, [r7, #6]
 8001116:	429a      	cmp	r2, r3
 8001118:	d157      	bne.n	80011ca <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	4a31      	ldr	r2, [pc, #196]	; (80011e4 <HCSR04_callback+0xec>)
 800111e:	015b      	lsls	r3, r3, #5
 8001120:	4413      	add	r3, r2
 8001122:	330e      	adds	r3, #14
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	2b03      	cmp	r3, #3
 8001128:	d123      	bne.n	8001172 <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 800112a:	7bfb      	ldrb	r3, [r7, #15]
 800112c:	4a2d      	ldr	r2, [pc, #180]	; (80011e4 <HCSR04_callback+0xec>)
 800112e:	015b      	lsls	r3, r3, #5
 8001130:	4413      	add	r3, r2
 8001132:	3308      	adds	r3, #8
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	7bfb      	ldrb	r3, [r7, #15]
 8001138:	492a      	ldr	r1, [pc, #168]	; (80011e4 <HCSR04_callback+0xec>)
 800113a:	015b      	lsls	r3, r3, #5
 800113c:	440b      	add	r3, r1
 800113e:	330c      	adds	r3, #12
 8001140:	881b      	ldrh	r3, [r3, #0]
 8001142:	4619      	mov	r1, r3
 8001144:	4610      	mov	r0, r2
 8001146:	f002 fc25 	bl	8003994 <HAL_GPIO_ReadPin>
 800114a:	4603      	mov	r3, r0
 800114c:	2b01      	cmp	r3, #1
 800114e:	d143      	bne.n	80011d8 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8001150:	7bfc      	ldrb	r4, [r7, #15]
 8001152:	f000 f89d 	bl	8001290 <HCSR04_ReadTimerUs>
 8001156:	4602      	mov	r2, r0
 8001158:	4922      	ldr	r1, [pc, #136]	; (80011e4 <HCSR04_callback+0xec>)
 800115a:	0163      	lsls	r3, r4, #5
 800115c:	440b      	add	r3, r1
 800115e:	3318      	adds	r3, #24
 8001160:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8001162:	7bfb      	ldrb	r3, [r7, #15]
 8001164:	4a1f      	ldr	r2, [pc, #124]	; (80011e4 <HCSR04_callback+0xec>)
 8001166:	015b      	lsls	r3, r3, #5
 8001168:	4413      	add	r3, r2
 800116a:	330e      	adds	r3, #14
 800116c:	2204      	movs	r2, #4
 800116e:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8001170:	e032      	b.n	80011d8 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8001172:	7bfb      	ldrb	r3, [r7, #15]
 8001174:	4a1b      	ldr	r2, [pc, #108]	; (80011e4 <HCSR04_callback+0xec>)
 8001176:	015b      	lsls	r3, r3, #5
 8001178:	4413      	add	r3, r2
 800117a:	330e      	adds	r3, #14
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b04      	cmp	r3, #4
 8001180:	d12a      	bne.n	80011d8 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	4a17      	ldr	r2, [pc, #92]	; (80011e4 <HCSR04_callback+0xec>)
 8001186:	015b      	lsls	r3, r3, #5
 8001188:	4413      	add	r3, r2
 800118a:	3308      	adds	r3, #8
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	7bfb      	ldrb	r3, [r7, #15]
 8001190:	4914      	ldr	r1, [pc, #80]	; (80011e4 <HCSR04_callback+0xec>)
 8001192:	015b      	lsls	r3, r3, #5
 8001194:	440b      	add	r3, r1
 8001196:	330c      	adds	r3, #12
 8001198:	881b      	ldrh	r3, [r3, #0]
 800119a:	4619      	mov	r1, r3
 800119c:	4610      	mov	r0, r2
 800119e:	f002 fbf9 	bl	8003994 <HAL_GPIO_ReadPin>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d117      	bne.n	80011d8 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 80011a8:	7bfc      	ldrb	r4, [r7, #15]
 80011aa:	f000 f871 	bl	8001290 <HCSR04_ReadTimerUs>
 80011ae:	4602      	mov	r2, r0
 80011b0:	490c      	ldr	r1, [pc, #48]	; (80011e4 <HCSR04_callback+0xec>)
 80011b2:	0163      	lsls	r3, r4, #5
 80011b4:	440b      	add	r3, r1
 80011b6:	3314      	adds	r3, #20
 80011b8:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	4a09      	ldr	r2, [pc, #36]	; (80011e4 <HCSR04_callback+0xec>)
 80011be:	015b      	lsls	r3, r3, #5
 80011c0:	4413      	add	r3, r2
 80011c2:	330e      	adds	r3, #14
 80011c4:	2205      	movs	r2, #5
 80011c6:	701a      	strb	r2, [r3, #0]
			break;
 80011c8:	e006      	b.n	80011d8 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80011ca:	7bfb      	ldrb	r3, [r7, #15]
 80011cc:	3301      	adds	r3, #1
 80011ce:	73fb      	strb	r3, [r7, #15]
 80011d0:	7bfb      	ldrb	r3, [r7, #15]
 80011d2:	2b04      	cmp	r3, #4
 80011d4:	d998      	bls.n	8001108 <HCSR04_callback+0x10>
		}
	}
}
 80011d6:	e000      	b.n	80011da <HCSR04_callback+0xe2>
			break;
 80011d8:	bf00      	nop
}
 80011da:	bf00      	nop
 80011dc:	3714      	adds	r7, #20
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd90      	pop	{r4, r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200009f8 	.word	0x200009f8

080011e8 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 80011e8:	b590      	push	{r4, r7, lr}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	4a25      	ldr	r2, [pc, #148]	; (800128c <HCSR04_trig+0xa4>)
 80011f6:	015b      	lsls	r3, r3, #5
 80011f8:	4413      	add	r3, r2
 80011fa:	330e      	adds	r3, #14
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d03f      	beq.n	8001282 <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	4a21      	ldr	r2, [pc, #132]	; (800128c <HCSR04_trig+0xa4>)
 8001206:	015b      	lsls	r3, r3, #5
 8001208:	4413      	add	r3, r2
 800120a:	330e      	adds	r3, #14
 800120c:	2202      	movs	r2, #2
 800120e:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	4a1e      	ldr	r2, [pc, #120]	; (800128c <HCSR04_trig+0xa4>)
 8001214:	015b      	lsls	r3, r3, #5
 8001216:	4413      	add	r3, r2
 8001218:	6818      	ldr	r0, [r3, #0]
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	4a1b      	ldr	r2, [pc, #108]	; (800128c <HCSR04_trig+0xa4>)
 800121e:	015b      	lsls	r3, r3, #5
 8001220:	4413      	add	r3, r2
 8001222:	3304      	adds	r3, #4
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	2201      	movs	r2, #1
 8001228:	4619      	mov	r1, r3
 800122a:	f002 fbca 	bl	80039c2 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 800122e:	f000 f82f 	bl	8001290 <HCSR04_ReadTimerUs>
 8001232:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//d�lai d'au moins 10us
 8001234:	bf00      	nop
 8001236:	f000 f82b 	bl	8001290 <HCSR04_ReadTimerUs>
 800123a:	4602      	mov	r2, r0
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	2b09      	cmp	r3, #9
 8001242:	d9f8      	bls.n	8001236 <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	4a11      	ldr	r2, [pc, #68]	; (800128c <HCSR04_trig+0xa4>)
 8001248:	015b      	lsls	r3, r3, #5
 800124a:	4413      	add	r3, r2
 800124c:	6818      	ldr	r0, [r3, #0]
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	4a0e      	ldr	r2, [pc, #56]	; (800128c <HCSR04_trig+0xa4>)
 8001252:	015b      	lsls	r3, r3, #5
 8001254:	4413      	add	r3, r2
 8001256:	3304      	adds	r3, #4
 8001258:	881b      	ldrh	r3, [r3, #0]
 800125a:	2200      	movs	r2, #0
 800125c:	4619      	mov	r1, r3
 800125e:	f002 fbb0 	bl	80039c2 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	4a09      	ldr	r2, [pc, #36]	; (800128c <HCSR04_trig+0xa4>)
 8001266:	015b      	lsls	r3, r3, #5
 8001268:	4413      	add	r3, r2
 800126a:	330e      	adds	r3, #14
 800126c:	2203      	movs	r2, #3
 800126e:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 8001270:	79fc      	ldrb	r4, [r7, #7]
 8001272:	f001 ff6b 	bl	800314c <HAL_GetTick>
 8001276:	4602      	mov	r2, r0
 8001278:	4904      	ldr	r1, [pc, #16]	; (800128c <HCSR04_trig+0xa4>)
 800127a:	0163      	lsls	r3, r4, #5
 800127c:	440b      	add	r3, r1
 800127e:	3310      	adds	r3, #16
 8001280:	601a      	str	r2, [r3, #0]
	}
}
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	bd90      	pop	{r4, r7, pc}
 800128a:	bf00      	nop
 800128c:	200009f8 	.word	0x200009f8

08001290 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu'� 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette r�solution correspond � 0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 8001294:	2000      	movs	r0, #0
 8001296:	f000 fffb 	bl	8002290 <TIMER_read>
 800129a:	4603      	mov	r3, r0
}
 800129c:	4618      	mov	r0, r3
 800129e:	bd80      	pop	{r7, pc}

080012a0 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 80012a4:	2200      	movs	r2, #0
 80012a6:	f242 7110 	movw	r1, #10000	; 0x2710
 80012aa:	2000      	movs	r0, #0
 80012ac:	f000 fea8 	bl	8002000 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 80012b0:	21a0      	movs	r1, #160	; 0xa0
 80012b2:	2000      	movs	r0, #0
 80012b4:	f001 f822 	bl	80022fc <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 80012b8:	f649 4140 	movw	r1, #40000	; 0x9c40
 80012bc:	2000      	movs	r0, #0
 80012be:	f000 fffb 	bl	80022b8 <TIMER_set_period>
	timer_is_running = TRUE;
 80012c2:	4b02      	ldr	r3, [pc, #8]	; (80012cc <HCSR04_RunTimerUs+0x2c>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	601a      	str	r2, [r3, #0]
}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000a98 	.word	0x20000a98

080012d0 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80012d6:	2300      	movs	r3, #0
 80012d8:	71fb      	strb	r3, [r7, #7]
 80012da:	e04e      	b.n	800137a <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	4a2b      	ldr	r2, [pc, #172]	; (800138c <HCSR04_process_main+0xbc>)
 80012e0:	015b      	lsls	r3, r3, #5
 80012e2:	4413      	add	r3, r2
 80012e4:	330e      	adds	r3, #14
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b08      	cmp	r3, #8
 80012ea:	d840      	bhi.n	800136e <HCSR04_process_main+0x9e>
 80012ec:	a201      	add	r2, pc, #4	; (adr r2, 80012f4 <HCSR04_process_main+0x24>)
 80012ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012f2:	bf00      	nop
 80012f4:	0800136f 	.word	0x0800136f
 80012f8:	0800136f 	.word	0x0800136f
 80012fc:	0800136f 	.word	0x0800136f
 8001300:	08001319 	.word	0x08001319
 8001304:	08001319 	.word	0x08001319
 8001308:	08001341 	.word	0x08001341
 800130c:	0800136f 	.word	0x0800136f
 8001310:	0800136f 	.word	0x0800136f
 8001314:	0800136f 	.word	0x0800136f
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8001318:	f001 ff18 	bl	800314c <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	491a      	ldr	r1, [pc, #104]	; (800138c <HCSR04_process_main+0xbc>)
 8001322:	015b      	lsls	r3, r3, #5
 8001324:	440b      	add	r3, r1
 8001326:	3310      	adds	r3, #16
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	2b96      	cmp	r3, #150	; 0x96
 800132e:	d920      	bls.n	8001372 <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	4a16      	ldr	r2, [pc, #88]	; (800138c <HCSR04_process_main+0xbc>)
 8001334:	015b      	lsls	r3, r3, #5
 8001336:	4413      	add	r3, r2
 8001338:	330e      	adds	r3, #14
 800133a:	2206      	movs	r2, #6
 800133c:	701a      	strb	r2, [r3, #0]
				}
				break;
 800133e:	e018      	b.n	8001372 <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement re�u un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	4618      	mov	r0, r3
 8001344:	f000 f824 	bl	8001390 <HCSR04_compute_distance>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d107      	bne.n	800135e <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	4a0e      	ldr	r2, [pc, #56]	; (800138c <HCSR04_process_main+0xbc>)
 8001352:	015b      	lsls	r3, r3, #5
 8001354:	4413      	add	r3, r2
 8001356:	330e      	adds	r3, #14
 8001358:	2208      	movs	r2, #8
 800135a:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 800135c:	e00a      	b.n	8001374 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	4a0a      	ldr	r2, [pc, #40]	; (800138c <HCSR04_process_main+0xbc>)
 8001362:	015b      	lsls	r3, r3, #5
 8001364:	4413      	add	r3, r2
 8001366:	330e      	adds	r3, #14
 8001368:	2207      	movs	r2, #7
 800136a:	701a      	strb	r2, [r3, #0]
				break;
 800136c:	e002      	b.n	8001374 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien � faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 800136e:	bf00      	nop
 8001370:	e000      	b.n	8001374 <HCSR04_process_main+0xa4>
				break;
 8001372:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	3301      	adds	r3, #1
 8001378:	71fb      	strb	r3, [r7, #7]
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	2b04      	cmp	r3, #4
 800137e:	d9ad      	bls.n	80012dc <HCSR04_process_main+0xc>
		}
	}
}
 8001380:	bf00      	nop
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	200009f8 	.word	0x200009f8

08001390 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypoth�se tant qu'on a pas une valeur correcte.
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	4a48      	ldr	r2, [pc, #288]	; (80014c0 <HCSR04_compute_distance+0x130>)
 800139e:	015b      	lsls	r3, r3, #5
 80013a0:	4413      	add	r3, r2
 80013a2:	331c      	adds	r3, #28
 80013a4:	2200      	movs	r2, #0
 80013a6:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	4a45      	ldr	r2, [pc, #276]	; (80014c0 <HCSR04_compute_distance+0x130>)
 80013ac:	015b      	lsls	r3, r3, #5
 80013ae:	4413      	add	r3, r2
 80013b0:	330e      	adds	r3, #14
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b05      	cmp	r3, #5
 80013b6:	d001      	beq.n	80013bc <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e07d      	b.n	80014b8 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	4a40      	ldr	r2, [pc, #256]	; (80014c0 <HCSR04_compute_distance+0x130>)
 80013c0:	015b      	lsls	r3, r3, #5
 80013c2:	4413      	add	r3, r2
 80013c4:	3314      	adds	r3, #20
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	79fb      	ldrb	r3, [r7, #7]
 80013ca:	493d      	ldr	r1, [pc, #244]	; (80014c0 <HCSR04_compute_distance+0x130>)
 80013cc:	015b      	lsls	r3, r3, #5
 80013ce:	440b      	add	r3, r1
 80013d0:	3318      	adds	r3, #24
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d20e      	bcs.n	80013f6 <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	4a39      	ldr	r2, [pc, #228]	; (80014c0 <HCSR04_compute_distance+0x130>)
 80013dc:	015b      	lsls	r3, r3, #5
 80013de:	4413      	add	r3, r2
 80013e0:	3314      	adds	r3, #20
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	79fa      	ldrb	r2, [r7, #7]
 80013e6:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 80013ea:	3340      	adds	r3, #64	; 0x40
 80013ec:	4934      	ldr	r1, [pc, #208]	; (80014c0 <HCSR04_compute_distance+0x130>)
 80013ee:	0152      	lsls	r2, r2, #5
 80013f0:	440a      	add	r2, r1
 80013f2:	3214      	adds	r2, #20
 80013f4:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	4a31      	ldr	r2, [pc, #196]	; (80014c0 <HCSR04_compute_distance+0x130>)
 80013fa:	015b      	lsls	r3, r3, #5
 80013fc:	4413      	add	r3, r2
 80013fe:	3314      	adds	r3, #20
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	492e      	ldr	r1, [pc, #184]	; (80014c0 <HCSR04_compute_distance+0x130>)
 8001406:	015b      	lsls	r3, r3, #5
 8001408:	440b      	add	r3, r1
 800140a:	3318      	adds	r3, #24
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	429a      	cmp	r2, r3
 8001410:	d201      	bcs.n	8001416 <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e050      	b.n	80014b8 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	4a29      	ldr	r2, [pc, #164]	; (80014c0 <HCSR04_compute_distance+0x130>)
 800141a:	015b      	lsls	r3, r3, #5
 800141c:	4413      	add	r3, r2
 800141e:	3314      	adds	r3, #20
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	4926      	ldr	r1, [pc, #152]	; (80014c0 <HCSR04_compute_distance+0x130>)
 8001426:	015b      	lsls	r3, r3, #5
 8001428:	440b      	add	r3, r1
 800142a:	3318      	adds	r3, #24
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim� ici en pulses de timer purs
 8001432:	68fa      	ldr	r2, [r7, #12]
 8001434:	4613      	mov	r3, r2
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	4413      	add	r3, r2
 800143a:	015b      	lsls	r3, r3, #5
 800143c:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Fr�quence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800143e:	f002 fec1 	bl	80041c4 <HAL_RCC_GetPCLK2Freq>
 8001442:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001444:	4b1f      	ldr	r3, [pc, #124]	; (80014c4 <HCSR04_compute_distance+0x134>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	0adb      	lsrs	r3, r3, #11
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	2b00      	cmp	r3, #0
 8001450:	d002      	beq.n	8001458 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	60bb      	str	r3, [r7, #8]
		//Fr�quence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//fr�quence exprim�e en MHz
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	4a1b      	ldr	r2, [pc, #108]	; (80014c8 <HCSR04_compute_distance+0x138>)
 800145c:	fba2 2303 	umull	r2, r3, r2, r3
 8001460:	0c9b      	lsrs	r3, r3, #18
 8001462:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d101      	bne.n	800146e <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e024      	b.n	80014b8 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 800146e:	68fa      	ldr	r2, [r7, #12]
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	fbb2 f3f3 	udiv	r3, r2, r3
 8001476:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800147e:	fb02 f303 	mul.w	r3, r2, r3
 8001482:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	4a11      	ldr	r2, [pc, #68]	; (80014cc <HCSR04_compute_distance+0x13c>)
 8001488:	fba2 2303 	umull	r2, r3, r2, r3
 800148c:	099b      	lsrs	r3, r3, #6
 800148e:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	085b      	lsrs	r3, r3, #1
 8001494:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del� 5m, on consid�re que la distance n'a pas �t� acquise (ou bien est infinie)
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f241 3288 	movw	r2, #5000	; 0x1388
 800149c:	4293      	cmp	r3, r2
 800149e:	d901      	bls.n	80014a4 <HCSR04_compute_distance+0x114>
		distance = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	68fa      	ldr	r2, [r7, #12]
 80014a8:	b291      	uxth	r1, r2
 80014aa:	4a05      	ldr	r2, [pc, #20]	; (80014c0 <HCSR04_compute_distance+0x130>)
 80014ac:	015b      	lsls	r3, r3, #5
 80014ae:	4413      	add	r3, r2
 80014b0:	331c      	adds	r3, #28
 80014b2:	460a      	mov	r2, r1
 80014b4:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	200009f8 	.word	0x200009f8
 80014c4:	40021000 	.word	0x40021000
 80014c8:	431bde83 	.word	0x431bde83
 80014cc:	10624dd3 	.word	0x10624dd3

080014d0 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir �t� initialis� pr�alablement
 * @pre		distance doit �tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	6039      	str	r1, [r7, #0]
 80014da:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 80014dc:	2302      	movs	r3, #2
 80014de:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 80014e0:	79fb      	ldrb	r3, [r7, #7]
 80014e2:	4a1b      	ldr	r2, [pc, #108]	; (8001550 <HCSR04_get_value+0x80>)
 80014e4:	015b      	lsls	r3, r3, #5
 80014e6:	4413      	add	r3, r2
 80014e8:	330e      	adds	r3, #14
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b08      	cmp	r3, #8
 80014ee:	d826      	bhi.n	800153e <HCSR04_get_value+0x6e>
 80014f0:	a201      	add	r2, pc, #4	; (adr r2, 80014f8 <HCSR04_get_value+0x28>)
 80014f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f6:	bf00      	nop
 80014f8:	08001539 	.word	0x08001539
 80014fc:	08001539 	.word	0x08001539
 8001500:	0800153f 	.word	0x0800153f
 8001504:	0800153f 	.word	0x0800153f
 8001508:	0800153f 	.word	0x0800153f
 800150c:	0800153f 	.word	0x0800153f
 8001510:	08001533 	.word	0x08001533
 8001514:	08001539 	.word	0x08001539
 8001518:	0800151d 	.word	0x0800151d
	{
		case HCSR04_STATE_IDLE:	//on a re�u une distance
			*distance = sensors[id].distance;
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	4a0c      	ldr	r2, [pc, #48]	; (8001550 <HCSR04_get_value+0x80>)
 8001520:	015b      	lsls	r3, r3, #5
 8001522:	4413      	add	r3, r2
 8001524:	331c      	adds	r3, #28
 8001526:	881a      	ldrh	r2, [r3, #0]
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 800152c:	2300      	movs	r3, #0
 800152e:	73fb      	strb	r3, [r7, #15]
			break;
 8001530:	e008      	b.n	8001544 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	73fb      	strb	r3, [r7, #15]
			break;
 8001536:	e005      	b.n	8001544 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis�
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc� en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	73fb      	strb	r3, [r7, #15]
			break;
 800153c:	e002      	b.n	8001544 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 800153e:	2302      	movs	r3, #2
 8001540:	73fb      	strb	r3, [r7, #15]
			break;
 8001542:	bf00      	nop
	}
	return ret;
 8001544:	7bfb      	ldrb	r3, [r7, #15]
}
 8001546:	4618      	mov	r0, r3
 8001548:	3714      	adds	r7, #20
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	200009f8 	.word	0x200009f8

08001554 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8001558:	4b07      	ldr	r3, [pc, #28]	; (8001578 <DMA1_Channel1_IRQHandler+0x24>)
 800155a:	2201      	movs	r2, #1
 800155c:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 800155e:	4807      	ldr	r0, [pc, #28]	; (800157c <DMA1_Channel1_IRQHandler+0x28>)
 8001560:	f001 ff8e 	bl	8003480 <HAL_DMA_IRQHandler>
	if(callback_function)
 8001564:	4b06      	ldr	r3, [pc, #24]	; (8001580 <DMA1_Channel1_IRQHandler+0x2c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d002      	beq.n	8001572 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <DMA1_Channel1_IRQHandler+0x2c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4798      	blx	r3
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000aec 	.word	0x20000aec
 800157c:	20000aa4 	.word	0x20000aa4
 8001580:	20000ae8 	.word	0x20000ae8

08001584 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800158e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001592:	2b00      	cmp	r3, #0
 8001594:	db0b      	blt.n	80015ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	f003 021f 	and.w	r2, r3, #31
 800159c:	4906      	ldr	r1, [pc, #24]	; (80015b8 <__NVIC_EnableIRQ+0x34>)
 800159e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a2:	095b      	lsrs	r3, r3, #5
 80015a4:	2001      	movs	r0, #1
 80015a6:	fa00 f202 	lsl.w	r2, r0, r2
 80015aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bc80      	pop	{r7}
 80015b6:	4770      	bx	lr
 80015b8:	e000e100 	.word	0xe000e100

080015bc <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	460b      	mov	r3, r1
 80015c6:	607a      	str	r2, [r7, #4]
 80015c8:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 80015ca:	7afb      	ldrb	r3, [r7, #11]
 80015cc:	4907      	ldr	r1, [pc, #28]	; (80015ec <EXTIT_set_callback+0x30>)
 80015ce:	68fa      	ldr	r2, [r7, #12]
 80015d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d003      	beq.n	80015e2 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 80015da:	7afb      	ldrb	r3, [r7, #11]
 80015dc:	4618      	mov	r0, r3
 80015de:	f000 f807 	bl	80015f0 <EXTIT_enable>
}
 80015e2:	bf00      	nop
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20000af0 	.word	0x20000af0

080015f0 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	2b0f      	cmp	r3, #15
 80015fe:	d80c      	bhi.n	800161a <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	2201      	movs	r2, #1
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	b21a      	sxth	r2, r3
 800160a:	4b1f      	ldr	r3, [pc, #124]	; (8001688 <EXTIT_enable+0x98>)
 800160c:	881b      	ldrh	r3, [r3, #0]
 800160e:	b21b      	sxth	r3, r3
 8001610:	4313      	orrs	r3, r2
 8001612:	b21b      	sxth	r3, r3
 8001614:	b29a      	uxth	r2, r3
 8001616:	4b1c      	ldr	r3, [pc, #112]	; (8001688 <EXTIT_enable+0x98>)
 8001618:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	2b04      	cmp	r3, #4
 800161e:	d821      	bhi.n	8001664 <EXTIT_enable+0x74>
 8001620:	a201      	add	r2, pc, #4	; (adr r2, 8001628 <EXTIT_enable+0x38>)
 8001622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001626:	bf00      	nop
 8001628:	0800163d 	.word	0x0800163d
 800162c:	08001645 	.word	0x08001645
 8001630:	0800164d 	.word	0x0800164d
 8001634:	08001655 	.word	0x08001655
 8001638:	0800165d 	.word	0x0800165d
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 800163c:	2006      	movs	r0, #6
 800163e:	f7ff ffa1 	bl	8001584 <__NVIC_EnableIRQ>
 8001642:	e01d      	b.n	8001680 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 8001644:	2007      	movs	r0, #7
 8001646:	f7ff ff9d 	bl	8001584 <__NVIC_EnableIRQ>
 800164a:	e019      	b.n	8001680 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 800164c:	2008      	movs	r0, #8
 800164e:	f7ff ff99 	bl	8001584 <__NVIC_EnableIRQ>
 8001652:	e015      	b.n	8001680 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 8001654:	2009      	movs	r0, #9
 8001656:	f7ff ff95 	bl	8001584 <__NVIC_EnableIRQ>
 800165a:	e011      	b.n	8001680 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 800165c:	200a      	movs	r0, #10
 800165e:	f7ff ff91 	bl	8001584 <__NVIC_EnableIRQ>
 8001662:	e00d      	b.n	8001680 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	2b09      	cmp	r3, #9
 8001668:	d803      	bhi.n	8001672 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 800166a:	2017      	movs	r0, #23
 800166c:	f7ff ff8a 	bl	8001584 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8001670:	e005      	b.n	800167e <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	2b0f      	cmp	r3, #15
 8001676:	d802      	bhi.n	800167e <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001678:	2028      	movs	r0, #40	; 0x28
 800167a:	f7ff ff83 	bl	8001584 <__NVIC_EnableIRQ>
			break;
 800167e:	bf00      	nop
	}
}
 8001680:	bf00      	nop
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	20000b30 	.word	0x20000b30

0800168c <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 8001696:	23ff      	movs	r3, #255	; 0xff
 8001698:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 800169a:	88fb      	ldrh	r3, [r7, #6]
 800169c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016a0:	f000 80b8 	beq.w	8001814 <EXTI_gpiopin_to_pin_number+0x188>
 80016a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016a8:	f300 80b7 	bgt.w	800181a <EXTI_gpiopin_to_pin_number+0x18e>
 80016ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80016b0:	f000 80ad 	beq.w	800180e <EXTI_gpiopin_to_pin_number+0x182>
 80016b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80016b8:	f300 80af 	bgt.w	800181a <EXTI_gpiopin_to_pin_number+0x18e>
 80016bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016c0:	f000 80a2 	beq.w	8001808 <EXTI_gpiopin_to_pin_number+0x17c>
 80016c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016c8:	f300 80a7 	bgt.w	800181a <EXTI_gpiopin_to_pin_number+0x18e>
 80016cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016d0:	f000 8097 	beq.w	8001802 <EXTI_gpiopin_to_pin_number+0x176>
 80016d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016d8:	f300 809f 	bgt.w	800181a <EXTI_gpiopin_to_pin_number+0x18e>
 80016dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80016e0:	f000 808c 	beq.w	80017fc <EXTI_gpiopin_to_pin_number+0x170>
 80016e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80016e8:	f300 8097 	bgt.w	800181a <EXTI_gpiopin_to_pin_number+0x18e>
 80016ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016f0:	f000 8081 	beq.w	80017f6 <EXTI_gpiopin_to_pin_number+0x16a>
 80016f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016f8:	f300 808f 	bgt.w	800181a <EXTI_gpiopin_to_pin_number+0x18e>
 80016fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001700:	d076      	beq.n	80017f0 <EXTI_gpiopin_to_pin_number+0x164>
 8001702:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001706:	f300 8088 	bgt.w	800181a <EXTI_gpiopin_to_pin_number+0x18e>
 800170a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800170e:	d06c      	beq.n	80017ea <EXTI_gpiopin_to_pin_number+0x15e>
 8001710:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001714:	f300 8081 	bgt.w	800181a <EXTI_gpiopin_to_pin_number+0x18e>
 8001718:	2b80      	cmp	r3, #128	; 0x80
 800171a:	d063      	beq.n	80017e4 <EXTI_gpiopin_to_pin_number+0x158>
 800171c:	2b80      	cmp	r3, #128	; 0x80
 800171e:	dc7c      	bgt.n	800181a <EXTI_gpiopin_to_pin_number+0x18e>
 8001720:	2b20      	cmp	r3, #32
 8001722:	dc47      	bgt.n	80017b4 <EXTI_gpiopin_to_pin_number+0x128>
 8001724:	2b00      	cmp	r3, #0
 8001726:	dd78      	ble.n	800181a <EXTI_gpiopin_to_pin_number+0x18e>
 8001728:	3b01      	subs	r3, #1
 800172a:	2b1f      	cmp	r3, #31
 800172c:	d875      	bhi.n	800181a <EXTI_gpiopin_to_pin_number+0x18e>
 800172e:	a201      	add	r2, pc, #4	; (adr r2, 8001734 <EXTI_gpiopin_to_pin_number+0xa8>)
 8001730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001734:	080017bb 	.word	0x080017bb
 8001738:	080017c1 	.word	0x080017c1
 800173c:	0800181b 	.word	0x0800181b
 8001740:	080017c7 	.word	0x080017c7
 8001744:	0800181b 	.word	0x0800181b
 8001748:	0800181b 	.word	0x0800181b
 800174c:	0800181b 	.word	0x0800181b
 8001750:	080017cd 	.word	0x080017cd
 8001754:	0800181b 	.word	0x0800181b
 8001758:	0800181b 	.word	0x0800181b
 800175c:	0800181b 	.word	0x0800181b
 8001760:	0800181b 	.word	0x0800181b
 8001764:	0800181b 	.word	0x0800181b
 8001768:	0800181b 	.word	0x0800181b
 800176c:	0800181b 	.word	0x0800181b
 8001770:	080017d3 	.word	0x080017d3
 8001774:	0800181b 	.word	0x0800181b
 8001778:	0800181b 	.word	0x0800181b
 800177c:	0800181b 	.word	0x0800181b
 8001780:	0800181b 	.word	0x0800181b
 8001784:	0800181b 	.word	0x0800181b
 8001788:	0800181b 	.word	0x0800181b
 800178c:	0800181b 	.word	0x0800181b
 8001790:	0800181b 	.word	0x0800181b
 8001794:	0800181b 	.word	0x0800181b
 8001798:	0800181b 	.word	0x0800181b
 800179c:	0800181b 	.word	0x0800181b
 80017a0:	0800181b 	.word	0x0800181b
 80017a4:	0800181b 	.word	0x0800181b
 80017a8:	0800181b 	.word	0x0800181b
 80017ac:	0800181b 	.word	0x0800181b
 80017b0:	080017d9 	.word	0x080017d9
 80017b4:	2b40      	cmp	r3, #64	; 0x40
 80017b6:	d012      	beq.n	80017de <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 80017b8:	e02f      	b.n	800181a <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 80017ba:	2300      	movs	r3, #0
 80017bc:	73fb      	strb	r3, [r7, #15]
 80017be:	e02d      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 80017c0:	2301      	movs	r3, #1
 80017c2:	73fb      	strb	r3, [r7, #15]
 80017c4:	e02a      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 80017c6:	2302      	movs	r3, #2
 80017c8:	73fb      	strb	r3, [r7, #15]
 80017ca:	e027      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 80017cc:	2303      	movs	r3, #3
 80017ce:	73fb      	strb	r3, [r7, #15]
 80017d0:	e024      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 80017d2:	2304      	movs	r3, #4
 80017d4:	73fb      	strb	r3, [r7, #15]
 80017d6:	e021      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 80017d8:	2305      	movs	r3, #5
 80017da:	73fb      	strb	r3, [r7, #15]
 80017dc:	e01e      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 80017de:	2306      	movs	r3, #6
 80017e0:	73fb      	strb	r3, [r7, #15]
 80017e2:	e01b      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 80017e4:	2307      	movs	r3, #7
 80017e6:	73fb      	strb	r3, [r7, #15]
 80017e8:	e018      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 80017ea:	2308      	movs	r3, #8
 80017ec:	73fb      	strb	r3, [r7, #15]
 80017ee:	e015      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 80017f0:	2309      	movs	r3, #9
 80017f2:	73fb      	strb	r3, [r7, #15]
 80017f4:	e012      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 80017f6:	230a      	movs	r3, #10
 80017f8:	73fb      	strb	r3, [r7, #15]
 80017fa:	e00f      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 80017fc:	230b      	movs	r3, #11
 80017fe:	73fb      	strb	r3, [r7, #15]
 8001800:	e00c      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 8001802:	230c      	movs	r3, #12
 8001804:	73fb      	strb	r3, [r7, #15]
 8001806:	e009      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8001808:	230d      	movs	r3, #13
 800180a:	73fb      	strb	r3, [r7, #15]
 800180c:	e006      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 800180e:	230e      	movs	r3, #14
 8001810:	73fb      	strb	r3, [r7, #15]
 8001812:	e003      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 8001814:	230f      	movs	r3, #15
 8001816:	73fb      	strb	r3, [r7, #15]
 8001818:	e000      	b.n	800181c <EXTI_gpiopin_to_pin_number+0x190>
			break;
 800181a:	bf00      	nop
	}
	return ret;
 800181c:	7bfb      	ldrb	r3, [r7, #15]
}
 800181e:	4618      	mov	r0, r3
 8001820:	3714      	adds	r7, #20
 8001822:	46bd      	mov	sp, r7
 8001824:	bc80      	pop	{r7}
 8001826:	4770      	bx	lr

08001828 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001832:	79fb      	ldrb	r3, [r7, #7]
 8001834:	2201      	movs	r2, #1
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 800183c:	4b10      	ldr	r3, [pc, #64]	; (8001880 <EXTI_call+0x58>)
 800183e:	695a      	ldr	r2, [r3, #20]
 8001840:	89fb      	ldrh	r3, [r7, #14]
 8001842:	4013      	ands	r3, r2
 8001844:	2b00      	cmp	r3, #0
 8001846:	d016      	beq.n	8001876 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001848:	4a0d      	ldr	r2, [pc, #52]	; (8001880 <EXTI_call+0x58>)
 800184a:	89fb      	ldrh	r3, [r7, #14]
 800184c:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 800184e:	4b0d      	ldr	r3, [pc, #52]	; (8001884 <EXTI_call+0x5c>)
 8001850:	881a      	ldrh	r2, [r3, #0]
 8001852:	89fb      	ldrh	r3, [r7, #14]
 8001854:	4013      	ands	r3, r2
 8001856:	b29b      	uxth	r3, r3
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00c      	beq.n	8001876 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	4a0a      	ldr	r2, [pc, #40]	; (8001888 <EXTI_call+0x60>)
 8001860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d006      	beq.n	8001876 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	4a07      	ldr	r2, [pc, #28]	; (8001888 <EXTI_call+0x60>)
 800186c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001870:	89fa      	ldrh	r2, [r7, #14]
 8001872:	4610      	mov	r0, r2
 8001874:	4798      	blx	r3
		}
	}
}
 8001876:	bf00      	nop
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40010400 	.word	0x40010400
 8001884:	20000b30 	.word	0x20000b30
 8001888:	20000af0 	.word	0x20000af0

0800188c <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff ffc9 	bl	8001828 <EXTI_call>
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}

0800189a <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	af00      	add	r7, sp, #0
	EXTI_call(1);
 800189e:	2001      	movs	r0, #1
 80018a0:	f7ff ffc2 	bl	8001828 <EXTI_call>
}
 80018a4:	bf00      	nop
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80018ac:	2002      	movs	r0, #2
 80018ae:	f7ff ffbb 	bl	8001828 <EXTI_call>
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	af00      	add	r7, sp, #0
	EXTI_call(3);
 80018ba:	2003      	movs	r0, #3
 80018bc:	f7ff ffb4 	bl	8001828 <EXTI_call>
}
 80018c0:	bf00      	nop
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80018c8:	2004      	movs	r0, #4
 80018ca:	f7ff ffad 	bl	8001828 <EXTI_call>
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	af00      	add	r7, sp, #0
	EXTI_call(5);
 80018d6:	2005      	movs	r0, #5
 80018d8:	f7ff ffa6 	bl	8001828 <EXTI_call>
	EXTI_call(6);
 80018dc:	2006      	movs	r0, #6
 80018de:	f7ff ffa3 	bl	8001828 <EXTI_call>
	EXTI_call(7);
 80018e2:	2007      	movs	r0, #7
 80018e4:	f7ff ffa0 	bl	8001828 <EXTI_call>
	EXTI_call(8);
 80018e8:	2008      	movs	r0, #8
 80018ea:	f7ff ff9d 	bl	8001828 <EXTI_call>
	EXTI_call(9);
 80018ee:	2009      	movs	r0, #9
 80018f0:	f7ff ff9a 	bl	8001828 <EXTI_call>
}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
	EXTI_call(10);
 80018fc:	200a      	movs	r0, #10
 80018fe:	f7ff ff93 	bl	8001828 <EXTI_call>
	EXTI_call(11);
 8001902:	200b      	movs	r0, #11
 8001904:	f7ff ff90 	bl	8001828 <EXTI_call>
	EXTI_call(12);
 8001908:	200c      	movs	r0, #12
 800190a:	f7ff ff8d 	bl	8001828 <EXTI_call>
	EXTI_call(13);
 800190e:	200d      	movs	r0, #13
 8001910:	f7ff ff8a 	bl	8001828 <EXTI_call>
	EXTI_call(14);
 8001914:	200e      	movs	r0, #14
 8001916:	f7ff ff87 	bl	8001828 <EXTI_call>
	EXTI_call(15);
 800191a:	200f      	movs	r0, #15
 800191c:	f7ff ff84 	bl	8001828 <EXTI_call>
}
 8001920:	bf00      	nop
 8001922:	bd80      	pop	{r7, pc}

08001924 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001924:	b480      	push	{r7}
 8001926:	b087      	sub	sp, #28
 8001928:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 800192a:	4b26      	ldr	r3, [pc, #152]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 800192c:	699b      	ldr	r3, [r3, #24]
 800192e:	4a25      	ldr	r2, [pc, #148]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 8001930:	f043 0304 	orr.w	r3, r3, #4
 8001934:	6193      	str	r3, [r2, #24]
 8001936:	4b23      	ldr	r3, [pc, #140]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	f003 0304 	and.w	r3, r3, #4
 800193e:	617b      	str	r3, [r7, #20]
 8001940:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001942:	4b20      	ldr	r3, [pc, #128]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	4a1f      	ldr	r2, [pc, #124]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 8001948:	f043 0308 	orr.w	r3, r3, #8
 800194c:	6193      	str	r3, [r2, #24]
 800194e:	4b1d      	ldr	r3, [pc, #116]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	f003 0308 	and.w	r3, r3, #8
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800195a:	4b1a      	ldr	r3, [pc, #104]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 800195c:	699b      	ldr	r3, [r3, #24]
 800195e:	4a19      	ldr	r2, [pc, #100]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 8001960:	f043 0310 	orr.w	r3, r3, #16
 8001964:	6193      	str	r3, [r2, #24]
 8001966:	4b17      	ldr	r3, [pc, #92]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	f003 0310 	and.w	r3, r3, #16
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001972:	4b14      	ldr	r3, [pc, #80]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	4a13      	ldr	r2, [pc, #76]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 8001978:	f043 0320 	orr.w	r3, r3, #32
 800197c:	6193      	str	r3, [r2, #24]
 800197e:	4b11      	ldr	r3, [pc, #68]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 8001980:	699b      	ldr	r3, [r3, #24]
 8001982:	f003 0320 	and.w	r3, r3, #32
 8001986:	60bb      	str	r3, [r7, #8]
 8001988:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800198a:	4b0e      	ldr	r3, [pc, #56]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	4a0d      	ldr	r2, [pc, #52]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 8001990:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001994:	6193      	str	r3, [r2, #24]
 8001996:	4b0b      	ldr	r3, [pc, #44]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800199e:	607b      	str	r3, [r7, #4]
 80019a0:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 80019a2:	4b08      	ldr	r3, [pc, #32]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 80019a4:	699b      	ldr	r3, [r3, #24]
 80019a6:	4a07      	ldr	r2, [pc, #28]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6193      	str	r3, [r2, #24]
 80019ae:	4b05      	ldr	r3, [pc, #20]	; (80019c4 <BSP_GPIO_Enable+0xa0>)
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 80019ba:	bf00      	nop
 80019bc:	371c      	adds	r7, #28
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr
 80019c4:	40021000 	.word	0x40021000

080019c8 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b088      	sub	sp, #32
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	60b9      	str	r1, [r7, #8]
 80019d2:	607a      	str	r2, [r7, #4]
 80019d4:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80019e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019e4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 80019e6:	f107 0310 	add.w	r3, r7, #16
 80019ea:	4619      	mov	r1, r3
 80019ec:	68f8      	ldr	r0, [r7, #12]
 80019ee:	f001 fe4d 	bl	800368c <HAL_GPIO_Init>
}
 80019f2:	bf00      	nop
 80019f4:	3720      	adds	r7, #32
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
	...

080019fc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a00:	f3bf 8f4f 	dsb	sy
}
 8001a04:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001a06:	4b06      	ldr	r3, [pc, #24]	; (8001a20 <__NVIC_SystemReset+0x24>)
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001a0e:	4904      	ldr	r1, [pc, #16]	; (8001a20 <__NVIC_SystemReset+0x24>)
 8001a10:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <__NVIC_SystemReset+0x28>)
 8001a12:	4313      	orrs	r3, r2
 8001a14:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a16:	f3bf 8f4f 	dsb	sy
}
 8001a1a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <__NVIC_SystemReset+0x20>
 8001a20:	e000ed00 	.word	0xe000ed00
 8001a24:	05fa0004 	.word	0x05fa0004

08001a28 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001a2c:	f7ff ff7a 	bl	8001924 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 8001a30:	4b25      	ldr	r3, [pc, #148]	; (8001ac8 <HAL_MspInit+0xa0>)
 8001a32:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a36:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8001a38:	4b23      	ldr	r3, [pc, #140]	; (8001ac8 <HAL_MspInit+0xa0>)
 8001a3a:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a3e:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8001a40:	4b21      	ldr	r3, [pc, #132]	; (8001ac8 <HAL_MspInit+0xa0>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8001a46:	4b20      	ldr	r3, [pc, #128]	; (8001ac8 <HAL_MspInit+0xa0>)
 8001a48:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a4c:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001a4e:	4b1f      	ldr	r3, [pc, #124]	; (8001acc <HAL_MspInit+0xa4>)
 8001a50:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a54:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8001a56:	4b1d      	ldr	r3, [pc, #116]	; (8001acc <HAL_MspInit+0xa4>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8001a5c:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <HAL_MspInit+0xa4>)
 8001a5e:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a62:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001a64:	4b19      	ldr	r3, [pc, #100]	; (8001acc <HAL_MspInit+0xa4>)
 8001a66:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a6a:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001a6c:	4b18      	ldr	r3, [pc, #96]	; (8001ad0 <HAL_MspInit+0xa8>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8001a72:	4b17      	ldr	r3, [pc, #92]	; (8001ad0 <HAL_MspInit+0xa8>)
 8001a74:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a78:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8001a7a:	4b15      	ldr	r3, [pc, #84]	; (8001ad0 <HAL_MspInit+0xa8>)
 8001a7c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a80:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001a82:	4b13      	ldr	r3, [pc, #76]	; (8001ad0 <HAL_MspInit+0xa8>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <HAL_MspInit+0xac>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8001a8e:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <HAL_MspInit+0xac>)
 8001a90:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a94:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8001a96:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <HAL_MspInit+0xac>)
 8001a98:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a9c:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8001a9e:	4b0d      	ldr	r3, [pc, #52]	; (8001ad4 <HAL_MspInit+0xac>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8001aa4:	4b0c      	ldr	r3, [pc, #48]	; (8001ad8 <HAL_MspInit+0xb0>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8001aaa:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <HAL_MspInit+0xb0>)
 8001aac:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001ab0:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8001ab2:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <HAL_MspInit+0xb0>)
 8001ab4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001ab8:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8001aba:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <HAL_MspInit+0xb0>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8001ac0:	f000 f813 	bl	8001aea <SYS_ClockConfig>
}
 8001ac4:	bf00      	nop
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40010800 	.word	0x40010800
 8001acc:	40010c00 	.word	0x40010c00
 8001ad0:	40011000 	.word	0x40011000
 8001ad4:	40011400 	.word	0x40011400
 8001ad8:	40011800 	.word	0x40011800

08001adc <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae0:	2003      	movs	r0, #3
 8001ae2:	f001 fc09 	bl	80032f8 <HAL_NVIC_SetPriorityGrouping>
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b090      	sub	sp, #64	; 0x40
 8001aee:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001af0:	f107 0318 	add.w	r3, r7, #24
 8001af4:	2228      	movs	r2, #40	; 0x28
 8001af6:	2100      	movs	r1, #0
 8001af8:	4618      	mov	r0, r3
 8001afa:	f003 fb17 	bl	800512c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001afe:	2302      	movs	r3, #2
 8001b00:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001b02:	2300      	movs	r3, #0
 8001b04:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001b06:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b10:	2310      	movs	r3, #16
 8001b12:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001b14:	2301      	movs	r3, #1
 8001b16:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8001b20:	f107 0318 	add.w	r3, r7, #24
 8001b24:	4618      	mov	r0, r3
 8001b26:	f001 ff65 	bl	80039f4 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b32:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001b3c:	230f      	movs	r3, #15
 8001b3e:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001b40:	1d3b      	adds	r3, r7, #4
 8001b42:	2102      	movs	r1, #2
 8001b44:	4618      	mov	r0, r3
 8001b46:	f002 f9d5 	bl	8003ef4 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001b4a:	f001 f9bf 	bl	8002ecc <SystemCoreClockUpdate>
}
 8001b4e:	bf00      	nop
 8001b50:	3740      	adds	r7, #64	; 0x40
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001b60:	2204      	movs	r2, #4
 8001b62:	4902      	ldr	r1, [pc, #8]	; (8001b6c <_exit+0x14>)
 8001b64:	2001      	movs	r0, #1
 8001b66:	f000 f8db 	bl	8001d20 <_write>
	while (1) {
 8001b6a:	e7fe      	b.n	8001b6a <_exit+0x12>
 8001b6c:	0800afa8 	.word	0x0800afa8

08001b70 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b80:	605a      	str	r2, [r3, #4]
	return 0;
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bc80      	pop	{r7}
 8001b8c:	4770      	bx	lr

08001b8e <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0
	return 1;
 8001b92:	2301      	movs	r3, #1
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr

08001b9c <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ba6:	f003 f84d 	bl	8004c44 <__errno>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2216      	movs	r2, #22
 8001bae:	601a      	str	r2, [r3, #0]
	return (-1);
 8001bb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001bc4:	4b11      	ldr	r3, [pc, #68]	; (8001c0c <_sbrk+0x50>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d102      	bne.n	8001bd2 <_sbrk+0x16>
		heap_end = &end;
 8001bcc:	4b0f      	ldr	r3, [pc, #60]	; (8001c0c <_sbrk+0x50>)
 8001bce:	4a10      	ldr	r2, [pc, #64]	; (8001c10 <_sbrk+0x54>)
 8001bd0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <_sbrk+0x50>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001bd8:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <_sbrk+0x50>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4413      	add	r3, r2
 8001be0:	466a      	mov	r2, sp
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d907      	bls.n	8001bf6 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001be6:	f003 f82d 	bl	8004c44 <__errno>
 8001bea:	4603      	mov	r3, r0
 8001bec:	220c      	movs	r2, #12
 8001bee:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf4:	e006      	b.n	8001c04 <_sbrk+0x48>
	}

	heap_end += incr;
 8001bf6:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <_sbrk+0x50>)
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	4a03      	ldr	r2, [pc, #12]	; (8001c0c <_sbrk+0x50>)
 8001c00:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001c02:	68fb      	ldr	r3, [r7, #12]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3710      	adds	r7, #16
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000b3c 	.word	0x20000b3c
 8001c10:	20000fd8 	.word	0x20000fd8

08001c14 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001c1e:	f003 f811 	bl	8004c44 <__errno>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001c28:	6838      	ldr	r0, [r7, #0]
 8001c2a:	f7ff ffc7 	bl	8001bbc <_sbrk>
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c36:	d10b      	bne.n	8001c50 <_sbrk_r+0x3c>
 8001c38:	f003 f804 	bl	8004c44 <__errno>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d005      	beq.n	8001c50 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001c44:	f002 fffe 	bl	8004c44 <__errno>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	601a      	str	r2, [r3, #0]
  return ret;
 8001c50:	68fb      	ldr	r3, [r7, #12]
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
	...

08001c5c <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4603      	mov	r3, r0
 8001c64:	71fb      	strb	r3, [r7, #7]
 8001c66:	460b      	mov	r3, r1
 8001c68:	71bb      	strb	r3, [r7, #6]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001c6e:	4b08      	ldr	r3, [pc, #32]	; (8001c90 <SYS_set_std_usart+0x34>)
 8001c70:	4a08      	ldr	r2, [pc, #32]	; (8001c94 <SYS_set_std_usart+0x38>)
 8001c72:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001c74:	4a08      	ldr	r2, [pc, #32]	; (8001c98 <SYS_set_std_usart+0x3c>)
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001c7a:	4a08      	ldr	r2, [pc, #32]	; (8001c9c <SYS_set_std_usart+0x40>)
 8001c7c:	79bb      	ldrb	r3, [r7, #6]
 8001c7e:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001c80:	4a07      	ldr	r2, [pc, #28]	; (8001ca0 <SYS_set_std_usart+0x44>)
 8001c82:	797b      	ldrb	r3, [r7, #5]
 8001c84:	7013      	strb	r3, [r2, #0]
}
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr
 8001c90:	20000b38 	.word	0x20000b38
 8001c94:	e5e0e5e0 	.word	0xe5e0e5e0
 8001c98:	20000b34 	.word	0x20000b34
 8001c9c:	20000b32 	.word	0x20000b32
 8001ca0:	20000b33 	.word	0x20000b33

08001ca4 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b088      	sub	sp, #32
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d122      	bne.n	8001d00 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61fb      	str	r3, [r7, #28]
 8001cbe:	e01a      	b.n	8001cf6 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001cc0:	bf00      	nop
 8001cc2:	4b16      	ldr	r3, [pc, #88]	; (8001d1c <_read+0x78>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f000 fcf8 	bl	80026bc <UART_data_ready>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d0f7      	beq.n	8001cc2 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8001cd2:	4b12      	ldr	r3, [pc, #72]	; (8001d1c <_read+0x78>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f000 fd0e 	bl	80026f8 <UART_get_next_byte>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	1c5a      	adds	r2, r3, #1
 8001ce4:	60ba      	str	r2, [r7, #8]
 8001ce6:	7dfa      	ldrb	r2, [r7, #23]
 8001ce8:	701a      	strb	r2, [r3, #0]
				num++;
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	3301      	adds	r3, #1
 8001cee:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	61fb      	str	r3, [r7, #28]
 8001cf6:	69fa      	ldr	r2, [r7, #28]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	dbe0      	blt.n	8001cc0 <_read+0x1c>
			}
			break;
 8001cfe:	e007      	b.n	8001d10 <_read+0x6c>
		default:
			errno = EBADF;
 8001d00:	f002 ffa0 	bl	8004c44 <__errno>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2209      	movs	r2, #9
 8001d08:	601a      	str	r2, [r3, #0]
			return -1;
 8001d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0e:	e000      	b.n	8001d12 <_read+0x6e>
	}
	return num;
 8001d10:	69bb      	ldr	r3, [r7, #24]
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3720      	adds	r7, #32
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20000b34 	.word	0x20000b34

08001d20 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d003      	beq.n	8001d3a <_write+0x1a>
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d014      	beq.n	8001d62 <_write+0x42>
 8001d38:	e027      	b.n	8001d8a <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	617b      	str	r3, [r7, #20]
 8001d3e:	e00b      	b.n	8001d58 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8001d40:	4b18      	ldr	r3, [pc, #96]	; (8001da4 <_write+0x84>)
 8001d42:	7818      	ldrb	r0, [r3, #0]
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	1c5a      	adds	r2, r3, #1
 8001d48:	60ba      	str	r2, [r7, #8]
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	f000 fd2f 	bl	80027b0 <UART_putc>
			for (n = 0; n < len; n++)
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	3301      	adds	r3, #1
 8001d56:	617b      	str	r3, [r7, #20]
 8001d58:	697a      	ldr	r2, [r7, #20]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	dbef      	blt.n	8001d40 <_write+0x20>
#endif
			}
			break;
 8001d60:	e01b      	b.n	8001d9a <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001d62:	2300      	movs	r3, #0
 8001d64:	617b      	str	r3, [r7, #20]
 8001d66:	e00b      	b.n	8001d80 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8001d68:	4b0f      	ldr	r3, [pc, #60]	; (8001da8 <_write+0x88>)
 8001d6a:	7818      	ldrb	r0, [r3, #0]
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	1c5a      	adds	r2, r3, #1
 8001d70:	60ba      	str	r2, [r7, #8]
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	4619      	mov	r1, r3
 8001d76:	f000 fd1b 	bl	80027b0 <UART_putc>
			for (n = 0; n < len; n++)
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	617b      	str	r3, [r7, #20]
 8001d80:	697a      	ldr	r2, [r7, #20]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	dbef      	blt.n	8001d68 <_write+0x48>
#endif
			}
			break;
 8001d88:	e007      	b.n	8001d9a <_write+0x7a>
		default:
			errno = EBADF;
 8001d8a:	f002 ff5b 	bl	8004c44 <__errno>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2209      	movs	r2, #9
 8001d92:	601a      	str	r2, [r3, #0]
			return -1;
 8001d94:	f04f 33ff 	mov.w	r3, #4294967295
 8001d98:	e000      	b.n	8001d9c <_write+0x7c>
	}
	return len;
 8001d9a:	687b      	ldr	r3, [r7, #4]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000b32 	.word	0x20000b32
 8001da8:	20000b33 	.word	0x20000b33

08001dac <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001dac:	b40f      	push	{r0, r1, r2, r3}
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b0c2      	sub	sp, #264	; 0x108
 8001db2:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001db4:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001db8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8001dbc:	4638      	mov	r0, r7
 8001dbe:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001dc2:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001dc6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dca:	f005 ff4b 	bl	8007c64 <vsnprintf>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001dd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001dd8:	2bff      	cmp	r3, #255	; 0xff
 8001dda:	d902      	bls.n	8001de2 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001ddc:	23ff      	movs	r3, #255	; 0xff
 8001dde:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8001de2:	463b      	mov	r3, r7
 8001de4:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001de8:	4619      	mov	r1, r3
 8001dea:	2001      	movs	r0, #1
 8001dec:	f000 fd22 	bl	8002834 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8001df0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001e00:	b004      	add	sp, #16
 8001e02:	4770      	bx	lr

08001e04 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8001e0e:	4b51      	ldr	r3, [pc, #324]	; (8001f54 <dump_trap_info+0x150>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a51      	ldr	r2, [pc, #324]	; (8001f58 <dump_trap_info+0x154>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d001      	beq.n	8001e1c <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8001e18:	f7ff fdf0 	bl	80019fc <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e1c:	f3ef 8305 	mrs	r3, IPSR
 8001e20:	60fb      	str	r3, [r7, #12]
  return(result);
 8001e22:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	4619      	mov	r1, r3
 8001e28:	484c      	ldr	r0, [pc, #304]	; (8001f5c <dump_trap_info+0x158>)
 8001e2a:	f7ff ffbf 	bl	8001dac <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	f003 0308 	and.w	r3, r3, #8
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d003      	beq.n	8001e40 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001e38:	4849      	ldr	r0, [pc, #292]	; (8001f60 <dump_trap_info+0x15c>)
 8001e3a:	f7ff ffb7 	bl	8001dac <dump_printf>
 8001e3e:	e002      	b.n	8001e46 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8001e40:	4848      	ldr	r0, [pc, #288]	; (8001f64 <dump_trap_info+0x160>)
 8001e42:	f7ff ffb3 	bl	8001dac <dump_printf>

	int offset, i;
	offset = 0;
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8001e4a:	4847      	ldr	r0, [pc, #284]	; (8001f68 <dump_trap_info+0x164>)
 8001e4c:	f7ff ffae 	bl	8001dac <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	4413      	add	r3, r2
 8001e58:	6819      	ldr	r1, [r3, #0]
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	4413      	add	r3, r2
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	461a      	mov	r2, r3
 8001e68:	4840      	ldr	r0, [pc, #256]	; (8001f6c <dump_trap_info+0x168>)
 8001e6a:	f7ff ff9f 	bl	8001dac <dump_printf>
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	3302      	adds	r3, #2
 8001e72:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	6819      	ldr	r1, [r3, #0]
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	3301      	adds	r3, #1
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	4413      	add	r3, r2
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	4838      	ldr	r0, [pc, #224]	; (8001f70 <dump_trap_info+0x16c>)
 8001e8e:	f7ff ff8d 	bl	8001dac <dump_printf>
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	3302      	adds	r3, #2
 8001e96:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	1c5a      	adds	r2, r3, #1
 8001e9c:	617a      	str	r2, [r7, #20]
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4832      	ldr	r0, [pc, #200]	; (8001f74 <dump_trap_info+0x170>)
 8001eaa:	f7ff ff7f 	bl	8001dac <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	1c5a      	adds	r2, r3, #1
 8001eb2:	617a      	str	r2, [r7, #20]
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	4413      	add	r3, r2
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	482e      	ldr	r0, [pc, #184]	; (8001f78 <dump_trap_info+0x174>)
 8001ec0:	f7ff ff74 	bl	8001dac <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	1c5a      	adds	r2, r3, #1
 8001ec8:	617a      	str	r2, [r7, #20]
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	4413      	add	r3, r2
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4829      	ldr	r0, [pc, #164]	; (8001f7c <dump_trap_info+0x178>)
 8001ed6:	f7ff ff69 	bl	8001dac <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	1c5a      	adds	r2, r3, #1
 8001ede:	617a      	str	r2, [r7, #20]
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	4413      	add	r3, r2
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4825      	ldr	r0, [pc, #148]	; (8001f80 <dump_trap_info+0x17c>)
 8001eec:	f7ff ff5e 	bl	8001dac <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001ef0:	4824      	ldr	r0, [pc, #144]	; (8001f84 <dump_trap_info+0x180>)
 8001ef2:	f7ff ff5b 	bl	8001dac <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
 8001efa:	e019      	b.n	8001f30 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	3301      	adds	r3, #1
 8001f00:	f003 0303 	and.w	r3, r3, #3
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d105      	bne.n	8001f14 <dump_trap_info+0x110>
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d002      	beq.n	8001f14 <dump_trap_info+0x110>
			dump_printf("\n");
 8001f0e:	481e      	ldr	r0, [pc, #120]	; (8001f88 <dump_trap_info+0x184>)
 8001f10:	f7ff ff4c 	bl	8001dac <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	1c5a      	adds	r2, r3, #1
 8001f18:	617a      	str	r2, [r7, #20]
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	4413      	add	r3, r2
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4619      	mov	r1, r3
 8001f24:	4819      	ldr	r0, [pc, #100]	; (8001f8c <dump_trap_info+0x188>)
 8001f26:	f7ff ff41 	bl	8001dac <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	2b1f      	cmp	r3, #31
 8001f34:	dc06      	bgt.n	8001f44 <dump_trap_info+0x140>
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	4a14      	ldr	r2, [pc, #80]	; (8001f90 <dump_trap_info+0x18c>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d3db      	bcc.n	8001efc <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001f44:	4810      	ldr	r0, [pc, #64]	; (8001f88 <dump_trap_info+0x184>)
 8001f46:	f7ff ff31 	bl	8001dac <dump_printf>
	dump_printf("END of Fault Handler\n");
 8001f4a:	4812      	ldr	r0, [pc, #72]	; (8001f94 <dump_trap_info+0x190>)
 8001f4c:	f7ff ff2e 	bl	8001dac <dump_printf>
	while(1);
 8001f50:	e7fe      	b.n	8001f50 <dump_trap_info+0x14c>
 8001f52:	bf00      	nop
 8001f54:	20000b38 	.word	0x20000b38
 8001f58:	e5e0e5e0 	.word	0xe5e0e5e0
 8001f5c:	0800afec 	.word	0x0800afec
 8001f60:	0800b00c 	.word	0x0800b00c
 8001f64:	0800b024 	.word	0x0800b024
 8001f68:	0800b040 	.word	0x0800b040
 8001f6c:	0800b054 	.word	0x0800b054
 8001f70:	0800b074 	.word	0x0800b074
 8001f74:	0800b094 	.word	0x0800b094
 8001f78:	0800b0a4 	.word	0x0800b0a4
 8001f7c:	0800b0b8 	.word	0x0800b0b8
 8001f80:	0800b0cc 	.word	0x0800b0cc
 8001f84:	0800b0e0 	.word	0x0800b0e0
 8001f88:	0800b0f0 	.word	0x0800b0f0
 8001f8c:	0800b0f4 	.word	0x0800b0f4
 8001f90:	20005000 	.word	0x20005000
 8001f94:	0800b100 	.word	0x0800b100

08001f98 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8001f98:	f01e 0f04 	tst.w	lr, #4
 8001f9c:	bf0c      	ite	eq
 8001f9e:	f3ef 8008 	mrseq	r0, MSP
 8001fa2:	f3ef 8009 	mrsne	r0, PSP
 8001fa6:	4671      	mov	r1, lr
 8001fa8:	f7ff bf2c 	b.w	8001e04 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001fac:	bf00      	nop
	...

08001fb0 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001fb4:	4802      	ldr	r0, [pc, #8]	; (8001fc0 <NMI_Handler+0x10>)
 8001fb6:	f7ff fef9 	bl	8001dac <dump_printf>
}
 8001fba:	bf00      	nop
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	0800b118 	.word	0x0800b118

08001fc4 <SVC_Handler>:

void SVC_Handler(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001fc8:	4802      	ldr	r0, [pc, #8]	; (8001fd4 <SVC_Handler+0x10>)
 8001fca:	f7ff feef 	bl	8001dac <dump_printf>
}
 8001fce:	bf00      	nop
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	0800b12c 	.word	0x0800b12c

08001fd8 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001fdc:	4802      	ldr	r0, [pc, #8]	; (8001fe8 <DebugMon_Handler+0x10>)
 8001fde:	f7ff fee5 	bl	8001dac <dump_printf>
}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	0800b14c 	.word	0x0800b14c

08001fec <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001ff0:	4802      	ldr	r0, [pc, #8]	; (8001ffc <PendSV_Handler+0x10>)
 8001ff2:	f7ff fedb 	bl	8001dac <dump_printf>
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	0800b168 	.word	0x0800b168

08002000 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002000:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002004:	b090      	sub	sp, #64	; 0x40
 8002006:	af00      	add	r7, sp, #0
 8002008:	4603      	mov	r3, r0
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8002010:	7bfb      	ldrb	r3, [r7, #15]
 8002012:	2b03      	cmp	r3, #3
 8002014:	d83e      	bhi.n	8002094 <TIMER_run_us+0x94>
 8002016:	a201      	add	r2, pc, #4	; (adr r2, 800201c <TIMER_run_us+0x1c>)
 8002018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201c:	0800202d 	.word	0x0800202d
 8002020:	08002047 	.word	0x08002047
 8002024:	08002061 	.word	0x08002061
 8002028:	0800207b 	.word	0x0800207b
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 800202c:	4b94      	ldr	r3, [pc, #592]	; (8002280 <TIMER_run_us+0x280>)
 800202e:	699b      	ldr	r3, [r3, #24]
 8002030:	4a93      	ldr	r2, [pc, #588]	; (8002280 <TIMER_run_us+0x280>)
 8002032:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002036:	6193      	str	r3, [r2, #24]
 8002038:	4b91      	ldr	r3, [pc, #580]	; (8002280 <TIMER_run_us+0x280>)
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002040:	61fb      	str	r3, [r7, #28]
 8002042:	69fb      	ldr	r3, [r7, #28]
			break;
 8002044:	e027      	b.n	8002096 <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8002046:	4b8e      	ldr	r3, [pc, #568]	; (8002280 <TIMER_run_us+0x280>)
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	4a8d      	ldr	r2, [pc, #564]	; (8002280 <TIMER_run_us+0x280>)
 800204c:	f043 0301 	orr.w	r3, r3, #1
 8002050:	61d3      	str	r3, [r2, #28]
 8002052:	4b8b      	ldr	r3, [pc, #556]	; (8002280 <TIMER_run_us+0x280>)
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	61bb      	str	r3, [r7, #24]
 800205c:	69bb      	ldr	r3, [r7, #24]
			break;
 800205e:	e01a      	b.n	8002096 <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8002060:	4b87      	ldr	r3, [pc, #540]	; (8002280 <TIMER_run_us+0x280>)
 8002062:	69db      	ldr	r3, [r3, #28]
 8002064:	4a86      	ldr	r2, [pc, #536]	; (8002280 <TIMER_run_us+0x280>)
 8002066:	f043 0302 	orr.w	r3, r3, #2
 800206a:	61d3      	str	r3, [r2, #28]
 800206c:	4b84      	ldr	r3, [pc, #528]	; (8002280 <TIMER_run_us+0x280>)
 800206e:	69db      	ldr	r3, [r3, #28]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	617b      	str	r3, [r7, #20]
 8002076:	697b      	ldr	r3, [r7, #20]
			break;
 8002078:	e00d      	b.n	8002096 <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 800207a:	4b81      	ldr	r3, [pc, #516]	; (8002280 <TIMER_run_us+0x280>)
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	4a80      	ldr	r2, [pc, #512]	; (8002280 <TIMER_run_us+0x280>)
 8002080:	f043 0304 	orr.w	r3, r3, #4
 8002084:	61d3      	str	r3, [r2, #28]
 8002086:	4b7e      	ldr	r3, [pc, #504]	; (8002280 <TIMER_run_us+0x280>)
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	f003 0304 	and.w	r3, r3, #4
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]
			break;
 8002092:	e000      	b.n	8002096 <TIMER_run_us+0x96>
		default:
			break;
 8002094:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8002096:	7bfa      	ldrb	r2, [r7, #15]
 8002098:	7bfb      	ldrb	r3, [r7, #15]
 800209a:	497a      	ldr	r1, [pc, #488]	; (8002284 <TIMER_run_us+0x284>)
 800209c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80020a0:	4979      	ldr	r1, [pc, #484]	; (8002288 <TIMER_run_us+0x288>)
 80020a2:	019b      	lsls	r3, r3, #6
 80020a4:	440b      	add	r3, r1
 80020a6:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10d      	bne.n	80020ca <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80020ae:	f002 f889 	bl	80041c4 <HAL_RCC_GetPCLK2Freq>
 80020b2:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80020b4:	4b72      	ldr	r3, [pc, #456]	; (8002280 <TIMER_run_us+0x280>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	0adb      	lsrs	r3, r3, #11
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d010      	beq.n	80020e4 <TIMER_run_us+0xe4>
			freq *= 2;
 80020c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020c8:	e00c      	b.n	80020e4 <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 80020ca:	f002 f867 	bl	800419c <HAL_RCC_GetPCLK1Freq>
 80020ce:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 80020d0:	4b6b      	ldr	r3, [pc, #428]	; (8002280 <TIMER_run_us+0x280>)
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	0a1b      	lsrs	r3, r3, #8
 80020d6:	f003 0307 	and.w	r3, r3, #7
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d002      	beq.n	80020e4 <TIMER_run_us+0xe4>
			freq *= 2;
 80020de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020e0:	005b      	lsls	r3, r3, #1
 80020e2:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 80020e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020e6:	461a      	mov	r2, r3
 80020e8:	f04f 0300 	mov.w	r3, #0
 80020ec:	a162      	add	r1, pc, #392	; (adr r1, 8002278 <TIMER_run_us+0x278>)
 80020ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80020f2:	f7fe fcc9 	bl	8000a88 <__aeabi_ldivmod>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	461c      	mov	r4, r3
 8002102:	f04f 0500 	mov.w	r5, #0
 8002106:	4622      	mov	r2, r4
 8002108:	462b      	mov	r3, r5
 800210a:	f04f 0000 	mov.w	r0, #0
 800210e:	f04f 0100 	mov.w	r1, #0
 8002112:	0159      	lsls	r1, r3, #5
 8002114:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002118:	0150      	lsls	r0, r2, #5
 800211a:	4602      	mov	r2, r0
 800211c:	460b      	mov	r3, r1
 800211e:	1b12      	subs	r2, r2, r4
 8002120:	eb63 0305 	sbc.w	r3, r3, r5
 8002124:	f04f 0000 	mov.w	r0, #0
 8002128:	f04f 0100 	mov.w	r1, #0
 800212c:	0259      	lsls	r1, r3, #9
 800212e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002132:	0250      	lsls	r0, r2, #9
 8002134:	4602      	mov	r2, r0
 8002136:	460b      	mov	r3, r1
 8002138:	1912      	adds	r2, r2, r4
 800213a:	eb45 0303 	adc.w	r3, r5, r3
 800213e:	f04f 0000 	mov.w	r0, #0
 8002142:	f04f 0100 	mov.w	r1, #0
 8002146:	0199      	lsls	r1, r3, #6
 8002148:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 800214c:	0190      	lsls	r0, r2, #6
 800214e:	1a80      	subs	r0, r0, r2
 8002150:	eb61 0103 	sbc.w	r1, r1, r3
 8002154:	eb10 0804 	adds.w	r8, r0, r4
 8002158:	eb41 0905 	adc.w	r9, r1, r5
 800215c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002160:	4640      	mov	r0, r8
 8002162:	4649      	mov	r1, r9
 8002164:	f7fe fce0 	bl	8000b28 <__aeabi_uldivmod>
 8002168:	4602      	mov	r2, r0
 800216a:	460b      	mov	r3, r1
 800216c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8002170:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002174:	2b00      	cmp	r3, #0
 8002176:	bf08      	it	eq
 8002178:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 800217c:	d329      	bcc.n	80021d2 <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 800217e:	2301      	movs	r3, #1
 8002180:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8002182:	e00e      	b.n	80021a2 <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8002184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 800218a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800218e:	f04f 0200 	mov.w	r2, #0
 8002192:	f04f 0300 	mov.w	r3, #0
 8002196:	0842      	lsrs	r2, r0, #1
 8002198:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800219c:	084b      	lsrs	r3, r1, #1
 800219e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 80021a2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	bf08      	it	eq
 80021aa:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80021ae:	d2e9      	bcs.n	8002184 <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
 80021b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021b4:	3a01      	subs	r2, #1
 80021b6:	4934      	ldr	r1, [pc, #208]	; (8002288 <TIMER_run_us+0x288>)
 80021b8:	019b      	lsls	r3, r3, #6
 80021ba:	440b      	add	r3, r1
 80021bc:	3304      	adds	r3, #4
 80021be:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 80021c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	3a01      	subs	r2, #1
 80021c6:	4930      	ldr	r1, [pc, #192]	; (8002288 <TIMER_run_us+0x288>)
 80021c8:	019b      	lsls	r3, r3, #6
 80021ca:	440b      	add	r3, r1
 80021cc:	330c      	adds	r3, #12
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	e00e      	b.n	80021f0 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 80021d2:	7bfb      	ldrb	r3, [r7, #15]
 80021d4:	4a2c      	ldr	r2, [pc, #176]	; (8002288 <TIMER_run_us+0x288>)
 80021d6:	019b      	lsls	r3, r3, #6
 80021d8:	4413      	add	r3, r2
 80021da:	3304      	adds	r3, #4
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 80021e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
 80021e4:	3a01      	subs	r2, #1
 80021e6:	4928      	ldr	r1, [pc, #160]	; (8002288 <TIMER_run_us+0x288>)
 80021e8:	019b      	lsls	r3, r3, #6
 80021ea:	440b      	add	r3, r1
 80021ec:	330c      	adds	r3, #12
 80021ee:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021f0:	7bfb      	ldrb	r3, [r7, #15]
 80021f2:	4a25      	ldr	r2, [pc, #148]	; (8002288 <TIMER_run_us+0x288>)
 80021f4:	019b      	lsls	r3, r3, #6
 80021f6:	4413      	add	r3, r2
 80021f8:	3310      	adds	r3, #16
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
 8002200:	4a21      	ldr	r2, [pc, #132]	; (8002288 <TIMER_run_us+0x288>)
 8002202:	019b      	lsls	r3, r3, #6
 8002204:	4413      	add	r3, r2
 8002206:	3308      	adds	r3, #8
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	019b      	lsls	r3, r3, #6
 8002210:	4a1d      	ldr	r2, [pc, #116]	; (8002288 <TIMER_run_us+0x288>)
 8002212:	4413      	add	r3, r2
 8002214:	4618      	mov	r0, r3
 8002216:	f002 f807 	bl	8004228 <HAL_TIM_Base_Init>

	if(enable_irq)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d011      	beq.n	8002244 <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8002220:	7bfb      	ldrb	r3, [r7, #15]
 8002222:	4618      	mov	r0, r3
 8002224:	f000 f8ee 	bl	8002404 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	4a18      	ldr	r2, [pc, #96]	; (800228c <TIMER_run_us+0x28c>)
 800222c:	56d3      	ldrsb	r3, [r2, r3]
 800222e:	2201      	movs	r2, #1
 8002230:	2104      	movs	r1, #4
 8002232:	4618      	mov	r0, r3
 8002234:	f001 f86b 	bl	800330e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	4a14      	ldr	r2, [pc, #80]	; (800228c <TIMER_run_us+0x28c>)
 800223c:	56d3      	ldrsb	r3, [r2, r3]
 800223e:	4618      	mov	r0, r3
 8002240:	f001 f881 	bl	8003346 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8002244:	7bfb      	ldrb	r3, [r7, #15]
 8002246:	019b      	lsls	r3, r3, #6
 8002248:	4a0f      	ldr	r2, [pc, #60]	; (8002288 <TIMER_run_us+0x288>)
 800224a:	4413      	add	r3, r2
 800224c:	4618      	mov	r0, r3
 800224e:	f002 f81f 	bl	8004290 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8002252:	7bfb      	ldrb	r3, [r7, #15]
 8002254:	4a0c      	ldr	r2, [pc, #48]	; (8002288 <TIMER_run_us+0x288>)
 8002256:	019b      	lsls	r3, r3, #6
 8002258:	4413      	add	r3, r2
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	4909      	ldr	r1, [pc, #36]	; (8002288 <TIMER_run_us+0x288>)
 8002262:	019b      	lsls	r3, r3, #6
 8002264:	440b      	add	r3, r1
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f042 0201 	orr.w	r2, r2, #1
 800226c:	601a      	str	r2, [r3, #0]
}
 800226e:	bf00      	nop
 8002270:	3740      	adds	r7, #64	; 0x40
 8002272:	46bd      	mov	sp, r7
 8002274:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002278:	d4a51000 	.word	0xd4a51000
 800227c:	000000e8 	.word	0x000000e8
 8002280:	40021000 	.word	0x40021000
 8002284:	20000000 	.word	0x20000000
 8002288:	20000b40 	.word	0x20000b40
 800228c:	0800b430 	.word	0x0800b430

08002290 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	4a05      	ldr	r2, [pc, #20]	; (80022b4 <TIMER_read+0x24>)
 800229e:	019b      	lsls	r3, r3, #6
 80022a0:	4413      	add	r3, r2
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a6:	b29b      	uxth	r3, r3
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bc80      	pop	{r7}
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	20000b40 	.word	0x20000b40

080022b8 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	460a      	mov	r2, r1
 80022c2:	71fb      	strb	r3, [r7, #7]
 80022c4:	4613      	mov	r3, r2
 80022c6:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 80022c8:	88bb      	ldrh	r3, [r7, #4]
 80022ca:	1e59      	subs	r1, r3, #1
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	4a0a      	ldr	r2, [pc, #40]	; (80022f8 <TIMER_set_period+0x40>)
 80022d0:	019b      	lsls	r3, r3, #6
 80022d2:	4413      	add	r3, r2
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	460a      	mov	r2, r1
 80022d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80022da:	88bb      	ldrh	r3, [r7, #4]
 80022dc:	1e5a      	subs	r2, r3, #1
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	4611      	mov	r1, r2
 80022e2:	4a05      	ldr	r2, [pc, #20]	; (80022f8 <TIMER_set_period+0x40>)
 80022e4:	019b      	lsls	r3, r3, #6
 80022e6:	4413      	add	r3, r2
 80022e8:	330c      	adds	r3, #12
 80022ea:	6019      	str	r1, [r3, #0]
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bc80      	pop	{r7}
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	20000b40 	.word	0x20000b40

080022fc <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	460a      	mov	r2, r1
 8002306:	71fb      	strb	r3, [r7, #7]
 8002308:	4613      	mov	r3, r2
 800230a:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 800230c:	88bb      	ldrh	r3, [r7, #4]
 800230e:	1e59      	subs	r1, r3, #1
 8002310:	79fb      	ldrb	r3, [r7, #7]
 8002312:	4a05      	ldr	r2, [pc, #20]	; (8002328 <TIMER_set_prescaler+0x2c>)
 8002314:	019b      	lsls	r3, r3, #6
 8002316:	4413      	add	r3, r2
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	460a      	mov	r2, r1
 800231c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800231e:	bf00      	nop
 8002320:	370c      	adds	r7, #12
 8002322:	46bd      	mov	sp, r7
 8002324:	bc80      	pop	{r7}
 8002326:	4770      	bx	lr
 8002328:	20000b40 	.word	0x20000b40

0800232c <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0

}
 8002330:	bf00      	nop
 8002332:	46bd      	mov	sp, r7
 8002334:	bc80      	pop	{r7}
 8002336:	4770      	bx	lr

08002338 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0

}
 800233c:	bf00      	nop
 800233e:	46bd      	mov	sp, r7
 8002340:	bc80      	pop	{r7}
 8002342:	4770      	bx	lr

08002344 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0

}
 8002348:	bf00      	nop
 800234a:	46bd      	mov	sp, r7
 800234c:	bc80      	pop	{r7}
 800234e:	4770      	bx	lr

08002350 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0

}
 8002354:	bf00      	nop
 8002356:	46bd      	mov	sp, r7
 8002358:	bc80      	pop	{r7}
 800235a:	4770      	bx	lr

0800235c <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002360:	4b07      	ldr	r3, [pc, #28]	; (8002380 <TIM1_UP_IRQHandler+0x24>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	2b01      	cmp	r3, #1
 800236c:	d106      	bne.n	800237c <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800236e:	4b04      	ldr	r3, [pc, #16]	; (8002380 <TIM1_UP_IRQHandler+0x24>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f06f 0201 	mvn.w	r2, #1
 8002376:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002378:	f7ff ffd8 	bl	800232c <TIMER1_user_handler_it>
	}
}
 800237c:	bf00      	nop
 800237e:	bd80      	pop	{r7, pc}
 8002380:	20000b40 	.word	0x20000b40

08002384 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002388:	4b07      	ldr	r3, [pc, #28]	; (80023a8 <TIM2_IRQHandler+0x24>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	2b01      	cmp	r3, #1
 8002394:	d106      	bne.n	80023a4 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002396:	4b04      	ldr	r3, [pc, #16]	; (80023a8 <TIM2_IRQHandler+0x24>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f06f 0201 	mvn.w	r2, #1
 800239e:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80023a0:	f7ff ffca 	bl	8002338 <TIMER2_user_handler_it>
	}
}
 80023a4:	bf00      	nop
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	20000b40 	.word	0x20000b40

080023ac <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80023b0:	4b08      	ldr	r3, [pc, #32]	; (80023d4 <TIM3_IRQHandler+0x28>)
 80023b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d107      	bne.n	80023d0 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80023c0:	4b04      	ldr	r3, [pc, #16]	; (80023d4 <TIM3_IRQHandler+0x28>)
 80023c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023c6:	f06f 0201 	mvn.w	r2, #1
 80023ca:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80023cc:	f7ff ffba 	bl	8002344 <TIMER3_user_handler_it>
	}
}
 80023d0:	bf00      	nop
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	20000b40 	.word	0x20000b40

080023d8 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80023dc:	4b08      	ldr	r3, [pc, #32]	; (8002400 <TIM4_IRQHandler+0x28>)
 80023de:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	f003 0301 	and.w	r3, r3, #1
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d107      	bne.n	80023fc <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80023ec:	4b04      	ldr	r3, [pc, #16]	; (8002400 <TIM4_IRQHandler+0x28>)
 80023ee:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80023f2:	f06f 0201 	mvn.w	r2, #1
 80023f6:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80023f8:	f7ff ffaa 	bl	8002350 <TIMER4_user_handler_it>
	}
}
 80023fc:	bf00      	nop
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000b40 	.word	0x20000b40

08002404 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	2b03      	cmp	r3, #3
 8002412:	d825      	bhi.n	8002460 <clear_it_status+0x5c>
 8002414:	a201      	add	r2, pc, #4	; (adr r2, 800241c <clear_it_status+0x18>)
 8002416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800241a:	bf00      	nop
 800241c:	0800242d 	.word	0x0800242d
 8002420:	08002439 	.word	0x08002439
 8002424:	08002445 	.word	0x08002445
 8002428:	08002453 	.word	0x08002453
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 800242c:	4b0f      	ldr	r3, [pc, #60]	; (800246c <clear_it_status+0x68>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f06f 0201 	mvn.w	r2, #1
 8002434:	611a      	str	r2, [r3, #16]
			break;
 8002436:	e014      	b.n	8002462 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8002438:	4b0c      	ldr	r3, [pc, #48]	; (800246c <clear_it_status+0x68>)
 800243a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243c:	f06f 0201 	mvn.w	r2, #1
 8002440:	611a      	str	r2, [r3, #16]
			break;
 8002442:	e00e      	b.n	8002462 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8002444:	4b09      	ldr	r3, [pc, #36]	; (800246c <clear_it_status+0x68>)
 8002446:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800244a:	f06f 0201 	mvn.w	r2, #1
 800244e:	611a      	str	r2, [r3, #16]
			break;
 8002450:	e007      	b.n	8002462 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002452:	4b06      	ldr	r3, [pc, #24]	; (800246c <clear_it_status+0x68>)
 8002454:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002458:	f06f 0201 	mvn.w	r2, #1
 800245c:	611a      	str	r2, [r3, #16]
			break;
 800245e:	e000      	b.n	8002462 <clear_it_status+0x5e>
		default:
			break;
 8002460:	bf00      	nop

	}
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	bc80      	pop	{r7}
 800246a:	4770      	bx	lr
 800246c:	20000b40 	.word	0x20000b40

08002470 <__NVIC_EnableIRQ>:
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	2b00      	cmp	r3, #0
 8002480:	db0b      	blt.n	800249a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	f003 021f 	and.w	r2, r3, #31
 8002488:	4906      	ldr	r1, [pc, #24]	; (80024a4 <__NVIC_EnableIRQ+0x34>)
 800248a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248e:	095b      	lsrs	r3, r3, #5
 8002490:	2001      	movs	r0, #1
 8002492:	fa00 f202 	lsl.w	r2, r0, r2
 8002496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	bc80      	pop	{r7}
 80024a2:	4770      	bx	lr
 80024a4:	e000e100 	.word	0xe000e100

080024a8 <__NVIC_DisableIRQ>:
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	db12      	blt.n	80024e0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ba:	79fb      	ldrb	r3, [r7, #7]
 80024bc:	f003 021f 	and.w	r2, r3, #31
 80024c0:	490a      	ldr	r1, [pc, #40]	; (80024ec <__NVIC_DisableIRQ+0x44>)
 80024c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c6:	095b      	lsrs	r3, r3, #5
 80024c8:	2001      	movs	r0, #1
 80024ca:	fa00 f202 	lsl.w	r2, r0, r2
 80024ce:	3320      	adds	r3, #32
 80024d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80024d4:	f3bf 8f4f 	dsb	sy
}
 80024d8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80024da:	f3bf 8f6f 	isb	sy
}
 80024de:	bf00      	nop
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bc80      	pop	{r7}
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	e000e100 	.word	0xe000e100

080024f0 <__NVIC_SystemReset>:
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80024f4:	f3bf 8f4f 	dsb	sy
}
 80024f8:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80024fa:	4b06      	ldr	r3, [pc, #24]	; (8002514 <__NVIC_SystemReset+0x24>)
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002502:	4904      	ldr	r1, [pc, #16]	; (8002514 <__NVIC_SystemReset+0x24>)
 8002504:	4b04      	ldr	r3, [pc, #16]	; (8002518 <__NVIC_SystemReset+0x28>)
 8002506:	4313      	orrs	r3, r2
 8002508:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800250a:	f3bf 8f4f 	dsb	sy
}
 800250e:	bf00      	nop
    __NOP();
 8002510:	bf00      	nop
 8002512:	e7fd      	b.n	8002510 <__NVIC_SystemReset+0x20>
 8002514:	e000ed00 	.word	0xe000ed00
 8002518:	05fa0004 	.word	0x05fa0004

0800251c <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	6039      	str	r1, [r7, #0]
 8002526:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800252e:	d806      	bhi.n	800253e <UART_init+0x22>
 8002530:	4a56      	ldr	r2, [pc, #344]	; (800268c <UART_init+0x170>)
 8002532:	218a      	movs	r1, #138	; 0x8a
 8002534:	4856      	ldr	r0, [pc, #344]	; (8002690 <UART_init+0x174>)
 8002536:	f002 fe0d 	bl	8005154 <printf>
 800253a:	f7ff ffd9 	bl	80024f0 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 800253e:	79fb      	ldrb	r3, [r7, #7]
 8002540:	2b02      	cmp	r3, #2
 8002542:	d906      	bls.n	8002552 <UART_init+0x36>
 8002544:	4a53      	ldr	r2, [pc, #332]	; (8002694 <UART_init+0x178>)
 8002546:	218b      	movs	r1, #139	; 0x8b
 8002548:	4851      	ldr	r0, [pc, #324]	; (8002690 <UART_init+0x174>)
 800254a:	f002 fe03 	bl	8005154 <printf>
 800254e:	f7ff ffcf 	bl	80024f0 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	4a50      	ldr	r2, [pc, #320]	; (8002698 <UART_init+0x17c>)
 8002556:	2100      	movs	r1, #0
 8002558:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 800255c:	79fb      	ldrb	r3, [r7, #7]
 800255e:	4a4f      	ldr	r2, [pc, #316]	; (800269c <UART_init+0x180>)
 8002560:	2100      	movs	r1, #0
 8002562:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	4a4e      	ldr	r2, [pc, #312]	; (80026a0 <UART_init+0x184>)
 8002568:	2100      	movs	r1, #0
 800256a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 800256e:	79fa      	ldrb	r2, [r7, #7]
 8002570:	79fb      	ldrb	r3, [r7, #7]
 8002572:	494c      	ldr	r1, [pc, #304]	; (80026a4 <UART_init+0x188>)
 8002574:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002578:	494b      	ldr	r1, [pc, #300]	; (80026a8 <UART_init+0x18c>)
 800257a:	019b      	lsls	r3, r3, #6
 800257c:	440b      	add	r3, r1
 800257e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002580:	79fb      	ldrb	r3, [r7, #7]
 8002582:	4a49      	ldr	r2, [pc, #292]	; (80026a8 <UART_init+0x18c>)
 8002584:	019b      	lsls	r3, r3, #6
 8002586:	4413      	add	r3, r2
 8002588:	3304      	adds	r3, #4
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	4a45      	ldr	r2, [pc, #276]	; (80026a8 <UART_init+0x18c>)
 8002592:	019b      	lsls	r3, r3, #6
 8002594:	4413      	add	r3, r2
 8002596:	3308      	adds	r3, #8
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 800259c:	79fb      	ldrb	r3, [r7, #7]
 800259e:	4a42      	ldr	r2, [pc, #264]	; (80026a8 <UART_init+0x18c>)
 80025a0:	019b      	lsls	r3, r3, #6
 80025a2:	4413      	add	r3, r2
 80025a4:	330c      	adds	r3, #12
 80025a6:	2200      	movs	r2, #0
 80025a8:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 80025aa:	79fb      	ldrb	r3, [r7, #7]
 80025ac:	4a3e      	ldr	r2, [pc, #248]	; (80026a8 <UART_init+0x18c>)
 80025ae:	019b      	lsls	r3, r3, #6
 80025b0:	4413      	add	r3, r2
 80025b2:	3310      	adds	r3, #16
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	4a3b      	ldr	r2, [pc, #236]	; (80026a8 <UART_init+0x18c>)
 80025bc:	019b      	lsls	r3, r3, #6
 80025be:	4413      	add	r3, r2
 80025c0:	3318      	adds	r3, #24
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	4a37      	ldr	r2, [pc, #220]	; (80026a8 <UART_init+0x18c>)
 80025ca:	019b      	lsls	r3, r3, #6
 80025cc:	4413      	add	r3, r2
 80025ce:	3314      	adds	r3, #20
 80025d0:	220c      	movs	r2, #12
 80025d2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	4a34      	ldr	r2, [pc, #208]	; (80026a8 <UART_init+0x18c>)
 80025d8:	019b      	lsls	r3, r3, #6
 80025da:	4413      	add	r3, r2
 80025dc:	331c      	adds	r3, #28
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	019b      	lsls	r3, r3, #6
 80025e6:	4a30      	ldr	r2, [pc, #192]	; (80026a8 <UART_init+0x18c>)
 80025e8:	4413      	add	r3, r2
 80025ea:	4618      	mov	r0, r3
 80025ec:	f001 fed6 	bl	800439c <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 80025f0:	79fb      	ldrb	r3, [r7, #7]
 80025f2:	4a2d      	ldr	r2, [pc, #180]	; (80026a8 <UART_init+0x18c>)
 80025f4:	019b      	lsls	r3, r3, #6
 80025f6:	4413      	add	r3, r2
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68da      	ldr	r2, [r3, #12]
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	492a      	ldr	r1, [pc, #168]	; (80026a8 <UART_init+0x18c>)
 8002600:	019b      	lsls	r3, r3, #6
 8002602:	440b      	add	r3, r1
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800260a:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 800260c:	79fb      	ldrb	r3, [r7, #7]
 800260e:	4a27      	ldr	r2, [pc, #156]	; (80026ac <UART_init+0x190>)
 8002610:	56d3      	ldrsb	r3, [r2, r3]
 8002612:	2201      	movs	r2, #1
 8002614:	2101      	movs	r1, #1
 8002616:	4618      	mov	r0, r3
 8002618:	f000 fe79 	bl	800330e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800261c:	79fb      	ldrb	r3, [r7, #7]
 800261e:	4a23      	ldr	r2, [pc, #140]	; (80026ac <UART_init+0x190>)
 8002620:	56d3      	ldrsb	r3, [r2, r3]
 8002622:	4618      	mov	r0, r3
 8002624:	f000 fe8f 	bl	8003346 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8002628:	79fb      	ldrb	r3, [r7, #7]
 800262a:	019b      	lsls	r3, r3, #6
 800262c:	4a1e      	ldr	r2, [pc, #120]	; (80026a8 <UART_init+0x18c>)
 800262e:	1898      	adds	r0, r3, r2
 8002630:	79fb      	ldrb	r3, [r7, #7]
 8002632:	79fa      	ldrb	r2, [r7, #7]
 8002634:	4919      	ldr	r1, [pc, #100]	; (800269c <UART_init+0x180>)
 8002636:	5c8a      	ldrb	r2, [r1, r2]
 8002638:	01db      	lsls	r3, r3, #7
 800263a:	4413      	add	r3, r2
 800263c:	4a1c      	ldr	r2, [pc, #112]	; (80026b0 <UART_init+0x194>)
 800263e:	4413      	add	r3, r2
 8002640:	2201      	movs	r2, #1
 8002642:	4619      	mov	r1, r3
 8002644:	f001 ff3b 	bl	80044be <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8002648:	4b1a      	ldr	r3, [pc, #104]	; (80026b4 <UART_init+0x198>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6898      	ldr	r0, [r3, #8]
 800264e:	2300      	movs	r3, #0
 8002650:	2202      	movs	r2, #2
 8002652:	2100      	movs	r1, #0
 8002654:	f002 fdde 	bl	8005214 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8002658:	4b16      	ldr	r3, [pc, #88]	; (80026b4 <UART_init+0x198>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68d8      	ldr	r0, [r3, #12]
 800265e:	2300      	movs	r3, #0
 8002660:	2202      	movs	r2, #2
 8002662:	2100      	movs	r1, #0
 8002664:	f002 fdd6 	bl	8005214 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002668:	4b12      	ldr	r3, [pc, #72]	; (80026b4 <UART_init+0x198>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6858      	ldr	r0, [r3, #4]
 800266e:	2300      	movs	r3, #0
 8002670:	2202      	movs	r2, #2
 8002672:	2100      	movs	r1, #0
 8002674:	f002 fdce 	bl	8005214 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002678:	79fb      	ldrb	r3, [r7, #7]
 800267a:	4a0f      	ldr	r2, [pc, #60]	; (80026b8 <UART_init+0x19c>)
 800267c:	2101      	movs	r1, #1
 800267e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002682:	bf00      	nop
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	0800b190 	.word	0x0800b190
 8002690:	0800b1a0 	.word	0x0800b1a0
 8002694:	0800b1dc 	.word	0x0800b1dc
 8002698:	20000e84 	.word	0x20000e84
 800269c:	20000e80 	.word	0x20000e80
 80026a0:	20000e90 	.word	0x20000e90
 80026a4:	20000010 	.word	0x20000010
 80026a8:	20000c40 	.word	0x20000c40
 80026ac:	0800b434 	.word	0x0800b434
 80026b0:	20000d00 	.word	0x20000d00
 80026b4:	2000002c 	.word	0x2000002c
 80026b8:	20000e9c 	.word	0x20000e9c

080026bc <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 80026c6:	79fb      	ldrb	r3, [r7, #7]
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d906      	bls.n	80026da <UART_data_ready+0x1e>
 80026cc:	4a07      	ldr	r2, [pc, #28]	; (80026ec <UART_data_ready+0x30>)
 80026ce:	21c8      	movs	r1, #200	; 0xc8
 80026d0:	4807      	ldr	r0, [pc, #28]	; (80026f0 <UART_data_ready+0x34>)
 80026d2:	f002 fd3f 	bl	8005154 <printf>
 80026d6:	f7ff ff0b 	bl	80024f0 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	4a05      	ldr	r2, [pc, #20]	; (80026f4 <UART_data_ready+0x38>)
 80026de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	0800b1dc 	.word	0x0800b1dc
 80026f0:	0800b1a0 	.word	0x0800b1a0
 80026f4:	20000e90 	.word	0x20000e90

080026f8 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	2b02      	cmp	r3, #2
 8002706:	d906      	bls.n	8002716 <UART_get_next_byte+0x1e>
 8002708:	4a22      	ldr	r2, [pc, #136]	; (8002794 <UART_get_next_byte+0x9c>)
 800270a:	21d4      	movs	r1, #212	; 0xd4
 800270c:	4822      	ldr	r0, [pc, #136]	; (8002798 <UART_get_next_byte+0xa0>)
 800270e:	f002 fd21 	bl	8005154 <printf>
 8002712:	f7ff feed 	bl	80024f0 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002716:	79fb      	ldrb	r3, [r7, #7]
 8002718:	4a20      	ldr	r2, [pc, #128]	; (800279c <UART_get_next_byte+0xa4>)
 800271a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d101      	bne.n	8002726 <UART_get_next_byte+0x2e>
		return 0;
 8002722:	2300      	movs	r3, #0
 8002724:	e031      	b.n	800278a <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002726:	79fa      	ldrb	r2, [r7, #7]
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	491d      	ldr	r1, [pc, #116]	; (80027a0 <UART_get_next_byte+0xa8>)
 800272c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002730:	491c      	ldr	r1, [pc, #112]	; (80027a4 <UART_get_next_byte+0xac>)
 8002732:	01d2      	lsls	r2, r2, #7
 8002734:	440a      	add	r2, r1
 8002736:	4413      	add	r3, r2
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 800273c:	79fb      	ldrb	r3, [r7, #7]
 800273e:	4a18      	ldr	r2, [pc, #96]	; (80027a0 <UART_get_next_byte+0xa8>)
 8002740:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002744:	1c5a      	adds	r2, r3, #1
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800274c:	4914      	ldr	r1, [pc, #80]	; (80027a0 <UART_get_next_byte+0xa8>)
 800274e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002752:	79fb      	ldrb	r3, [r7, #7]
 8002754:	4a14      	ldr	r2, [pc, #80]	; (80027a8 <UART_get_next_byte+0xb0>)
 8002756:	56d3      	ldrsb	r3, [r2, r3]
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff fea5 	bl	80024a8 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 800275e:	79fb      	ldrb	r3, [r7, #7]
 8002760:	4a12      	ldr	r2, [pc, #72]	; (80027ac <UART_get_next_byte+0xb4>)
 8002762:	5cd3      	ldrb	r3, [r2, r3]
 8002764:	4619      	mov	r1, r3
 8002766:	79fb      	ldrb	r3, [r7, #7]
 8002768:	4a0d      	ldr	r2, [pc, #52]	; (80027a0 <UART_get_next_byte+0xa8>)
 800276a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800276e:	4299      	cmp	r1, r3
 8002770:	d104      	bne.n	800277c <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8002772:	79fb      	ldrb	r3, [r7, #7]
 8002774:	4a09      	ldr	r2, [pc, #36]	; (800279c <UART_get_next_byte+0xa4>)
 8002776:	2100      	movs	r1, #0
 8002778:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800277c:	79fb      	ldrb	r3, [r7, #7]
 800277e:	4a0a      	ldr	r2, [pc, #40]	; (80027a8 <UART_get_next_byte+0xb0>)
 8002780:	56d3      	ldrsb	r3, [r2, r3]
 8002782:	4618      	mov	r0, r3
 8002784:	f7ff fe74 	bl	8002470 <__NVIC_EnableIRQ>
	return ret;
 8002788:	7bfb      	ldrb	r3, [r7, #15]
}
 800278a:	4618      	mov	r0, r3
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	0800b1dc 	.word	0x0800b1dc
 8002798:	0800b1a0 	.word	0x0800b1a0
 800279c:	20000e90 	.word	0x20000e90
 80027a0:	20000e84 	.word	0x20000e84
 80027a4:	20000d00 	.word	0x20000d00
 80027a8:	0800b434 	.word	0x0800b434
 80027ac:	20000e80 	.word	0x20000e80

080027b0 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	460a      	mov	r2, r1
 80027ba:	71fb      	strb	r3, [r7, #7]
 80027bc:	4613      	mov	r3, r2
 80027be:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80027c0:	79fb      	ldrb	r3, [r7, #7]
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d907      	bls.n	80027d6 <UART_putc+0x26>
 80027c6:	4a16      	ldr	r2, [pc, #88]	; (8002820 <UART_putc+0x70>)
 80027c8:	f240 113d 	movw	r1, #317	; 0x13d
 80027cc:	4815      	ldr	r0, [pc, #84]	; (8002824 <UART_putc+0x74>)
 80027ce:	f002 fcc1 	bl	8005154 <printf>
 80027d2:	f7ff fe8d 	bl	80024f0 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 80027d6:	79fb      	ldrb	r3, [r7, #7]
 80027d8:	4a13      	ldr	r2, [pc, #76]	; (8002828 <UART_putc+0x78>)
 80027da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d019      	beq.n	8002816 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	4a11      	ldr	r2, [pc, #68]	; (800282c <UART_putc+0x7c>)
 80027e6:	56d3      	ldrsb	r3, [r2, r3]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff fe5d 	bl	80024a8 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	019b      	lsls	r3, r3, #6
 80027f2:	4a0f      	ldr	r2, [pc, #60]	; (8002830 <UART_putc+0x80>)
 80027f4:	4413      	add	r3, r2
 80027f6:	1db9      	adds	r1, r7, #6
 80027f8:	2201      	movs	r2, #1
 80027fa:	4618      	mov	r0, r3
 80027fc:	f001 fe1b 	bl	8004436 <HAL_UART_Transmit_IT>
 8002800:	4603      	mov	r3, r0
 8002802:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002804:	79fb      	ldrb	r3, [r7, #7]
 8002806:	4a09      	ldr	r2, [pc, #36]	; (800282c <UART_putc+0x7c>)
 8002808:	56d3      	ldrsb	r3, [r2, r3]
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff fe30 	bl	8002470 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8002810:	7bfb      	ldrb	r3, [r7, #15]
 8002812:	2b02      	cmp	r3, #2
 8002814:	d0e5      	beq.n	80027e2 <UART_putc+0x32>
	}
}
 8002816:	bf00      	nop
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	0800b1dc 	.word	0x0800b1dc
 8002824:	0800b1a0 	.word	0x0800b1a0
 8002828:	20000e9c 	.word	0x20000e9c
 800282c:	0800b434 	.word	0x0800b434
 8002830:	20000c40 	.word	0x20000c40

08002834 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
 800283a:	4603      	mov	r3, r0
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
 8002840:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	4a13      	ldr	r2, [pc, #76]	; (8002894 <UART_impolite_force_puts_on_uart+0x60>)
 8002846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d01d      	beq.n	800288a <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 800284e:	7bfb      	ldrb	r3, [r7, #15]
 8002850:	4a11      	ldr	r2, [pc, #68]	; (8002898 <UART_impolite_force_puts_on_uart+0x64>)
 8002852:	019b      	lsls	r3, r3, #6
 8002854:	4413      	add	r3, r2
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 800285a:	2300      	movs	r3, #0
 800285c:	617b      	str	r3, [r7, #20]
 800285e:	e010      	b.n	8002882 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8002860:	bf00      	nop
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800286a:	2b00      	cmp	r3, #0
 800286c:	d0f9      	beq.n	8002862 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 800286e:	68ba      	ldr	r2, [r7, #8]
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	4413      	add	r3, r2
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	461a      	mov	r2, r3
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	3301      	adds	r3, #1
 8002880:	617b      	str	r3, [r7, #20]
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	429a      	cmp	r2, r3
 8002888:	d3ea      	bcc.n	8002860 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 800288a:	bf00      	nop
 800288c:	371c      	adds	r7, #28
 800288e:	46bd      	mov	sp, r7
 8002890:	bc80      	pop	{r7}
 8002892:	4770      	bx	lr
 8002894:	20000e9c 	.word	0x20000e9c
 8002898:	20000c40 	.word	0x20000c40

0800289c <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80028a0:	4802      	ldr	r0, [pc, #8]	; (80028ac <USART1_IRQHandler+0x10>)
 80028a2:	f001 fe61 	bl	8004568 <HAL_UART_IRQHandler>
}
 80028a6:	bf00      	nop
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	20000c40 	.word	0x20000c40

080028b0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80028b4:	4802      	ldr	r0, [pc, #8]	; (80028c0 <USART2_IRQHandler+0x10>)
 80028b6:	f001 fe57 	bl	8004568 <HAL_UART_IRQHandler>
}
 80028ba:	bf00      	nop
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	20000c80 	.word	0x20000c80

080028c4 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80028c8:	4802      	ldr	r0, [pc, #8]	; (80028d4 <USART3_IRQHandler+0x10>)
 80028ca:	f001 fe4d 	bl	8004568 <HAL_UART_IRQHandler>
}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20000cc0 	.word	0x20000cc0

080028d8 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a1e      	ldr	r2, [pc, #120]	; (8002960 <HAL_UART_RxCpltCallback+0x88>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d102      	bne.n	80028f0 <HAL_UART_RxCpltCallback+0x18>
 80028ea:	2300      	movs	r3, #0
 80028ec:	73fb      	strb	r3, [r7, #15]
 80028ee:	e00e      	b.n	800290e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a1b      	ldr	r2, [pc, #108]	; (8002964 <HAL_UART_RxCpltCallback+0x8c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d102      	bne.n	8002900 <HAL_UART_RxCpltCallback+0x28>
 80028fa:	2301      	movs	r3, #1
 80028fc:	73fb      	strb	r3, [r7, #15]
 80028fe:	e006      	b.n	800290e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a18      	ldr	r2, [pc, #96]	; (8002968 <HAL_UART_RxCpltCallback+0x90>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d126      	bne.n	8002958 <HAL_UART_RxCpltCallback+0x80>
 800290a:	2302      	movs	r3, #2
 800290c:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 800290e:	7bfb      	ldrb	r3, [r7, #15]
 8002910:	4a16      	ldr	r2, [pc, #88]	; (800296c <HAL_UART_RxCpltCallback+0x94>)
 8002912:	2101      	movs	r1, #1
 8002914:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8002918:	7bfb      	ldrb	r3, [r7, #15]
 800291a:	4a15      	ldr	r2, [pc, #84]	; (8002970 <HAL_UART_RxCpltCallback+0x98>)
 800291c:	5cd3      	ldrb	r3, [r2, r3]
 800291e:	3301      	adds	r3, #1
 8002920:	425a      	negs	r2, r3
 8002922:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002926:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800292a:	bf58      	it	pl
 800292c:	4253      	negpl	r3, r2
 800292e:	7bfa      	ldrb	r2, [r7, #15]
 8002930:	b2d9      	uxtb	r1, r3
 8002932:	4b0f      	ldr	r3, [pc, #60]	; (8002970 <HAL_UART_RxCpltCallback+0x98>)
 8002934:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8002936:	7bfb      	ldrb	r3, [r7, #15]
 8002938:	019b      	lsls	r3, r3, #6
 800293a:	4a0e      	ldr	r2, [pc, #56]	; (8002974 <HAL_UART_RxCpltCallback+0x9c>)
 800293c:	1898      	adds	r0, r3, r2
 800293e:	7bfb      	ldrb	r3, [r7, #15]
 8002940:	7bfa      	ldrb	r2, [r7, #15]
 8002942:	490b      	ldr	r1, [pc, #44]	; (8002970 <HAL_UART_RxCpltCallback+0x98>)
 8002944:	5c8a      	ldrb	r2, [r1, r2]
 8002946:	01db      	lsls	r3, r3, #7
 8002948:	4413      	add	r3, r2
 800294a:	4a0b      	ldr	r2, [pc, #44]	; (8002978 <HAL_UART_RxCpltCallback+0xa0>)
 800294c:	4413      	add	r3, r2
 800294e:	2201      	movs	r2, #1
 8002950:	4619      	mov	r1, r3
 8002952:	f001 fdb4 	bl	80044be <HAL_UART_Receive_IT>
 8002956:	e000      	b.n	800295a <HAL_UART_RxCpltCallback+0x82>
	else return;
 8002958:	bf00      	nop
}
 800295a:	3710      	adds	r7, #16
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40013800 	.word	0x40013800
 8002964:	40004400 	.word	0x40004400
 8002968:	40004800 	.word	0x40004800
 800296c:	20000e90 	.word	0x20000e90
 8002970:	20000e80 	.word	0x20000e80
 8002974:	20000c40 	.word	0x20000c40
 8002978:	20000d00 	.word	0x20000d00

0800297c <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b08c      	sub	sp, #48	; 0x30
 8002980:	af02      	add	r7, sp, #8
 8002982:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	22c0      	movs	r2, #192	; 0xc0
 800298a:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2200      	movs	r2, #0
 8002992:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2200      	movs	r2, #0
 800299a:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2200      	movs	r2, #0
 80029a2:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2200      	movs	r2, #0
 80029aa:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2200      	movs	r2, #0
 80029b2:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2200      	movs	r2, #0
 80029ba:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a53      	ldr	r2, [pc, #332]	; (8002b10 <HAL_UART_MspInit+0x194>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d142      	bne.n	8002a4c <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 80029c6:	4b53      	ldr	r3, [pc, #332]	; (8002b14 <HAL_UART_MspInit+0x198>)
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	4a52      	ldr	r2, [pc, #328]	; (8002b14 <HAL_UART_MspInit+0x198>)
 80029cc:	f043 0301 	orr.w	r3, r3, #1
 80029d0:	6193      	str	r3, [r2, #24]
 80029d2:	4b50      	ldr	r3, [pc, #320]	; (8002b14 <HAL_UART_MspInit+0x198>)
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	623b      	str	r3, [r7, #32]
 80029dc:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80029de:	4b4d      	ldr	r3, [pc, #308]	; (8002b14 <HAL_UART_MspInit+0x198>)
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	4a4c      	ldr	r2, [pc, #304]	; (8002b14 <HAL_UART_MspInit+0x198>)
 80029e4:	f043 0308 	orr.w	r3, r3, #8
 80029e8:	6193      	str	r3, [r2, #24]
 80029ea:	4b4a      	ldr	r3, [pc, #296]	; (8002b14 <HAL_UART_MspInit+0x198>)
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	f003 0308 	and.w	r3, r3, #8
 80029f2:	61fb      	str	r3, [r7, #28]
 80029f4:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 80029f6:	2303      	movs	r3, #3
 80029f8:	9300      	str	r3, [sp, #0]
 80029fa:	2301      	movs	r3, #1
 80029fc:	2202      	movs	r2, #2
 80029fe:	2140      	movs	r1, #64	; 0x40
 8002a00:	4845      	ldr	r0, [pc, #276]	; (8002b18 <HAL_UART_MspInit+0x19c>)
 8002a02:	f7fe ffe1 	bl	80019c8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002a06:	2303      	movs	r3, #3
 8002a08:	9300      	str	r3, [sp, #0]
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2180      	movs	r1, #128	; 0x80
 8002a10:	4841      	ldr	r0, [pc, #260]	; (8002b18 <HAL_UART_MspInit+0x19c>)
 8002a12:	f7fe ffd9 	bl	80019c8 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8002a16:	4b41      	ldr	r3, [pc, #260]	; (8002b1c <HAL_UART_MspInit+0x1a0>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002a22:	627b      	str	r3, [r7, #36]	; 0x24
 8002a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a26:	f043 0304 	orr.w	r3, r3, #4
 8002a2a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a2c:	4a3b      	ldr	r2, [pc, #236]	; (8002b1c <HAL_UART_MspInit+0x1a0>)
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a30:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8002a32:	4b38      	ldr	r3, [pc, #224]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002a34:	699b      	ldr	r3, [r3, #24]
 8002a36:	4a37      	ldr	r2, [pc, #220]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002a38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a3c:	6193      	str	r3, [r2, #24]
 8002a3e:	4b35      	ldr	r3, [pc, #212]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002a40:	699b      	ldr	r3, [r3, #24]
 8002a42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a46:	61bb      	str	r3, [r7, #24]
 8002a48:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8002a4a:	e05c      	b.n	8002b06 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a33      	ldr	r2, [pc, #204]	; (8002b20 <HAL_UART_MspInit+0x1a4>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d128      	bne.n	8002aa8 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002a56:	4b2f      	ldr	r3, [pc, #188]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	4a2e      	ldr	r2, [pc, #184]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002a5c:	f043 0304 	orr.w	r3, r3, #4
 8002a60:	6193      	str	r3, [r2, #24]
 8002a62:	4b2c      	ldr	r3, [pc, #176]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	f003 0304 	and.w	r3, r3, #4
 8002a6a:	617b      	str	r3, [r7, #20]
 8002a6c:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002a6e:	2303      	movs	r3, #3
 8002a70:	9300      	str	r3, [sp, #0]
 8002a72:	2301      	movs	r3, #1
 8002a74:	2202      	movs	r2, #2
 8002a76:	2104      	movs	r1, #4
 8002a78:	482a      	ldr	r0, [pc, #168]	; (8002b24 <HAL_UART_MspInit+0x1a8>)
 8002a7a:	f7fe ffa5 	bl	80019c8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002a7e:	2303      	movs	r3, #3
 8002a80:	9300      	str	r3, [sp, #0]
 8002a82:	2301      	movs	r3, #1
 8002a84:	2200      	movs	r2, #0
 8002a86:	2108      	movs	r1, #8
 8002a88:	4826      	ldr	r0, [pc, #152]	; (8002b24 <HAL_UART_MspInit+0x1a8>)
 8002a8a:	f7fe ff9d 	bl	80019c8 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8002a8e:	4b21      	ldr	r3, [pc, #132]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002a90:	69db      	ldr	r3, [r3, #28]
 8002a92:	4a20      	ldr	r2, [pc, #128]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a98:	61d3      	str	r3, [r2, #28]
 8002a9a:	4b1e      	ldr	r3, [pc, #120]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aa2:	613b      	str	r3, [r7, #16]
 8002aa4:	693b      	ldr	r3, [r7, #16]
}
 8002aa6:	e02e      	b.n	8002b06 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a1e      	ldr	r2, [pc, #120]	; (8002b28 <HAL_UART_MspInit+0x1ac>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d129      	bne.n	8002b06 <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002ab2:	4b18      	ldr	r3, [pc, #96]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	4a17      	ldr	r2, [pc, #92]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002ab8:	f043 0308 	orr.w	r3, r3, #8
 8002abc:	6193      	str	r3, [r2, #24]
 8002abe:	4b15      	ldr	r3, [pc, #84]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	f003 0308 	and.w	r3, r3, #8
 8002ac6:	60fb      	str	r3, [r7, #12]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002aca:	2303      	movs	r3, #3
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	2301      	movs	r3, #1
 8002ad0:	2202      	movs	r2, #2
 8002ad2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ad6:	4810      	ldr	r0, [pc, #64]	; (8002b18 <HAL_UART_MspInit+0x19c>)
 8002ad8:	f7fe ff76 	bl	80019c8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002adc:	2303      	movs	r3, #3
 8002ade:	9300      	str	r3, [sp, #0]
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ae8:	480b      	ldr	r0, [pc, #44]	; (8002b18 <HAL_UART_MspInit+0x19c>)
 8002aea:	f7fe ff6d 	bl	80019c8 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002aee:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002af0:	69db      	ldr	r3, [r3, #28]
 8002af2:	4a08      	ldr	r2, [pc, #32]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002af4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002af8:	61d3      	str	r3, [r2, #28]
 8002afa:	4b06      	ldr	r3, [pc, #24]	; (8002b14 <HAL_UART_MspInit+0x198>)
 8002afc:	69db      	ldr	r3, [r3, #28]
 8002afe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b02:	60bb      	str	r3, [r7, #8]
 8002b04:	68bb      	ldr	r3, [r7, #8]
}
 8002b06:	bf00      	nop
 8002b08:	3728      	adds	r7, #40	; 0x28
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	40013800 	.word	0x40013800
 8002b14:	40021000 	.word	0x40021000
 8002b18:	40010c00 	.word	0x40010c00
 8002b1c:	40010000 	.word	0x40010000
 8002b20:	40004400 	.word	0x40004400
 8002b24:	40010800 	.word	0x40010800
 8002b28:	40004800 	.word	0x40004800

08002b2c <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b38:	2b08      	cmp	r3, #8
 8002b3a:	d106      	bne.n	8002b4a <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2222      	movs	r2, #34	; 0x22
 8002b46:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8002b4a:	bf00      	nop
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr

08002b54 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8002b58:	4b03      	ldr	r3, [pc, #12]	; (8002b68 <WWDG_IRQHandler+0x14>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4903      	ldr	r1, [pc, #12]	; (8002b6c <WWDG_IRQHandler+0x18>)
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff f924 	bl	8001dac <dump_printf>
	while(1);
 8002b64:	e7fe      	b.n	8002b64 <WWDG_IRQHandler+0x10>
 8002b66:	bf00      	nop
 8002b68:	2000001c 	.word	0x2000001c
 8002b6c:	0800b26c 	.word	0x0800b26c

08002b70 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8002b74:	4b03      	ldr	r3, [pc, #12]	; (8002b84 <PVD_IRQHandler+0x14>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4903      	ldr	r1, [pc, #12]	; (8002b88 <PVD_IRQHandler+0x18>)
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff f916 	bl	8001dac <dump_printf>
	while(1);
 8002b80:	e7fe      	b.n	8002b80 <PVD_IRQHandler+0x10>
 8002b82:	bf00      	nop
 8002b84:	2000001c 	.word	0x2000001c
 8002b88:	0800b274 	.word	0x0800b274

08002b8c <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8002b90:	4b03      	ldr	r3, [pc, #12]	; (8002ba0 <TAMPER_IRQHandler+0x14>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4903      	ldr	r1, [pc, #12]	; (8002ba4 <TAMPER_IRQHandler+0x18>)
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7ff f908 	bl	8001dac <dump_printf>
	while(1);
 8002b9c:	e7fe      	b.n	8002b9c <TAMPER_IRQHandler+0x10>
 8002b9e:	bf00      	nop
 8002ba0:	2000001c 	.word	0x2000001c
 8002ba4:	0800b278 	.word	0x0800b278

08002ba8 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8002bac:	4b03      	ldr	r3, [pc, #12]	; (8002bbc <RTC_IRQHandler+0x14>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4903      	ldr	r1, [pc, #12]	; (8002bc0 <RTC_IRQHandler+0x18>)
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff f8fa 	bl	8001dac <dump_printf>
	while(1);
 8002bb8:	e7fe      	b.n	8002bb8 <RTC_IRQHandler+0x10>
 8002bba:	bf00      	nop
 8002bbc:	2000001c 	.word	0x2000001c
 8002bc0:	0800b280 	.word	0x0800b280

08002bc4 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8002bc8:	4b03      	ldr	r3, [pc, #12]	; (8002bd8 <FLASH_IRQHandler+0x14>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4903      	ldr	r1, [pc, #12]	; (8002bdc <FLASH_IRQHandler+0x18>)
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff f8ec 	bl	8001dac <dump_printf>
	while(1);
 8002bd4:	e7fe      	b.n	8002bd4 <FLASH_IRQHandler+0x10>
 8002bd6:	bf00      	nop
 8002bd8:	2000001c 	.word	0x2000001c
 8002bdc:	0800b284 	.word	0x0800b284

08002be0 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8002be4:	4b03      	ldr	r3, [pc, #12]	; (8002bf4 <RCC_IRQHandler+0x14>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4903      	ldr	r1, [pc, #12]	; (8002bf8 <RCC_IRQHandler+0x18>)
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff f8de 	bl	8001dac <dump_printf>
	while(1);
 8002bf0:	e7fe      	b.n	8002bf0 <RCC_IRQHandler+0x10>
 8002bf2:	bf00      	nop
 8002bf4:	2000001c 	.word	0x2000001c
 8002bf8:	0800b28c 	.word	0x0800b28c

08002bfc <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002c00:	4b03      	ldr	r3, [pc, #12]	; (8002c10 <DMA1_Channel2_IRQHandler+0x14>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4903      	ldr	r1, [pc, #12]	; (8002c14 <DMA1_Channel2_IRQHandler+0x18>)
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff f8d0 	bl	8001dac <dump_printf>
	while(1);
 8002c0c:	e7fe      	b.n	8002c0c <DMA1_Channel2_IRQHandler+0x10>
 8002c0e:	bf00      	nop
 8002c10:	2000001c 	.word	0x2000001c
 8002c14:	0800b2c8 	.word	0x0800b2c8

08002c18 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002c1c:	4b03      	ldr	r3, [pc, #12]	; (8002c2c <DMA1_Channel3_IRQHandler+0x14>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4903      	ldr	r1, [pc, #12]	; (8002c30 <DMA1_Channel3_IRQHandler+0x18>)
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff f8c2 	bl	8001dac <dump_printf>
	while(1);
 8002c28:	e7fe      	b.n	8002c28 <DMA1_Channel3_IRQHandler+0x10>
 8002c2a:	bf00      	nop
 8002c2c:	2000001c 	.word	0x2000001c
 8002c30:	0800b2d8 	.word	0x0800b2d8

08002c34 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8002c38:	4b03      	ldr	r3, [pc, #12]	; (8002c48 <DMA1_Channel4_IRQHandler+0x14>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4903      	ldr	r1, [pc, #12]	; (8002c4c <DMA1_Channel4_IRQHandler+0x18>)
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff f8b4 	bl	8001dac <dump_printf>
	while(1);
 8002c44:	e7fe      	b.n	8002c44 <DMA1_Channel4_IRQHandler+0x10>
 8002c46:	bf00      	nop
 8002c48:	2000001c 	.word	0x2000001c
 8002c4c:	0800b2e8 	.word	0x0800b2e8

08002c50 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8002c54:	4b03      	ldr	r3, [pc, #12]	; (8002c64 <DMA1_Channel5_IRQHandler+0x14>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4903      	ldr	r1, [pc, #12]	; (8002c68 <DMA1_Channel5_IRQHandler+0x18>)
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff f8a6 	bl	8001dac <dump_printf>
	while(1);
 8002c60:	e7fe      	b.n	8002c60 <DMA1_Channel5_IRQHandler+0x10>
 8002c62:	bf00      	nop
 8002c64:	2000001c 	.word	0x2000001c
 8002c68:	0800b2f8 	.word	0x0800b2f8

08002c6c <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8002c70:	4b03      	ldr	r3, [pc, #12]	; (8002c80 <DMA1_Channel6_IRQHandler+0x14>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4903      	ldr	r1, [pc, #12]	; (8002c84 <DMA1_Channel6_IRQHandler+0x18>)
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7ff f898 	bl	8001dac <dump_printf>
	while(1);
 8002c7c:	e7fe      	b.n	8002c7c <DMA1_Channel6_IRQHandler+0x10>
 8002c7e:	bf00      	nop
 8002c80:	2000001c 	.word	0x2000001c
 8002c84:	0800b308 	.word	0x0800b308

08002c88 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8002c8c:	4b03      	ldr	r3, [pc, #12]	; (8002c9c <DMA1_Channel7_IRQHandler+0x14>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4903      	ldr	r1, [pc, #12]	; (8002ca0 <DMA1_Channel7_IRQHandler+0x18>)
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff f88a 	bl	8001dac <dump_printf>
	while(1);
 8002c98:	e7fe      	b.n	8002c98 <DMA1_Channel7_IRQHandler+0x10>
 8002c9a:	bf00      	nop
 8002c9c:	2000001c 	.word	0x2000001c
 8002ca0:	0800b318 	.word	0x0800b318

08002ca4 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8002ca8:	4b03      	ldr	r3, [pc, #12]	; (8002cb8 <ADC1_2_IRQHandler+0x14>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4903      	ldr	r1, [pc, #12]	; (8002cbc <ADC1_2_IRQHandler+0x18>)
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff f87c 	bl	8001dac <dump_printf>
	while(1);
 8002cb4:	e7fe      	b.n	8002cb4 <ADC1_2_IRQHandler+0x10>
 8002cb6:	bf00      	nop
 8002cb8:	2000001c 	.word	0x2000001c
 8002cbc:	0800b328 	.word	0x0800b328

08002cc0 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8002cc4:	4b03      	ldr	r3, [pc, #12]	; (8002cd4 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4903      	ldr	r1, [pc, #12]	; (8002cd8 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff f86e 	bl	8001dac <dump_printf>
	while(1);
 8002cd0:	e7fe      	b.n	8002cd0 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002cd2:	bf00      	nop
 8002cd4:	2000001c 	.word	0x2000001c
 8002cd8:	0800b330 	.word	0x0800b330

08002cdc <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002ce0:	4b03      	ldr	r3, [pc, #12]	; (8002cf0 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4903      	ldr	r1, [pc, #12]	; (8002cf4 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff f860 	bl	8001dac <dump_printf>
	while(1);
 8002cec:	e7fe      	b.n	8002cec <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002cee:	bf00      	nop
 8002cf0:	2000001c 	.word	0x2000001c
 8002cf4:	0800b340 	.word	0x0800b340

08002cf8 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002cfc:	4b03      	ldr	r3, [pc, #12]	; (8002d0c <CAN1_RX1_IRQHandler+0x14>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4903      	ldr	r1, [pc, #12]	; (8002d10 <CAN1_RX1_IRQHandler+0x18>)
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff f852 	bl	8001dac <dump_printf>
	while(1);
 8002d08:	e7fe      	b.n	8002d08 <CAN1_RX1_IRQHandler+0x10>
 8002d0a:	bf00      	nop
 8002d0c:	2000001c 	.word	0x2000001c
 8002d10:	0800b350 	.word	0x0800b350

08002d14 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002d18:	4b03      	ldr	r3, [pc, #12]	; (8002d28 <CAN1_SCE_IRQHandler+0x14>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4903      	ldr	r1, [pc, #12]	; (8002d2c <CAN1_SCE_IRQHandler+0x18>)
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7ff f844 	bl	8001dac <dump_printf>
	while(1);
 8002d24:	e7fe      	b.n	8002d24 <CAN1_SCE_IRQHandler+0x10>
 8002d26:	bf00      	nop
 8002d28:	2000001c 	.word	0x2000001c
 8002d2c:	0800b35c 	.word	0x0800b35c

08002d30 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8002d34:	4b03      	ldr	r3, [pc, #12]	; (8002d44 <TIM1_BRK_IRQHandler+0x14>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4903      	ldr	r1, [pc, #12]	; (8002d48 <TIM1_BRK_IRQHandler+0x18>)
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff f836 	bl	8001dac <dump_printf>
	while(1);
 8002d40:	e7fe      	b.n	8002d40 <TIM1_BRK_IRQHandler+0x10>
 8002d42:	bf00      	nop
 8002d44:	2000001c 	.word	0x2000001c
 8002d48:	0800b370 	.word	0x0800b370

08002d4c <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002d50:	4b03      	ldr	r3, [pc, #12]	; (8002d60 <TIM1_TRG_COM_IRQHandler+0x14>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4903      	ldr	r1, [pc, #12]	; (8002d64 <TIM1_TRG_COM_IRQHandler+0x18>)
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7ff f828 	bl	8001dac <dump_printf>
	while(1);
 8002d5c:	e7fe      	b.n	8002d5c <TIM1_TRG_COM_IRQHandler+0x10>
 8002d5e:	bf00      	nop
 8002d60:	2000001c 	.word	0x2000001c
 8002d64:	0800b384 	.word	0x0800b384

08002d68 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002d6c:	4b03      	ldr	r3, [pc, #12]	; (8002d7c <TIM1_CC_IRQHandler+0x14>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4903      	ldr	r1, [pc, #12]	; (8002d80 <TIM1_CC_IRQHandler+0x18>)
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff f81a 	bl	8001dac <dump_printf>
	while(1);
 8002d78:	e7fe      	b.n	8002d78 <TIM1_CC_IRQHandler+0x10>
 8002d7a:	bf00      	nop
 8002d7c:	2000001c 	.word	0x2000001c
 8002d80:	0800b394 	.word	0x0800b394

08002d84 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8002d88:	4b03      	ldr	r3, [pc, #12]	; (8002d98 <I2C1_EV_IRQHandler+0x14>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4903      	ldr	r1, [pc, #12]	; (8002d9c <I2C1_EV_IRQHandler+0x18>)
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff f80c 	bl	8001dac <dump_printf>
	while(1);
 8002d94:	e7fe      	b.n	8002d94 <I2C1_EV_IRQHandler+0x10>
 8002d96:	bf00      	nop
 8002d98:	2000001c 	.word	0x2000001c
 8002d9c:	0800b3b4 	.word	0x0800b3b4

08002da0 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8002da4:	4b03      	ldr	r3, [pc, #12]	; (8002db4 <I2C1_ER_IRQHandler+0x14>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4903      	ldr	r1, [pc, #12]	; (8002db8 <I2C1_ER_IRQHandler+0x18>)
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7fe fffe 	bl	8001dac <dump_printf>
	while(1);
 8002db0:	e7fe      	b.n	8002db0 <I2C1_ER_IRQHandler+0x10>
 8002db2:	bf00      	nop
 8002db4:	2000001c 	.word	0x2000001c
 8002db8:	0800b3bc 	.word	0x0800b3bc

08002dbc <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002dc0:	4b03      	ldr	r3, [pc, #12]	; (8002dd0 <I2C2_EV_IRQHandler+0x14>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4903      	ldr	r1, [pc, #12]	; (8002dd4 <I2C2_EV_IRQHandler+0x18>)
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7fe fff0 	bl	8001dac <dump_printf>
	while(1);
 8002dcc:	e7fe      	b.n	8002dcc <I2C2_EV_IRQHandler+0x10>
 8002dce:	bf00      	nop
 8002dd0:	2000001c 	.word	0x2000001c
 8002dd4:	0800b3c4 	.word	0x0800b3c4

08002dd8 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002ddc:	4b03      	ldr	r3, [pc, #12]	; (8002dec <I2C2_ER_IRQHandler+0x14>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4903      	ldr	r1, [pc, #12]	; (8002df0 <I2C2_ER_IRQHandler+0x18>)
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7fe ffe2 	bl	8001dac <dump_printf>
	while(1);
 8002de8:	e7fe      	b.n	8002de8 <I2C2_ER_IRQHandler+0x10>
 8002dea:	bf00      	nop
 8002dec:	2000001c 	.word	0x2000001c
 8002df0:	0800b3cc 	.word	0x0800b3cc

08002df4 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002df8:	4b03      	ldr	r3, [pc, #12]	; (8002e08 <SPI1_IRQHandler+0x14>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4903      	ldr	r1, [pc, #12]	; (8002e0c <SPI1_IRQHandler+0x18>)
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7fe ffd4 	bl	8001dac <dump_printf>
	while(1);
 8002e04:	e7fe      	b.n	8002e04 <SPI1_IRQHandler+0x10>
 8002e06:	bf00      	nop
 8002e08:	2000001c 	.word	0x2000001c
 8002e0c:	0800b3d4 	.word	0x0800b3d4

08002e10 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002e14:	4b03      	ldr	r3, [pc, #12]	; (8002e24 <SPI2_IRQHandler+0x14>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4903      	ldr	r1, [pc, #12]	; (8002e28 <SPI2_IRQHandler+0x18>)
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7fe ffc6 	bl	8001dac <dump_printf>
	while(1);
 8002e20:	e7fe      	b.n	8002e20 <SPI2_IRQHandler+0x10>
 8002e22:	bf00      	nop
 8002e24:	2000001c 	.word	0x2000001c
 8002e28:	0800b3dc 	.word	0x0800b3dc

08002e2c <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002e30:	4b03      	ldr	r3, [pc, #12]	; (8002e40 <RTC_Alarm_IRQHandler+0x14>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4903      	ldr	r1, [pc, #12]	; (8002e44 <RTC_Alarm_IRQHandler+0x18>)
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7fe ffb8 	bl	8001dac <dump_printf>
	while(1);
 8002e3c:	e7fe      	b.n	8002e3c <RTC_Alarm_IRQHandler+0x10>
 8002e3e:	bf00      	nop
 8002e40:	2000001c 	.word	0x2000001c
 8002e44:	0800b408 	.word	0x0800b408

08002e48 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002e4c:	4b03      	ldr	r3, [pc, #12]	; (8002e5c <USBWakeUp_IRQHandler+0x14>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4903      	ldr	r1, [pc, #12]	; (8002e60 <USBWakeUp_IRQHandler+0x18>)
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7fe ffaa 	bl	8001dac <dump_printf>
}
 8002e58:	bf00      	nop
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	2000001c 	.word	0x2000001c
 8002e60:	0800b414 	.word	0x0800b414

08002e64 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002e68:	4b15      	ldr	r3, [pc, #84]	; (8002ec0 <SystemInit+0x5c>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a14      	ldr	r2, [pc, #80]	; (8002ec0 <SystemInit+0x5c>)
 8002e6e:	f043 0301 	orr.w	r3, r3, #1
 8002e72:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002e74:	4b12      	ldr	r3, [pc, #72]	; (8002ec0 <SystemInit+0x5c>)
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	4911      	ldr	r1, [pc, #68]	; (8002ec0 <SystemInit+0x5c>)
 8002e7a:	4b12      	ldr	r3, [pc, #72]	; (8002ec4 <SystemInit+0x60>)
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002e80:	4b0f      	ldr	r3, [pc, #60]	; (8002ec0 <SystemInit+0x5c>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a0e      	ldr	r2, [pc, #56]	; (8002ec0 <SystemInit+0x5c>)
 8002e86:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e8e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002e90:	4b0b      	ldr	r3, [pc, #44]	; (8002ec0 <SystemInit+0x5c>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a0a      	ldr	r2, [pc, #40]	; (8002ec0 <SystemInit+0x5c>)
 8002e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e9a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002e9c:	4b08      	ldr	r3, [pc, #32]	; (8002ec0 <SystemInit+0x5c>)
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	4a07      	ldr	r2, [pc, #28]	; (8002ec0 <SystemInit+0x5c>)
 8002ea2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002ea6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002ea8:	4b05      	ldr	r3, [pc, #20]	; (8002ec0 <SystemInit+0x5c>)
 8002eaa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002eae:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002eb0:	4b05      	ldr	r3, [pc, #20]	; (8002ec8 <SystemInit+0x64>)
 8002eb2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002eb6:	609a      	str	r2, [r3, #8]
#endif 
}
 8002eb8:	bf00      	nop
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bc80      	pop	{r7}
 8002ebe:	4770      	bx	lr
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	f8ff0000 	.word	0xf8ff0000
 8002ec8:	e000ed00 	.word	0xe000ed00

08002ecc <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60bb      	str	r3, [r7, #8]
 8002eda:	2300      	movs	r3, #0
 8002edc:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002ede:	4b2f      	ldr	r3, [pc, #188]	; (8002f9c <SystemCoreClockUpdate+0xd0>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f003 030c 	and.w	r3, r3, #12
 8002ee6:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b08      	cmp	r3, #8
 8002eec:	d011      	beq.n	8002f12 <SystemCoreClockUpdate+0x46>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	d83a      	bhi.n	8002f6a <SystemCoreClockUpdate+0x9e>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d003      	beq.n	8002f02 <SystemCoreClockUpdate+0x36>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2b04      	cmp	r3, #4
 8002efe:	d004      	beq.n	8002f0a <SystemCoreClockUpdate+0x3e>
 8002f00:	e033      	b.n	8002f6a <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002f02:	4b27      	ldr	r3, [pc, #156]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f04:	4a27      	ldr	r2, [pc, #156]	; (8002fa4 <SystemCoreClockUpdate+0xd8>)
 8002f06:	601a      	str	r2, [r3, #0]
      break;
 8002f08:	e033      	b.n	8002f72 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002f0a:	4b25      	ldr	r3, [pc, #148]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f0c:	4a25      	ldr	r2, [pc, #148]	; (8002fa4 <SystemCoreClockUpdate+0xd8>)
 8002f0e:	601a      	str	r2, [r3, #0]
      break;
 8002f10:	e02f      	b.n	8002f72 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002f12:	4b22      	ldr	r3, [pc, #136]	; (8002f9c <SystemCoreClockUpdate+0xd0>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002f1a:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002f1c:	4b1f      	ldr	r3, [pc, #124]	; (8002f9c <SystemCoreClockUpdate+0xd0>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f24:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	0c9b      	lsrs	r3, r3, #18
 8002f2a:	3302      	adds	r3, #2
 8002f2c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d106      	bne.n	8002f42 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	4a1c      	ldr	r2, [pc, #112]	; (8002fa8 <SystemCoreClockUpdate+0xdc>)
 8002f38:	fb02 f303 	mul.w	r3, r2, r3
 8002f3c:	4a18      	ldr	r2, [pc, #96]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f3e:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002f40:	e017      	b.n	8002f72 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002f42:	4b16      	ldr	r3, [pc, #88]	; (8002f9c <SystemCoreClockUpdate+0xd0>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d006      	beq.n	8002f5c <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	4a15      	ldr	r2, [pc, #84]	; (8002fa8 <SystemCoreClockUpdate+0xdc>)
 8002f52:	fb02 f303 	mul.w	r3, r2, r3
 8002f56:	4a12      	ldr	r2, [pc, #72]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f58:	6013      	str	r3, [r2, #0]
      break;
 8002f5a:	e00a      	b.n	8002f72 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	4a11      	ldr	r2, [pc, #68]	; (8002fa4 <SystemCoreClockUpdate+0xd8>)
 8002f60:	fb02 f303 	mul.w	r3, r2, r3
 8002f64:	4a0e      	ldr	r2, [pc, #56]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f66:	6013      	str	r3, [r2, #0]
      break;
 8002f68:	e003      	b.n	8002f72 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002f6a:	4b0d      	ldr	r3, [pc, #52]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f6c:	4a0d      	ldr	r2, [pc, #52]	; (8002fa4 <SystemCoreClockUpdate+0xd8>)
 8002f6e:	601a      	str	r2, [r3, #0]
      break;
 8002f70:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002f72:	4b0a      	ldr	r3, [pc, #40]	; (8002f9c <SystemCoreClockUpdate+0xd0>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	091b      	lsrs	r3, r3, #4
 8002f78:	f003 030f 	and.w	r3, r3, #15
 8002f7c:	4a0b      	ldr	r2, [pc, #44]	; (8002fac <SystemCoreClockUpdate+0xe0>)
 8002f7e:	5cd3      	ldrb	r3, [r2, r3]
 8002f80:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002f82:	4b07      	ldr	r3, [pc, #28]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	fa22 f303 	lsr.w	r3, r2, r3
 8002f8c:	4a04      	ldr	r2, [pc, #16]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f8e:	6013      	str	r3, [r2, #0]
}
 8002f90:	bf00      	nop
 8002f92:	3714      	adds	r7, #20
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bc80      	pop	{r7}
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	20000020 	.word	0x20000020
 8002fa4:	007a1200 	.word	0x007a1200
 8002fa8:	003d0900 	.word	0x003d0900
 8002fac:	0800b438 	.word	0x0800b438

08002fb0 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	71fb      	strb	r3, [r7, #7]
 8002fba:	e007      	b.n	8002fcc <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002fbc:	79fb      	ldrb	r3, [r7, #7]
 8002fbe:	4a0b      	ldr	r2, [pc, #44]	; (8002fec <Systick_init+0x3c>)
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002fc6:	79fb      	ldrb	r3, [r7, #7]
 8002fc8:	3301      	adds	r3, #1
 8002fca:	71fb      	strb	r3, [r7, #7]
 8002fcc:	79fb      	ldrb	r3, [r7, #7]
 8002fce:	2b0f      	cmp	r3, #15
 8002fd0:	d9f4      	bls.n	8002fbc <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8002fda:	f000 f998 	bl	800330e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002fde:	4b04      	ldr	r3, [pc, #16]	; (8002ff0 <Systick_init+0x40>)
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	601a      	str	r2, [r3, #0]
}
 8002fe4:	bf00      	nop
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	20000ea8 	.word	0x20000ea8
 8002ff0:	20000ee8 	.word	0x20000ee8

08002ff4 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002ffa:	f000 f895 	bl	8003128 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002ffe:	f000 f9bc 	bl	800337a <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8003002:	4b0f      	ldr	r3, [pc, #60]	; (8003040 <SysTick_Handler+0x4c>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <SysTick_Handler+0x1a>
		Systick_init();
 800300a:	f7ff ffd1 	bl	8002fb0 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800300e:	2300      	movs	r3, #0
 8003010:	71fb      	strb	r3, [r7, #7]
 8003012:	e00d      	b.n	8003030 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8003014:	79fb      	ldrb	r3, [r7, #7]
 8003016:	4a0b      	ldr	r2, [pc, #44]	; (8003044 <SysTick_Handler+0x50>)
 8003018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d004      	beq.n	800302a <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8003020:	79fb      	ldrb	r3, [r7, #7]
 8003022:	4a08      	ldr	r2, [pc, #32]	; (8003044 <SysTick_Handler+0x50>)
 8003024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003028:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800302a:	79fb      	ldrb	r3, [r7, #7]
 800302c:	3301      	adds	r3, #1
 800302e:	71fb      	strb	r3, [r7, #7]
 8003030:	79fb      	ldrb	r3, [r7, #7]
 8003032:	2b0f      	cmp	r3, #15
 8003034:	d9ee      	bls.n	8003014 <SysTick_Handler+0x20>
	}
}
 8003036:	bf00      	nop
 8003038:	bf00      	nop
 800303a:	3708      	adds	r7, #8
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	20000ee8 	.word	0x20000ee8
 8003044:	20000ea8 	.word	0x20000ea8

08003048 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8003050:	4b10      	ldr	r3, [pc, #64]	; (8003094 <Systick_add_callback_function+0x4c>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d101      	bne.n	800305c <Systick_add_callback_function+0x14>
		Systick_init();
 8003058:	f7ff ffaa 	bl	8002fb0 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800305c:	2300      	movs	r3, #0
 800305e:	73fb      	strb	r3, [r7, #15]
 8003060:	e00f      	b.n	8003082 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8003062:	7bfb      	ldrb	r3, [r7, #15]
 8003064:	4a0c      	ldr	r2, [pc, #48]	; (8003098 <Systick_add_callback_function+0x50>)
 8003066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d106      	bne.n	800307c <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 800306e:	7bfb      	ldrb	r3, [r7, #15]
 8003070:	4909      	ldr	r1, [pc, #36]	; (8003098 <Systick_add_callback_function+0x50>)
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8003078:	2301      	movs	r3, #1
 800307a:	e006      	b.n	800308a <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	3301      	adds	r3, #1
 8003080:	73fb      	strb	r3, [r7, #15]
 8003082:	7bfb      	ldrb	r3, [r7, #15]
 8003084:	2b0f      	cmp	r3, #15
 8003086:	d9ec      	bls.n	8003062 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8003088:	2300      	movs	r3, #0

}
 800308a:	4618      	mov	r0, r3
 800308c:	3710      	adds	r7, #16
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20000ee8 	.word	0x20000ee8
 8003098:	20000ea8 	.word	0x20000ea8

0800309c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030a0:	4b08      	ldr	r3, [pc, #32]	; (80030c4 <HAL_Init+0x28>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a07      	ldr	r2, [pc, #28]	; (80030c4 <HAL_Init+0x28>)
 80030a6:	f043 0310 	orr.w	r3, r3, #16
 80030aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030ac:	2003      	movs	r0, #3
 80030ae:	f000 f923 	bl	80032f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030b2:	200f      	movs	r0, #15
 80030b4:	f000 f808 	bl	80030c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030b8:	f7fe fcb6 	bl	8001a28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	40022000 	.word	0x40022000

080030c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030d0:	4b12      	ldr	r3, [pc, #72]	; (800311c <HAL_InitTick+0x54>)
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	4b12      	ldr	r3, [pc, #72]	; (8003120 <HAL_InitTick+0x58>)
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	4619      	mov	r1, r3
 80030da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030de:	fbb3 f3f1 	udiv	r3, r3, r1
 80030e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 f93b 	bl	8003362 <HAL_SYSTICK_Config>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e00e      	b.n	8003114 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2b0f      	cmp	r3, #15
 80030fa:	d80a      	bhi.n	8003112 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030fc:	2200      	movs	r2, #0
 80030fe:	6879      	ldr	r1, [r7, #4]
 8003100:	f04f 30ff 	mov.w	r0, #4294967295
 8003104:	f000 f903 	bl	800330e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003108:	4a06      	ldr	r2, [pc, #24]	; (8003124 <HAL_InitTick+0x5c>)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800310e:	2300      	movs	r3, #0
 8003110:	e000      	b.n	8003114 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
}
 8003114:	4618      	mov	r0, r3
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	20000020 	.word	0x20000020
 8003120:	20000028 	.word	0x20000028
 8003124:	20000024 	.word	0x20000024

08003128 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800312c:	4b05      	ldr	r3, [pc, #20]	; (8003144 <HAL_IncTick+0x1c>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	461a      	mov	r2, r3
 8003132:	4b05      	ldr	r3, [pc, #20]	; (8003148 <HAL_IncTick+0x20>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4413      	add	r3, r2
 8003138:	4a03      	ldr	r2, [pc, #12]	; (8003148 <HAL_IncTick+0x20>)
 800313a:	6013      	str	r3, [r2, #0]
}
 800313c:	bf00      	nop
 800313e:	46bd      	mov	sp, r7
 8003140:	bc80      	pop	{r7}
 8003142:	4770      	bx	lr
 8003144:	20000028 	.word	0x20000028
 8003148:	20000fc0 	.word	0x20000fc0

0800314c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  return uwTick;
 8003150:	4b02      	ldr	r3, [pc, #8]	; (800315c <HAL_GetTick+0x10>)
 8003152:	681b      	ldr	r3, [r3, #0]
}
 8003154:	4618      	mov	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	bc80      	pop	{r7}
 800315a:	4770      	bx	lr
 800315c:	20000fc0 	.word	0x20000fc0

08003160 <__NVIC_SetPriorityGrouping>:
{
 8003160:	b480      	push	{r7}
 8003162:	b085      	sub	sp, #20
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f003 0307 	and.w	r3, r3, #7
 800316e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003170:	4b0c      	ldr	r3, [pc, #48]	; (80031a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003176:	68ba      	ldr	r2, [r7, #8]
 8003178:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800317c:	4013      	ands	r3, r2
 800317e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003188:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800318c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003190:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003192:	4a04      	ldr	r2, [pc, #16]	; (80031a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	60d3      	str	r3, [r2, #12]
}
 8003198:	bf00      	nop
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	bc80      	pop	{r7}
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	e000ed00 	.word	0xe000ed00

080031a8 <__NVIC_GetPriorityGrouping>:
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031ac:	4b04      	ldr	r3, [pc, #16]	; (80031c0 <__NVIC_GetPriorityGrouping+0x18>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	0a1b      	lsrs	r3, r3, #8
 80031b2:	f003 0307 	and.w	r3, r3, #7
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bc80      	pop	{r7}
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	e000ed00 	.word	0xe000ed00

080031c4 <__NVIC_EnableIRQ>:
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	4603      	mov	r3, r0
 80031cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	db0b      	blt.n	80031ee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031d6:	79fb      	ldrb	r3, [r7, #7]
 80031d8:	f003 021f 	and.w	r2, r3, #31
 80031dc:	4906      	ldr	r1, [pc, #24]	; (80031f8 <__NVIC_EnableIRQ+0x34>)
 80031de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e2:	095b      	lsrs	r3, r3, #5
 80031e4:	2001      	movs	r0, #1
 80031e6:	fa00 f202 	lsl.w	r2, r0, r2
 80031ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc80      	pop	{r7}
 80031f6:	4770      	bx	lr
 80031f8:	e000e100 	.word	0xe000e100

080031fc <__NVIC_SetPriority>:
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	4603      	mov	r3, r0
 8003204:	6039      	str	r1, [r7, #0]
 8003206:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003208:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320c:	2b00      	cmp	r3, #0
 800320e:	db0a      	blt.n	8003226 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	b2da      	uxtb	r2, r3
 8003214:	490c      	ldr	r1, [pc, #48]	; (8003248 <__NVIC_SetPriority+0x4c>)
 8003216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321a:	0112      	lsls	r2, r2, #4
 800321c:	b2d2      	uxtb	r2, r2
 800321e:	440b      	add	r3, r1
 8003220:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003224:	e00a      	b.n	800323c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	b2da      	uxtb	r2, r3
 800322a:	4908      	ldr	r1, [pc, #32]	; (800324c <__NVIC_SetPriority+0x50>)
 800322c:	79fb      	ldrb	r3, [r7, #7]
 800322e:	f003 030f 	and.w	r3, r3, #15
 8003232:	3b04      	subs	r3, #4
 8003234:	0112      	lsls	r2, r2, #4
 8003236:	b2d2      	uxtb	r2, r2
 8003238:	440b      	add	r3, r1
 800323a:	761a      	strb	r2, [r3, #24]
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	bc80      	pop	{r7}
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	e000e100 	.word	0xe000e100
 800324c:	e000ed00 	.word	0xe000ed00

08003250 <NVIC_EncodePriority>:
{
 8003250:	b480      	push	{r7}
 8003252:	b089      	sub	sp, #36	; 0x24
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	f1c3 0307 	rsb	r3, r3, #7
 800326a:	2b04      	cmp	r3, #4
 800326c:	bf28      	it	cs
 800326e:	2304      	movcs	r3, #4
 8003270:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	3304      	adds	r3, #4
 8003276:	2b06      	cmp	r3, #6
 8003278:	d902      	bls.n	8003280 <NVIC_EncodePriority+0x30>
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	3b03      	subs	r3, #3
 800327e:	e000      	b.n	8003282 <NVIC_EncodePriority+0x32>
 8003280:	2300      	movs	r3, #0
 8003282:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003284:	f04f 32ff 	mov.w	r2, #4294967295
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	43da      	mvns	r2, r3
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	401a      	ands	r2, r3
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003298:	f04f 31ff 	mov.w	r1, #4294967295
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	fa01 f303 	lsl.w	r3, r1, r3
 80032a2:	43d9      	mvns	r1, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a8:	4313      	orrs	r3, r2
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3724      	adds	r7, #36	; 0x24
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr

080032b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	3b01      	subs	r3, #1
 80032c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032c4:	d301      	bcc.n	80032ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032c6:	2301      	movs	r3, #1
 80032c8:	e00f      	b.n	80032ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ca:	4a0a      	ldr	r2, [pc, #40]	; (80032f4 <SysTick_Config+0x40>)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	3b01      	subs	r3, #1
 80032d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032d2:	210f      	movs	r1, #15
 80032d4:	f04f 30ff 	mov.w	r0, #4294967295
 80032d8:	f7ff ff90 	bl	80031fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032dc:	4b05      	ldr	r3, [pc, #20]	; (80032f4 <SysTick_Config+0x40>)
 80032de:	2200      	movs	r2, #0
 80032e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032e2:	4b04      	ldr	r3, [pc, #16]	; (80032f4 <SysTick_Config+0x40>)
 80032e4:	2207      	movs	r2, #7
 80032e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3708      	adds	r7, #8
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	e000e010 	.word	0xe000e010

080032f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f7ff ff2d 	bl	8003160 <__NVIC_SetPriorityGrouping>
}
 8003306:	bf00      	nop
 8003308:	3708      	adds	r7, #8
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800330e:	b580      	push	{r7, lr}
 8003310:	b086      	sub	sp, #24
 8003312:	af00      	add	r7, sp, #0
 8003314:	4603      	mov	r3, r0
 8003316:	60b9      	str	r1, [r7, #8]
 8003318:	607a      	str	r2, [r7, #4]
 800331a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800331c:	2300      	movs	r3, #0
 800331e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003320:	f7ff ff42 	bl	80031a8 <__NVIC_GetPriorityGrouping>
 8003324:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	68b9      	ldr	r1, [r7, #8]
 800332a:	6978      	ldr	r0, [r7, #20]
 800332c:	f7ff ff90 	bl	8003250 <NVIC_EncodePriority>
 8003330:	4602      	mov	r2, r0
 8003332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003336:	4611      	mov	r1, r2
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff ff5f 	bl	80031fc <__NVIC_SetPriority>
}
 800333e:	bf00      	nop
 8003340:	3718      	adds	r7, #24
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003346:	b580      	push	{r7, lr}
 8003348:	b082      	sub	sp, #8
 800334a:	af00      	add	r7, sp, #0
 800334c:	4603      	mov	r3, r0
 800334e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff ff35 	bl	80031c4 <__NVIC_EnableIRQ>
}
 800335a:	bf00      	nop
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b082      	sub	sp, #8
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7ff ffa2 	bl	80032b4 <SysTick_Config>
 8003370:	4603      	mov	r3, r0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800337a:	b580      	push	{r7, lr}
 800337c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800337e:	f000 f802 	bl	8003386 <HAL_SYSTICK_Callback>
}
 8003382:	bf00      	nop
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003386:	b480      	push	{r7}
 8003388:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800338a:	bf00      	nop
 800338c:	46bd      	mov	sp, r7
 800338e:	bc80      	pop	{r7}
 8003390:	4770      	bx	lr
	...

08003394 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800339c:	2300      	movs	r3, #0
 800339e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d005      	beq.n	80033b6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2204      	movs	r2, #4
 80033ae:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	73fb      	strb	r3, [r7, #15]
 80033b4:	e051      	b.n	800345a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 020e 	bic.w	r2, r2, #14
 80033c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0201 	bic.w	r2, r2, #1
 80033d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a22      	ldr	r2, [pc, #136]	; (8003464 <HAL_DMA_Abort_IT+0xd0>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d029      	beq.n	8003434 <HAL_DMA_Abort_IT+0xa0>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a20      	ldr	r2, [pc, #128]	; (8003468 <HAL_DMA_Abort_IT+0xd4>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d022      	beq.n	8003430 <HAL_DMA_Abort_IT+0x9c>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a1f      	ldr	r2, [pc, #124]	; (800346c <HAL_DMA_Abort_IT+0xd8>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d01a      	beq.n	800342a <HAL_DMA_Abort_IT+0x96>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a1d      	ldr	r2, [pc, #116]	; (8003470 <HAL_DMA_Abort_IT+0xdc>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d012      	beq.n	8003424 <HAL_DMA_Abort_IT+0x90>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a1c      	ldr	r2, [pc, #112]	; (8003474 <HAL_DMA_Abort_IT+0xe0>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d00a      	beq.n	800341e <HAL_DMA_Abort_IT+0x8a>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a1a      	ldr	r2, [pc, #104]	; (8003478 <HAL_DMA_Abort_IT+0xe4>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d102      	bne.n	8003418 <HAL_DMA_Abort_IT+0x84>
 8003412:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003416:	e00e      	b.n	8003436 <HAL_DMA_Abort_IT+0xa2>
 8003418:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800341c:	e00b      	b.n	8003436 <HAL_DMA_Abort_IT+0xa2>
 800341e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003422:	e008      	b.n	8003436 <HAL_DMA_Abort_IT+0xa2>
 8003424:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003428:	e005      	b.n	8003436 <HAL_DMA_Abort_IT+0xa2>
 800342a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800342e:	e002      	b.n	8003436 <HAL_DMA_Abort_IT+0xa2>
 8003430:	2310      	movs	r3, #16
 8003432:	e000      	b.n	8003436 <HAL_DMA_Abort_IT+0xa2>
 8003434:	2301      	movs	r3, #1
 8003436:	4a11      	ldr	r2, [pc, #68]	; (800347c <HAL_DMA_Abort_IT+0xe8>)
 8003438:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2201      	movs	r2, #1
 800343e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800344e:	2b00      	cmp	r3, #0
 8003450:	d003      	beq.n	800345a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	4798      	blx	r3
    } 
  }
  return status;
 800345a:	7bfb      	ldrb	r3, [r7, #15]
}
 800345c:	4618      	mov	r0, r3
 800345e:	3710      	adds	r7, #16
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}
 8003464:	40020008 	.word	0x40020008
 8003468:	4002001c 	.word	0x4002001c
 800346c:	40020030 	.word	0x40020030
 8003470:	40020044 	.word	0x40020044
 8003474:	40020058 	.word	0x40020058
 8003478:	4002006c 	.word	0x4002006c
 800347c:	40020000 	.word	0x40020000

08003480 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349c:	2204      	movs	r2, #4
 800349e:	409a      	lsls	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	4013      	ands	r3, r2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d04f      	beq.n	8003548 <HAL_DMA_IRQHandler+0xc8>
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	f003 0304 	and.w	r3, r3, #4
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d04a      	beq.n	8003548 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0320 	and.w	r3, r3, #32
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d107      	bne.n	80034d0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 0204 	bic.w	r2, r2, #4
 80034ce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a66      	ldr	r2, [pc, #408]	; (8003670 <HAL_DMA_IRQHandler+0x1f0>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d029      	beq.n	800352e <HAL_DMA_IRQHandler+0xae>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a65      	ldr	r2, [pc, #404]	; (8003674 <HAL_DMA_IRQHandler+0x1f4>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d022      	beq.n	800352a <HAL_DMA_IRQHandler+0xaa>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a63      	ldr	r2, [pc, #396]	; (8003678 <HAL_DMA_IRQHandler+0x1f8>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d01a      	beq.n	8003524 <HAL_DMA_IRQHandler+0xa4>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a62      	ldr	r2, [pc, #392]	; (800367c <HAL_DMA_IRQHandler+0x1fc>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d012      	beq.n	800351e <HAL_DMA_IRQHandler+0x9e>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a60      	ldr	r2, [pc, #384]	; (8003680 <HAL_DMA_IRQHandler+0x200>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d00a      	beq.n	8003518 <HAL_DMA_IRQHandler+0x98>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a5f      	ldr	r2, [pc, #380]	; (8003684 <HAL_DMA_IRQHandler+0x204>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d102      	bne.n	8003512 <HAL_DMA_IRQHandler+0x92>
 800350c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003510:	e00e      	b.n	8003530 <HAL_DMA_IRQHandler+0xb0>
 8003512:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003516:	e00b      	b.n	8003530 <HAL_DMA_IRQHandler+0xb0>
 8003518:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800351c:	e008      	b.n	8003530 <HAL_DMA_IRQHandler+0xb0>
 800351e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003522:	e005      	b.n	8003530 <HAL_DMA_IRQHandler+0xb0>
 8003524:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003528:	e002      	b.n	8003530 <HAL_DMA_IRQHandler+0xb0>
 800352a:	2340      	movs	r3, #64	; 0x40
 800352c:	e000      	b.n	8003530 <HAL_DMA_IRQHandler+0xb0>
 800352e:	2304      	movs	r3, #4
 8003530:	4a55      	ldr	r2, [pc, #340]	; (8003688 <HAL_DMA_IRQHandler+0x208>)
 8003532:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003538:	2b00      	cmp	r3, #0
 800353a:	f000 8094 	beq.w	8003666 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003546:	e08e      	b.n	8003666 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354c:	2202      	movs	r2, #2
 800354e:	409a      	lsls	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	4013      	ands	r3, r2
 8003554:	2b00      	cmp	r3, #0
 8003556:	d056      	beq.n	8003606 <HAL_DMA_IRQHandler+0x186>
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	f003 0302 	and.w	r3, r3, #2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d051      	beq.n	8003606 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0320 	and.w	r3, r3, #32
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10b      	bne.n	8003588 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f022 020a 	bic.w	r2, r2, #10
 800357e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a38      	ldr	r2, [pc, #224]	; (8003670 <HAL_DMA_IRQHandler+0x1f0>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d029      	beq.n	80035e6 <HAL_DMA_IRQHandler+0x166>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a37      	ldr	r2, [pc, #220]	; (8003674 <HAL_DMA_IRQHandler+0x1f4>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d022      	beq.n	80035e2 <HAL_DMA_IRQHandler+0x162>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a35      	ldr	r2, [pc, #212]	; (8003678 <HAL_DMA_IRQHandler+0x1f8>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d01a      	beq.n	80035dc <HAL_DMA_IRQHandler+0x15c>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a34      	ldr	r2, [pc, #208]	; (800367c <HAL_DMA_IRQHandler+0x1fc>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d012      	beq.n	80035d6 <HAL_DMA_IRQHandler+0x156>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a32      	ldr	r2, [pc, #200]	; (8003680 <HAL_DMA_IRQHandler+0x200>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d00a      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x150>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a31      	ldr	r2, [pc, #196]	; (8003684 <HAL_DMA_IRQHandler+0x204>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d102      	bne.n	80035ca <HAL_DMA_IRQHandler+0x14a>
 80035c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80035c8:	e00e      	b.n	80035e8 <HAL_DMA_IRQHandler+0x168>
 80035ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035ce:	e00b      	b.n	80035e8 <HAL_DMA_IRQHandler+0x168>
 80035d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035d4:	e008      	b.n	80035e8 <HAL_DMA_IRQHandler+0x168>
 80035d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80035da:	e005      	b.n	80035e8 <HAL_DMA_IRQHandler+0x168>
 80035dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035e0:	e002      	b.n	80035e8 <HAL_DMA_IRQHandler+0x168>
 80035e2:	2320      	movs	r3, #32
 80035e4:	e000      	b.n	80035e8 <HAL_DMA_IRQHandler+0x168>
 80035e6:	2302      	movs	r3, #2
 80035e8:	4a27      	ldr	r2, [pc, #156]	; (8003688 <HAL_DMA_IRQHandler+0x208>)
 80035ea:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d034      	beq.n	8003666 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003604:	e02f      	b.n	8003666 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360a:	2208      	movs	r2, #8
 800360c:	409a      	lsls	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	4013      	ands	r3, r2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d028      	beq.n	8003668 <HAL_DMA_IRQHandler+0x1e8>
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	f003 0308 	and.w	r3, r3, #8
 800361c:	2b00      	cmp	r3, #0
 800361e:	d023      	beq.n	8003668 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 020e 	bic.w	r2, r2, #14
 800362e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003638:	2101      	movs	r1, #1
 800363a:	fa01 f202 	lsl.w	r2, r1, r2
 800363e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2201      	movs	r2, #1
 800364a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365a:	2b00      	cmp	r3, #0
 800365c:	d004      	beq.n	8003668 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	4798      	blx	r3
    }
  }
  return;
 8003666:	bf00      	nop
 8003668:	bf00      	nop
}
 800366a:	3710      	adds	r7, #16
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	40020008 	.word	0x40020008
 8003674:	4002001c 	.word	0x4002001c
 8003678:	40020030 	.word	0x40020030
 800367c:	40020044 	.word	0x40020044
 8003680:	40020058 	.word	0x40020058
 8003684:	4002006c 	.word	0x4002006c
 8003688:	40020000 	.word	0x40020000

0800368c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800368c:	b480      	push	{r7}
 800368e:	b08b      	sub	sp, #44	; 0x2c
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003696:	2300      	movs	r3, #0
 8003698:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800369a:	2300      	movs	r3, #0
 800369c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800369e:	e169      	b.n	8003974 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80036a0:	2201      	movs	r2, #1
 80036a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	69fa      	ldr	r2, [r7, #28]
 80036b0:	4013      	ands	r3, r2
 80036b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	f040 8158 	bne.w	800396e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	4a9a      	ldr	r2, [pc, #616]	; (800392c <HAL_GPIO_Init+0x2a0>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d05e      	beq.n	8003786 <HAL_GPIO_Init+0xfa>
 80036c8:	4a98      	ldr	r2, [pc, #608]	; (800392c <HAL_GPIO_Init+0x2a0>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d875      	bhi.n	80037ba <HAL_GPIO_Init+0x12e>
 80036ce:	4a98      	ldr	r2, [pc, #608]	; (8003930 <HAL_GPIO_Init+0x2a4>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d058      	beq.n	8003786 <HAL_GPIO_Init+0xfa>
 80036d4:	4a96      	ldr	r2, [pc, #600]	; (8003930 <HAL_GPIO_Init+0x2a4>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d86f      	bhi.n	80037ba <HAL_GPIO_Init+0x12e>
 80036da:	4a96      	ldr	r2, [pc, #600]	; (8003934 <HAL_GPIO_Init+0x2a8>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d052      	beq.n	8003786 <HAL_GPIO_Init+0xfa>
 80036e0:	4a94      	ldr	r2, [pc, #592]	; (8003934 <HAL_GPIO_Init+0x2a8>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d869      	bhi.n	80037ba <HAL_GPIO_Init+0x12e>
 80036e6:	4a94      	ldr	r2, [pc, #592]	; (8003938 <HAL_GPIO_Init+0x2ac>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d04c      	beq.n	8003786 <HAL_GPIO_Init+0xfa>
 80036ec:	4a92      	ldr	r2, [pc, #584]	; (8003938 <HAL_GPIO_Init+0x2ac>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d863      	bhi.n	80037ba <HAL_GPIO_Init+0x12e>
 80036f2:	4a92      	ldr	r2, [pc, #584]	; (800393c <HAL_GPIO_Init+0x2b0>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d046      	beq.n	8003786 <HAL_GPIO_Init+0xfa>
 80036f8:	4a90      	ldr	r2, [pc, #576]	; (800393c <HAL_GPIO_Init+0x2b0>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d85d      	bhi.n	80037ba <HAL_GPIO_Init+0x12e>
 80036fe:	2b12      	cmp	r3, #18
 8003700:	d82a      	bhi.n	8003758 <HAL_GPIO_Init+0xcc>
 8003702:	2b12      	cmp	r3, #18
 8003704:	d859      	bhi.n	80037ba <HAL_GPIO_Init+0x12e>
 8003706:	a201      	add	r2, pc, #4	; (adr r2, 800370c <HAL_GPIO_Init+0x80>)
 8003708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800370c:	08003787 	.word	0x08003787
 8003710:	08003761 	.word	0x08003761
 8003714:	08003773 	.word	0x08003773
 8003718:	080037b5 	.word	0x080037b5
 800371c:	080037bb 	.word	0x080037bb
 8003720:	080037bb 	.word	0x080037bb
 8003724:	080037bb 	.word	0x080037bb
 8003728:	080037bb 	.word	0x080037bb
 800372c:	080037bb 	.word	0x080037bb
 8003730:	080037bb 	.word	0x080037bb
 8003734:	080037bb 	.word	0x080037bb
 8003738:	080037bb 	.word	0x080037bb
 800373c:	080037bb 	.word	0x080037bb
 8003740:	080037bb 	.word	0x080037bb
 8003744:	080037bb 	.word	0x080037bb
 8003748:	080037bb 	.word	0x080037bb
 800374c:	080037bb 	.word	0x080037bb
 8003750:	08003769 	.word	0x08003769
 8003754:	0800377d 	.word	0x0800377d
 8003758:	4a79      	ldr	r2, [pc, #484]	; (8003940 <HAL_GPIO_Init+0x2b4>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d013      	beq.n	8003786 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800375e:	e02c      	b.n	80037ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	623b      	str	r3, [r7, #32]
          break;
 8003766:	e029      	b.n	80037bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	3304      	adds	r3, #4
 800376e:	623b      	str	r3, [r7, #32]
          break;
 8003770:	e024      	b.n	80037bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	3308      	adds	r3, #8
 8003778:	623b      	str	r3, [r7, #32]
          break;
 800377a:	e01f      	b.n	80037bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	330c      	adds	r3, #12
 8003782:	623b      	str	r3, [r7, #32]
          break;
 8003784:	e01a      	b.n	80037bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d102      	bne.n	8003794 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800378e:	2304      	movs	r3, #4
 8003790:	623b      	str	r3, [r7, #32]
          break;
 8003792:	e013      	b.n	80037bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d105      	bne.n	80037a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800379c:	2308      	movs	r3, #8
 800379e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	69fa      	ldr	r2, [r7, #28]
 80037a4:	611a      	str	r2, [r3, #16]
          break;
 80037a6:	e009      	b.n	80037bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80037a8:	2308      	movs	r3, #8
 80037aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	69fa      	ldr	r2, [r7, #28]
 80037b0:	615a      	str	r2, [r3, #20]
          break;
 80037b2:	e003      	b.n	80037bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80037b4:	2300      	movs	r3, #0
 80037b6:	623b      	str	r3, [r7, #32]
          break;
 80037b8:	e000      	b.n	80037bc <HAL_GPIO_Init+0x130>
          break;
 80037ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	2bff      	cmp	r3, #255	; 0xff
 80037c0:	d801      	bhi.n	80037c6 <HAL_GPIO_Init+0x13a>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	e001      	b.n	80037ca <HAL_GPIO_Init+0x13e>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	3304      	adds	r3, #4
 80037ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	2bff      	cmp	r3, #255	; 0xff
 80037d0:	d802      	bhi.n	80037d8 <HAL_GPIO_Init+0x14c>
 80037d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	e002      	b.n	80037de <HAL_GPIO_Init+0x152>
 80037d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037da:	3b08      	subs	r3, #8
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	210f      	movs	r1, #15
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	fa01 f303 	lsl.w	r3, r1, r3
 80037ec:	43db      	mvns	r3, r3
 80037ee:	401a      	ands	r2, r3
 80037f0:	6a39      	ldr	r1, [r7, #32]
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	fa01 f303 	lsl.w	r3, r1, r3
 80037f8:	431a      	orrs	r2, r3
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 80b1 	beq.w	800396e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800380c:	4b4d      	ldr	r3, [pc, #308]	; (8003944 <HAL_GPIO_Init+0x2b8>)
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	4a4c      	ldr	r2, [pc, #304]	; (8003944 <HAL_GPIO_Init+0x2b8>)
 8003812:	f043 0301 	orr.w	r3, r3, #1
 8003816:	6193      	str	r3, [r2, #24]
 8003818:	4b4a      	ldr	r3, [pc, #296]	; (8003944 <HAL_GPIO_Init+0x2b8>)
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	60bb      	str	r3, [r7, #8]
 8003822:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003824:	4a48      	ldr	r2, [pc, #288]	; (8003948 <HAL_GPIO_Init+0x2bc>)
 8003826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003828:	089b      	lsrs	r3, r3, #2
 800382a:	3302      	adds	r3, #2
 800382c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003830:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003834:	f003 0303 	and.w	r3, r3, #3
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	220f      	movs	r2, #15
 800383c:	fa02 f303 	lsl.w	r3, r2, r3
 8003840:	43db      	mvns	r3, r3
 8003842:	68fa      	ldr	r2, [r7, #12]
 8003844:	4013      	ands	r3, r2
 8003846:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a40      	ldr	r2, [pc, #256]	; (800394c <HAL_GPIO_Init+0x2c0>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d013      	beq.n	8003878 <HAL_GPIO_Init+0x1ec>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a3f      	ldr	r2, [pc, #252]	; (8003950 <HAL_GPIO_Init+0x2c4>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d00d      	beq.n	8003874 <HAL_GPIO_Init+0x1e8>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a3e      	ldr	r2, [pc, #248]	; (8003954 <HAL_GPIO_Init+0x2c8>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d007      	beq.n	8003870 <HAL_GPIO_Init+0x1e4>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a3d      	ldr	r2, [pc, #244]	; (8003958 <HAL_GPIO_Init+0x2cc>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d101      	bne.n	800386c <HAL_GPIO_Init+0x1e0>
 8003868:	2303      	movs	r3, #3
 800386a:	e006      	b.n	800387a <HAL_GPIO_Init+0x1ee>
 800386c:	2304      	movs	r3, #4
 800386e:	e004      	b.n	800387a <HAL_GPIO_Init+0x1ee>
 8003870:	2302      	movs	r3, #2
 8003872:	e002      	b.n	800387a <HAL_GPIO_Init+0x1ee>
 8003874:	2301      	movs	r3, #1
 8003876:	e000      	b.n	800387a <HAL_GPIO_Init+0x1ee>
 8003878:	2300      	movs	r3, #0
 800387a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800387c:	f002 0203 	and.w	r2, r2, #3
 8003880:	0092      	lsls	r2, r2, #2
 8003882:	4093      	lsls	r3, r2
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	4313      	orrs	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800388a:	492f      	ldr	r1, [pc, #188]	; (8003948 <HAL_GPIO_Init+0x2bc>)
 800388c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388e:	089b      	lsrs	r3, r3, #2
 8003890:	3302      	adds	r3, #2
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d006      	beq.n	80038b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80038a4:	4b2d      	ldr	r3, [pc, #180]	; (800395c <HAL_GPIO_Init+0x2d0>)
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	492c      	ldr	r1, [pc, #176]	; (800395c <HAL_GPIO_Init+0x2d0>)
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	600b      	str	r3, [r1, #0]
 80038b0:	e006      	b.n	80038c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80038b2:	4b2a      	ldr	r3, [pc, #168]	; (800395c <HAL_GPIO_Init+0x2d0>)
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	43db      	mvns	r3, r3
 80038ba:	4928      	ldr	r1, [pc, #160]	; (800395c <HAL_GPIO_Init+0x2d0>)
 80038bc:	4013      	ands	r3, r2
 80038be:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d006      	beq.n	80038da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80038cc:	4b23      	ldr	r3, [pc, #140]	; (800395c <HAL_GPIO_Init+0x2d0>)
 80038ce:	685a      	ldr	r2, [r3, #4]
 80038d0:	4922      	ldr	r1, [pc, #136]	; (800395c <HAL_GPIO_Init+0x2d0>)
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	604b      	str	r3, [r1, #4]
 80038d8:	e006      	b.n	80038e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80038da:	4b20      	ldr	r3, [pc, #128]	; (800395c <HAL_GPIO_Init+0x2d0>)
 80038dc:	685a      	ldr	r2, [r3, #4]
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	43db      	mvns	r3, r3
 80038e2:	491e      	ldr	r1, [pc, #120]	; (800395c <HAL_GPIO_Init+0x2d0>)
 80038e4:	4013      	ands	r3, r2
 80038e6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d006      	beq.n	8003902 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80038f4:	4b19      	ldr	r3, [pc, #100]	; (800395c <HAL_GPIO_Init+0x2d0>)
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	4918      	ldr	r1, [pc, #96]	; (800395c <HAL_GPIO_Init+0x2d0>)
 80038fa:	69bb      	ldr	r3, [r7, #24]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	608b      	str	r3, [r1, #8]
 8003900:	e006      	b.n	8003910 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003902:	4b16      	ldr	r3, [pc, #88]	; (800395c <HAL_GPIO_Init+0x2d0>)
 8003904:	689a      	ldr	r2, [r3, #8]
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	43db      	mvns	r3, r3
 800390a:	4914      	ldr	r1, [pc, #80]	; (800395c <HAL_GPIO_Init+0x2d0>)
 800390c:	4013      	ands	r3, r2
 800390e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d021      	beq.n	8003960 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800391c:	4b0f      	ldr	r3, [pc, #60]	; (800395c <HAL_GPIO_Init+0x2d0>)
 800391e:	68da      	ldr	r2, [r3, #12]
 8003920:	490e      	ldr	r1, [pc, #56]	; (800395c <HAL_GPIO_Init+0x2d0>)
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	4313      	orrs	r3, r2
 8003926:	60cb      	str	r3, [r1, #12]
 8003928:	e021      	b.n	800396e <HAL_GPIO_Init+0x2e2>
 800392a:	bf00      	nop
 800392c:	10320000 	.word	0x10320000
 8003930:	10310000 	.word	0x10310000
 8003934:	10220000 	.word	0x10220000
 8003938:	10210000 	.word	0x10210000
 800393c:	10120000 	.word	0x10120000
 8003940:	10110000 	.word	0x10110000
 8003944:	40021000 	.word	0x40021000
 8003948:	40010000 	.word	0x40010000
 800394c:	40010800 	.word	0x40010800
 8003950:	40010c00 	.word	0x40010c00
 8003954:	40011000 	.word	0x40011000
 8003958:	40011400 	.word	0x40011400
 800395c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003960:	4b0b      	ldr	r3, [pc, #44]	; (8003990 <HAL_GPIO_Init+0x304>)
 8003962:	68da      	ldr	r2, [r3, #12]
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	43db      	mvns	r3, r3
 8003968:	4909      	ldr	r1, [pc, #36]	; (8003990 <HAL_GPIO_Init+0x304>)
 800396a:	4013      	ands	r3, r2
 800396c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800396e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003970:	3301      	adds	r3, #1
 8003972:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397a:	fa22 f303 	lsr.w	r3, r2, r3
 800397e:	2b00      	cmp	r3, #0
 8003980:	f47f ae8e 	bne.w	80036a0 <HAL_GPIO_Init+0x14>
  }
}
 8003984:	bf00      	nop
 8003986:	bf00      	nop
 8003988:	372c      	adds	r7, #44	; 0x2c
 800398a:	46bd      	mov	sp, r7
 800398c:	bc80      	pop	{r7}
 800398e:	4770      	bx	lr
 8003990:	40010400 	.word	0x40010400

08003994 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	460b      	mov	r3, r1
 800399e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	689a      	ldr	r2, [r3, #8]
 80039a4:	887b      	ldrh	r3, [r7, #2]
 80039a6:	4013      	ands	r3, r2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d002      	beq.n	80039b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039ac:	2301      	movs	r3, #1
 80039ae:	73fb      	strb	r3, [r7, #15]
 80039b0:	e001      	b.n	80039b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039b2:	2300      	movs	r3, #0
 80039b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3714      	adds	r7, #20
 80039bc:	46bd      	mov	sp, r7
 80039be:	bc80      	pop	{r7}
 80039c0:	4770      	bx	lr

080039c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039c2:	b480      	push	{r7}
 80039c4:	b083      	sub	sp, #12
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
 80039ca:	460b      	mov	r3, r1
 80039cc:	807b      	strh	r3, [r7, #2]
 80039ce:	4613      	mov	r3, r2
 80039d0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039d2:	787b      	ldrb	r3, [r7, #1]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d003      	beq.n	80039e0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039d8:	887a      	ldrh	r2, [r7, #2]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80039de:	e003      	b.n	80039e8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80039e0:	887b      	ldrh	r3, [r7, #2]
 80039e2:	041a      	lsls	r2, r3, #16
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	611a      	str	r2, [r3, #16]
}
 80039e8:	bf00      	nop
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bc80      	pop	{r7}
 80039f0:	4770      	bx	lr
	...

080039f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b086      	sub	sp, #24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d101      	bne.n	8003a06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e26c      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f000 8087 	beq.w	8003b22 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a14:	4b92      	ldr	r3, [pc, #584]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f003 030c 	and.w	r3, r3, #12
 8003a1c:	2b04      	cmp	r3, #4
 8003a1e:	d00c      	beq.n	8003a3a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a20:	4b8f      	ldr	r3, [pc, #572]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f003 030c 	and.w	r3, r3, #12
 8003a28:	2b08      	cmp	r3, #8
 8003a2a:	d112      	bne.n	8003a52 <HAL_RCC_OscConfig+0x5e>
 8003a2c:	4b8c      	ldr	r3, [pc, #560]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a38:	d10b      	bne.n	8003a52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a3a:	4b89      	ldr	r3, [pc, #548]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d06c      	beq.n	8003b20 <HAL_RCC_OscConfig+0x12c>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d168      	bne.n	8003b20 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e246      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a5a:	d106      	bne.n	8003a6a <HAL_RCC_OscConfig+0x76>
 8003a5c:	4b80      	ldr	r3, [pc, #512]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a7f      	ldr	r2, [pc, #508]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003a62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a66:	6013      	str	r3, [r2, #0]
 8003a68:	e02e      	b.n	8003ac8 <HAL_RCC_OscConfig+0xd4>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d10c      	bne.n	8003a8c <HAL_RCC_OscConfig+0x98>
 8003a72:	4b7b      	ldr	r3, [pc, #492]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a7a      	ldr	r2, [pc, #488]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003a78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a7c:	6013      	str	r3, [r2, #0]
 8003a7e:	4b78      	ldr	r3, [pc, #480]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a77      	ldr	r2, [pc, #476]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003a84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	e01d      	b.n	8003ac8 <HAL_RCC_OscConfig+0xd4>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a94:	d10c      	bne.n	8003ab0 <HAL_RCC_OscConfig+0xbc>
 8003a96:	4b72      	ldr	r3, [pc, #456]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a71      	ldr	r2, [pc, #452]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003a9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003aa0:	6013      	str	r3, [r2, #0]
 8003aa2:	4b6f      	ldr	r3, [pc, #444]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a6e      	ldr	r2, [pc, #440]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003aa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aac:	6013      	str	r3, [r2, #0]
 8003aae:	e00b      	b.n	8003ac8 <HAL_RCC_OscConfig+0xd4>
 8003ab0:	4b6b      	ldr	r3, [pc, #428]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a6a      	ldr	r2, [pc, #424]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003ab6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003aba:	6013      	str	r3, [r2, #0]
 8003abc:	4b68      	ldr	r3, [pc, #416]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a67      	ldr	r2, [pc, #412]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003ac2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ac6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d013      	beq.n	8003af8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad0:	f7ff fb3c 	bl	800314c <HAL_GetTick>
 8003ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ad6:	e008      	b.n	8003aea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ad8:	f7ff fb38 	bl	800314c <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b64      	cmp	r3, #100	; 0x64
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e1fa      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aea:	4b5d      	ldr	r3, [pc, #372]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d0f0      	beq.n	8003ad8 <HAL_RCC_OscConfig+0xe4>
 8003af6:	e014      	b.n	8003b22 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af8:	f7ff fb28 	bl	800314c <HAL_GetTick>
 8003afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003afe:	e008      	b.n	8003b12 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b00:	f7ff fb24 	bl	800314c <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b64      	cmp	r3, #100	; 0x64
 8003b0c:	d901      	bls.n	8003b12 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e1e6      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b12:	4b53      	ldr	r3, [pc, #332]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d1f0      	bne.n	8003b00 <HAL_RCC_OscConfig+0x10c>
 8003b1e:	e000      	b.n	8003b22 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d063      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b2e:	4b4c      	ldr	r3, [pc, #304]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f003 030c 	and.w	r3, r3, #12
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00b      	beq.n	8003b52 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b3a:	4b49      	ldr	r3, [pc, #292]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f003 030c 	and.w	r3, r3, #12
 8003b42:	2b08      	cmp	r3, #8
 8003b44:	d11c      	bne.n	8003b80 <HAL_RCC_OscConfig+0x18c>
 8003b46:	4b46      	ldr	r3, [pc, #280]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d116      	bne.n	8003b80 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b52:	4b43      	ldr	r3, [pc, #268]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d005      	beq.n	8003b6a <HAL_RCC_OscConfig+0x176>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d001      	beq.n	8003b6a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e1ba      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b6a:	4b3d      	ldr	r3, [pc, #244]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	00db      	lsls	r3, r3, #3
 8003b78:	4939      	ldr	r1, [pc, #228]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b7e:	e03a      	b.n	8003bf6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d020      	beq.n	8003bca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b88:	4b36      	ldr	r3, [pc, #216]	; (8003c64 <HAL_RCC_OscConfig+0x270>)
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b8e:	f7ff fadd 	bl	800314c <HAL_GetTick>
 8003b92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b94:	e008      	b.n	8003ba8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b96:	f7ff fad9 	bl	800314c <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d901      	bls.n	8003ba8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	e19b      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ba8:	4b2d      	ldr	r3, [pc, #180]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d0f0      	beq.n	8003b96 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bb4:	4b2a      	ldr	r3, [pc, #168]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	695b      	ldr	r3, [r3, #20]
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	4927      	ldr	r1, [pc, #156]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	600b      	str	r3, [r1, #0]
 8003bc8:	e015      	b.n	8003bf6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bca:	4b26      	ldr	r3, [pc, #152]	; (8003c64 <HAL_RCC_OscConfig+0x270>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd0:	f7ff fabc 	bl	800314c <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bd8:	f7ff fab8 	bl	800314c <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e17a      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bea:	4b1d      	ldr	r3, [pc, #116]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1f0      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0308 	and.w	r3, r3, #8
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d03a      	beq.n	8003c78 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d019      	beq.n	8003c3e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c0a:	4b17      	ldr	r3, [pc, #92]	; (8003c68 <HAL_RCC_OscConfig+0x274>)
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c10:	f7ff fa9c 	bl	800314c <HAL_GetTick>
 8003c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c16:	e008      	b.n	8003c2a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c18:	f7ff fa98 	bl	800314c <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e15a      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c2a:	4b0d      	ldr	r3, [pc, #52]	; (8003c60 <HAL_RCC_OscConfig+0x26c>)
 8003c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2e:	f003 0302 	and.w	r3, r3, #2
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d0f0      	beq.n	8003c18 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c36:	2001      	movs	r0, #1
 8003c38:	f000 fad8 	bl	80041ec <RCC_Delay>
 8003c3c:	e01c      	b.n	8003c78 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c3e:	4b0a      	ldr	r3, [pc, #40]	; (8003c68 <HAL_RCC_OscConfig+0x274>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c44:	f7ff fa82 	bl	800314c <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c4a:	e00f      	b.n	8003c6c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c4c:	f7ff fa7e 	bl	800314c <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d908      	bls.n	8003c6c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e140      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
 8003c5e:	bf00      	nop
 8003c60:	40021000 	.word	0x40021000
 8003c64:	42420000 	.word	0x42420000
 8003c68:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c6c:	4b9e      	ldr	r3, [pc, #632]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1e9      	bne.n	8003c4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0304 	and.w	r3, r3, #4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 80a6 	beq.w	8003dd2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c86:	2300      	movs	r3, #0
 8003c88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c8a:	4b97      	ldr	r3, [pc, #604]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d10d      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c96:	4b94      	ldr	r3, [pc, #592]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	4a93      	ldr	r2, [pc, #588]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003c9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ca0:	61d3      	str	r3, [r2, #28]
 8003ca2:	4b91      	ldr	r3, [pc, #580]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003caa:	60bb      	str	r3, [r7, #8]
 8003cac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb2:	4b8e      	ldr	r3, [pc, #568]	; (8003eec <HAL_RCC_OscConfig+0x4f8>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d118      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cbe:	4b8b      	ldr	r3, [pc, #556]	; (8003eec <HAL_RCC_OscConfig+0x4f8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a8a      	ldr	r2, [pc, #552]	; (8003eec <HAL_RCC_OscConfig+0x4f8>)
 8003cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cca:	f7ff fa3f 	bl	800314c <HAL_GetTick>
 8003cce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd0:	e008      	b.n	8003ce4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cd2:	f7ff fa3b 	bl	800314c <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	2b64      	cmp	r3, #100	; 0x64
 8003cde:	d901      	bls.n	8003ce4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e0fd      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce4:	4b81      	ldr	r3, [pc, #516]	; (8003eec <HAL_RCC_OscConfig+0x4f8>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d0f0      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d106      	bne.n	8003d06 <HAL_RCC_OscConfig+0x312>
 8003cf8:	4b7b      	ldr	r3, [pc, #492]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	4a7a      	ldr	r2, [pc, #488]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003cfe:	f043 0301 	orr.w	r3, r3, #1
 8003d02:	6213      	str	r3, [r2, #32]
 8003d04:	e02d      	b.n	8003d62 <HAL_RCC_OscConfig+0x36e>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10c      	bne.n	8003d28 <HAL_RCC_OscConfig+0x334>
 8003d0e:	4b76      	ldr	r3, [pc, #472]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d10:	6a1b      	ldr	r3, [r3, #32]
 8003d12:	4a75      	ldr	r2, [pc, #468]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d14:	f023 0301 	bic.w	r3, r3, #1
 8003d18:	6213      	str	r3, [r2, #32]
 8003d1a:	4b73      	ldr	r3, [pc, #460]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	4a72      	ldr	r2, [pc, #456]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d20:	f023 0304 	bic.w	r3, r3, #4
 8003d24:	6213      	str	r3, [r2, #32]
 8003d26:	e01c      	b.n	8003d62 <HAL_RCC_OscConfig+0x36e>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	2b05      	cmp	r3, #5
 8003d2e:	d10c      	bne.n	8003d4a <HAL_RCC_OscConfig+0x356>
 8003d30:	4b6d      	ldr	r3, [pc, #436]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	4a6c      	ldr	r2, [pc, #432]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d36:	f043 0304 	orr.w	r3, r3, #4
 8003d3a:	6213      	str	r3, [r2, #32]
 8003d3c:	4b6a      	ldr	r3, [pc, #424]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	4a69      	ldr	r2, [pc, #420]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d42:	f043 0301 	orr.w	r3, r3, #1
 8003d46:	6213      	str	r3, [r2, #32]
 8003d48:	e00b      	b.n	8003d62 <HAL_RCC_OscConfig+0x36e>
 8003d4a:	4b67      	ldr	r3, [pc, #412]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	4a66      	ldr	r2, [pc, #408]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d50:	f023 0301 	bic.w	r3, r3, #1
 8003d54:	6213      	str	r3, [r2, #32]
 8003d56:	4b64      	ldr	r3, [pc, #400]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	4a63      	ldr	r2, [pc, #396]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d5c:	f023 0304 	bic.w	r3, r3, #4
 8003d60:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d015      	beq.n	8003d96 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d6a:	f7ff f9ef 	bl	800314c <HAL_GetTick>
 8003d6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d70:	e00a      	b.n	8003d88 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d72:	f7ff f9eb 	bl	800314c <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d901      	bls.n	8003d88 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e0ab      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d88:	4b57      	ldr	r3, [pc, #348]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003d8a:	6a1b      	ldr	r3, [r3, #32]
 8003d8c:	f003 0302 	and.w	r3, r3, #2
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d0ee      	beq.n	8003d72 <HAL_RCC_OscConfig+0x37e>
 8003d94:	e014      	b.n	8003dc0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d96:	f7ff f9d9 	bl	800314c <HAL_GetTick>
 8003d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d9c:	e00a      	b.n	8003db4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d9e:	f7ff f9d5 	bl	800314c <HAL_GetTick>
 8003da2:	4602      	mov	r2, r0
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d901      	bls.n	8003db4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003db0:	2303      	movs	r3, #3
 8003db2:	e095      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003db4:	4b4c      	ldr	r3, [pc, #304]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	f003 0302 	and.w	r3, r3, #2
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d1ee      	bne.n	8003d9e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003dc0:	7dfb      	ldrb	r3, [r7, #23]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d105      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dc6:	4b48      	ldr	r3, [pc, #288]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003dc8:	69db      	ldr	r3, [r3, #28]
 8003dca:	4a47      	ldr	r2, [pc, #284]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003dcc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dd0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	f000 8081 	beq.w	8003ede <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ddc:	4b42      	ldr	r3, [pc, #264]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f003 030c 	and.w	r3, r3, #12
 8003de4:	2b08      	cmp	r3, #8
 8003de6:	d061      	beq.n	8003eac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	69db      	ldr	r3, [r3, #28]
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d146      	bne.n	8003e7e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df0:	4b3f      	ldr	r3, [pc, #252]	; (8003ef0 <HAL_RCC_OscConfig+0x4fc>)
 8003df2:	2200      	movs	r2, #0
 8003df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df6:	f7ff f9a9 	bl	800314c <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dfe:	f7ff f9a5 	bl	800314c <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e067      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e10:	4b35      	ldr	r3, [pc, #212]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d1f0      	bne.n	8003dfe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a1b      	ldr	r3, [r3, #32]
 8003e20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e24:	d108      	bne.n	8003e38 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e26:	4b30      	ldr	r3, [pc, #192]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	492d      	ldr	r1, [pc, #180]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e38:	4b2b      	ldr	r3, [pc, #172]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6a19      	ldr	r1, [r3, #32]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e48:	430b      	orrs	r3, r1
 8003e4a:	4927      	ldr	r1, [pc, #156]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e50:	4b27      	ldr	r3, [pc, #156]	; (8003ef0 <HAL_RCC_OscConfig+0x4fc>)
 8003e52:	2201      	movs	r2, #1
 8003e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e56:	f7ff f979 	bl	800314c <HAL_GetTick>
 8003e5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e5c:	e008      	b.n	8003e70 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e5e:	f7ff f975 	bl	800314c <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e037      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e70:	4b1d      	ldr	r3, [pc, #116]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0f0      	beq.n	8003e5e <HAL_RCC_OscConfig+0x46a>
 8003e7c:	e02f      	b.n	8003ede <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e7e:	4b1c      	ldr	r3, [pc, #112]	; (8003ef0 <HAL_RCC_OscConfig+0x4fc>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e84:	f7ff f962 	bl	800314c <HAL_GetTick>
 8003e88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e8a:	e008      	b.n	8003e9e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e8c:	f7ff f95e 	bl	800314c <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e020      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e9e:	4b12      	ldr	r3, [pc, #72]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d1f0      	bne.n	8003e8c <HAL_RCC_OscConfig+0x498>
 8003eaa:	e018      	b.n	8003ede <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	69db      	ldr	r3, [r3, #28]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d101      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e013      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003eb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <HAL_RCC_OscConfig+0x4f4>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a1b      	ldr	r3, [r3, #32]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d106      	bne.n	8003eda <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d001      	beq.n	8003ede <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e000      	b.n	8003ee0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3718      	adds	r7, #24
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	40021000 	.word	0x40021000
 8003eec:	40007000 	.word	0x40007000
 8003ef0:	42420060 	.word	0x42420060

08003ef4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d101      	bne.n	8003f08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e0d0      	b.n	80040aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f08:	4b6a      	ldr	r3, [pc, #424]	; (80040b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	683a      	ldr	r2, [r7, #0]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d910      	bls.n	8003f38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f16:	4b67      	ldr	r3, [pc, #412]	; (80040b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f023 0207 	bic.w	r2, r3, #7
 8003f1e:	4965      	ldr	r1, [pc, #404]	; (80040b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f26:	4b63      	ldr	r3, [pc, #396]	; (80040b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0307 	and.w	r3, r3, #7
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d001      	beq.n	8003f38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e0b8      	b.n	80040aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d020      	beq.n	8003f86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d005      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f50:	4b59      	ldr	r3, [pc, #356]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	4a58      	ldr	r2, [pc, #352]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f56:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003f5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0308 	and.w	r3, r3, #8
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d005      	beq.n	8003f74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f68:	4b53      	ldr	r3, [pc, #332]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	4a52      	ldr	r2, [pc, #328]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f6e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003f72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f74:	4b50      	ldr	r3, [pc, #320]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	494d      	ldr	r1, [pc, #308]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d040      	beq.n	8004014 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d107      	bne.n	8003faa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f9a:	4b47      	ldr	r3, [pc, #284]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d115      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e07f      	b.n	80040aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d107      	bne.n	8003fc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fb2:	4b41      	ldr	r3, [pc, #260]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d109      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e073      	b.n	80040aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc2:	4b3d      	ldr	r3, [pc, #244]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e06b      	b.n	80040aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fd2:	4b39      	ldr	r3, [pc, #228]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f023 0203 	bic.w	r2, r3, #3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	4936      	ldr	r1, [pc, #216]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fe4:	f7ff f8b2 	bl	800314c <HAL_GetTick>
 8003fe8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fea:	e00a      	b.n	8004002 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fec:	f7ff f8ae 	bl	800314c <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e053      	b.n	80040aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004002:	4b2d      	ldr	r3, [pc, #180]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f003 020c 	and.w	r2, r3, #12
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	429a      	cmp	r2, r3
 8004012:	d1eb      	bne.n	8003fec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004014:	4b27      	ldr	r3, [pc, #156]	; (80040b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0307 	and.w	r3, r3, #7
 800401c:	683a      	ldr	r2, [r7, #0]
 800401e:	429a      	cmp	r2, r3
 8004020:	d210      	bcs.n	8004044 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004022:	4b24      	ldr	r3, [pc, #144]	; (80040b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f023 0207 	bic.w	r2, r3, #7
 800402a:	4922      	ldr	r1, [pc, #136]	; (80040b4 <HAL_RCC_ClockConfig+0x1c0>)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	4313      	orrs	r3, r2
 8004030:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004032:	4b20      	ldr	r3, [pc, #128]	; (80040b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0307 	and.w	r3, r3, #7
 800403a:	683a      	ldr	r2, [r7, #0]
 800403c:	429a      	cmp	r2, r3
 800403e:	d001      	beq.n	8004044 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e032      	b.n	80040aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0304 	and.w	r3, r3, #4
 800404c:	2b00      	cmp	r3, #0
 800404e:	d008      	beq.n	8004062 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004050:	4b19      	ldr	r3, [pc, #100]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	4916      	ldr	r1, [pc, #88]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 800405e:	4313      	orrs	r3, r2
 8004060:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0308 	and.w	r3, r3, #8
 800406a:	2b00      	cmp	r3, #0
 800406c:	d009      	beq.n	8004082 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800406e:	4b12      	ldr	r3, [pc, #72]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	00db      	lsls	r3, r3, #3
 800407c:	490e      	ldr	r1, [pc, #56]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 800407e:	4313      	orrs	r3, r2
 8004080:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004082:	f000 f821 	bl	80040c8 <HAL_RCC_GetSysClockFreq>
 8004086:	4602      	mov	r2, r0
 8004088:	4b0b      	ldr	r3, [pc, #44]	; (80040b8 <HAL_RCC_ClockConfig+0x1c4>)
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	091b      	lsrs	r3, r3, #4
 800408e:	f003 030f 	and.w	r3, r3, #15
 8004092:	490a      	ldr	r1, [pc, #40]	; (80040bc <HAL_RCC_ClockConfig+0x1c8>)
 8004094:	5ccb      	ldrb	r3, [r1, r3]
 8004096:	fa22 f303 	lsr.w	r3, r2, r3
 800409a:	4a09      	ldr	r2, [pc, #36]	; (80040c0 <HAL_RCC_ClockConfig+0x1cc>)
 800409c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800409e:	4b09      	ldr	r3, [pc, #36]	; (80040c4 <HAL_RCC_ClockConfig+0x1d0>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7ff f810 	bl	80030c8 <HAL_InitTick>

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	40022000 	.word	0x40022000
 80040b8:	40021000 	.word	0x40021000
 80040bc:	0800b438 	.word	0x0800b438
 80040c0:	20000020 	.word	0x20000020
 80040c4:	20000024 	.word	0x20000024

080040c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040c8:	b490      	push	{r4, r7}
 80040ca:	b08a      	sub	sp, #40	; 0x28
 80040cc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80040ce:	4b2a      	ldr	r3, [pc, #168]	; (8004178 <HAL_RCC_GetSysClockFreq+0xb0>)
 80040d0:	1d3c      	adds	r4, r7, #4
 80040d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80040d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80040d8:	f240 2301 	movw	r3, #513	; 0x201
 80040dc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040de:	2300      	movs	r3, #0
 80040e0:	61fb      	str	r3, [r7, #28]
 80040e2:	2300      	movs	r3, #0
 80040e4:	61bb      	str	r3, [r7, #24]
 80040e6:	2300      	movs	r3, #0
 80040e8:	627b      	str	r3, [r7, #36]	; 0x24
 80040ea:	2300      	movs	r3, #0
 80040ec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80040ee:	2300      	movs	r3, #0
 80040f0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80040f2:	4b22      	ldr	r3, [pc, #136]	; (800417c <HAL_RCC_GetSysClockFreq+0xb4>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	f003 030c 	and.w	r3, r3, #12
 80040fe:	2b04      	cmp	r3, #4
 8004100:	d002      	beq.n	8004108 <HAL_RCC_GetSysClockFreq+0x40>
 8004102:	2b08      	cmp	r3, #8
 8004104:	d003      	beq.n	800410e <HAL_RCC_GetSysClockFreq+0x46>
 8004106:	e02d      	b.n	8004164 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004108:	4b1d      	ldr	r3, [pc, #116]	; (8004180 <HAL_RCC_GetSysClockFreq+0xb8>)
 800410a:	623b      	str	r3, [r7, #32]
      break;
 800410c:	e02d      	b.n	800416a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	0c9b      	lsrs	r3, r3, #18
 8004112:	f003 030f 	and.w	r3, r3, #15
 8004116:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800411a:	4413      	add	r3, r2
 800411c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004120:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d013      	beq.n	8004154 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800412c:	4b13      	ldr	r3, [pc, #76]	; (800417c <HAL_RCC_GetSysClockFreq+0xb4>)
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	0c5b      	lsrs	r3, r3, #17
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800413a:	4413      	add	r3, r2
 800413c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004140:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	4a0e      	ldr	r2, [pc, #56]	; (8004180 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004146:	fb02 f203 	mul.w	r2, r2, r3
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004150:	627b      	str	r3, [r7, #36]	; 0x24
 8004152:	e004      	b.n	800415e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	4a0b      	ldr	r2, [pc, #44]	; (8004184 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004158:	fb02 f303 	mul.w	r3, r2, r3
 800415c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800415e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004160:	623b      	str	r3, [r7, #32]
      break;
 8004162:	e002      	b.n	800416a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004164:	4b06      	ldr	r3, [pc, #24]	; (8004180 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004166:	623b      	str	r3, [r7, #32]
      break;
 8004168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800416a:	6a3b      	ldr	r3, [r7, #32]
}
 800416c:	4618      	mov	r0, r3
 800416e:	3728      	adds	r7, #40	; 0x28
 8004170:	46bd      	mov	sp, r7
 8004172:	bc90      	pop	{r4, r7}
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	0800b420 	.word	0x0800b420
 800417c:	40021000 	.word	0x40021000
 8004180:	007a1200 	.word	0x007a1200
 8004184:	003d0900 	.word	0x003d0900

08004188 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800418c:	4b02      	ldr	r3, [pc, #8]	; (8004198 <HAL_RCC_GetHCLKFreq+0x10>)
 800418e:	681b      	ldr	r3, [r3, #0]
}
 8004190:	4618      	mov	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	bc80      	pop	{r7}
 8004196:	4770      	bx	lr
 8004198:	20000020 	.word	0x20000020

0800419c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041a0:	f7ff fff2 	bl	8004188 <HAL_RCC_GetHCLKFreq>
 80041a4:	4602      	mov	r2, r0
 80041a6:	4b05      	ldr	r3, [pc, #20]	; (80041bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	0a1b      	lsrs	r3, r3, #8
 80041ac:	f003 0307 	and.w	r3, r3, #7
 80041b0:	4903      	ldr	r1, [pc, #12]	; (80041c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041b2:	5ccb      	ldrb	r3, [r1, r3]
 80041b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40021000 	.word	0x40021000
 80041c0:	0800b448 	.word	0x0800b448

080041c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041c8:	f7ff ffde 	bl	8004188 <HAL_RCC_GetHCLKFreq>
 80041cc:	4602      	mov	r2, r0
 80041ce:	4b05      	ldr	r3, [pc, #20]	; (80041e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	0adb      	lsrs	r3, r3, #11
 80041d4:	f003 0307 	and.w	r3, r3, #7
 80041d8:	4903      	ldr	r1, [pc, #12]	; (80041e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041da:	5ccb      	ldrb	r3, [r1, r3]
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40021000 	.word	0x40021000
 80041e8:	0800b448 	.word	0x0800b448

080041ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b085      	sub	sp, #20
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80041f4:	4b0a      	ldr	r3, [pc, #40]	; (8004220 <RCC_Delay+0x34>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a0a      	ldr	r2, [pc, #40]	; (8004224 <RCC_Delay+0x38>)
 80041fa:	fba2 2303 	umull	r2, r3, r2, r3
 80041fe:	0a5b      	lsrs	r3, r3, #9
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	fb02 f303 	mul.w	r3, r2, r3
 8004206:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004208:	bf00      	nop
  }
  while (Delay --);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	1e5a      	subs	r2, r3, #1
 800420e:	60fa      	str	r2, [r7, #12]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d1f9      	bne.n	8004208 <RCC_Delay+0x1c>
}
 8004214:	bf00      	nop
 8004216:	bf00      	nop
 8004218:	3714      	adds	r7, #20
 800421a:	46bd      	mov	sp, r7
 800421c:	bc80      	pop	{r7}
 800421e:	4770      	bx	lr
 8004220:	20000020 	.word	0x20000020
 8004224:	10624dd3 	.word	0x10624dd3

08004228 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d101      	bne.n	800423a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e01d      	b.n	8004276 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b00      	cmp	r3, #0
 8004244:	d106      	bne.n	8004254 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 f815 	bl	800427e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2202      	movs	r2, #2
 8004258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3304      	adds	r3, #4
 8004264:	4619      	mov	r1, r3
 8004266:	4610      	mov	r0, r2
 8004268:	f000 f836 	bl	80042d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	3708      	adds	r7, #8
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800427e:	b480      	push	{r7}
 8004280:	b083      	sub	sp, #12
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004286:	bf00      	nop
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	bc80      	pop	{r7}
 800428e:	4770      	bx	lr

08004290 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004290:	b480      	push	{r7}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68da      	ldr	r2, [r3, #12]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f042 0201 	orr.w	r2, r2, #1
 80042a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f003 0307 	and.w	r3, r3, #7
 80042b2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2b06      	cmp	r3, #6
 80042b8:	d007      	beq.n	80042ca <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f042 0201 	orr.w	r2, r2, #1
 80042c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042ca:	2300      	movs	r3, #0
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3714      	adds	r7, #20
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bc80      	pop	{r7}
 80042d4:	4770      	bx	lr
	...

080042d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a29      	ldr	r2, [pc, #164]	; (8004390 <TIM_Base_SetConfig+0xb8>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d00b      	beq.n	8004308 <TIM_Base_SetConfig+0x30>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042f6:	d007      	beq.n	8004308 <TIM_Base_SetConfig+0x30>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a26      	ldr	r2, [pc, #152]	; (8004394 <TIM_Base_SetConfig+0xbc>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d003      	beq.n	8004308 <TIM_Base_SetConfig+0x30>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a25      	ldr	r2, [pc, #148]	; (8004398 <TIM_Base_SetConfig+0xc0>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d108      	bne.n	800431a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800430e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	68fa      	ldr	r2, [r7, #12]
 8004316:	4313      	orrs	r3, r2
 8004318:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a1c      	ldr	r2, [pc, #112]	; (8004390 <TIM_Base_SetConfig+0xb8>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d00b      	beq.n	800433a <TIM_Base_SetConfig+0x62>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004328:	d007      	beq.n	800433a <TIM_Base_SetConfig+0x62>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a19      	ldr	r2, [pc, #100]	; (8004394 <TIM_Base_SetConfig+0xbc>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d003      	beq.n	800433a <TIM_Base_SetConfig+0x62>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a18      	ldr	r2, [pc, #96]	; (8004398 <TIM_Base_SetConfig+0xc0>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d108      	bne.n	800434c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004340:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	4313      	orrs	r3, r2
 800434a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	4313      	orrs	r3, r2
 8004358:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	689a      	ldr	r2, [r3, #8]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a07      	ldr	r2, [pc, #28]	; (8004390 <TIM_Base_SetConfig+0xb8>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d103      	bne.n	8004380 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	691a      	ldr	r2, [r3, #16]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	615a      	str	r2, [r3, #20]
}
 8004386:	bf00      	nop
 8004388:	3714      	adds	r7, #20
 800438a:	46bd      	mov	sp, r7
 800438c:	bc80      	pop	{r7}
 800438e:	4770      	bx	lr
 8004390:	40012c00 	.word	0x40012c00
 8004394:	40000400 	.word	0x40000400
 8004398:	40000800 	.word	0x40000800

0800439c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e03f      	b.n	800442e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d106      	bne.n	80043c8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f7fe fada 	bl	800297c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2224      	movs	r2, #36	; 0x24
 80043cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68da      	ldr	r2, [r3, #12]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043de:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 fae3 	bl	80049ac <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	691a      	ldr	r2, [r3, #16]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	695a      	ldr	r2, [r3, #20]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004404:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68da      	ldr	r2, [r3, #12]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004414:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2220      	movs	r2, #32
 8004420:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2220      	movs	r2, #32
 8004428:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3708      	adds	r7, #8
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}

08004436 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004436:	b480      	push	{r7}
 8004438:	b085      	sub	sp, #20
 800443a:	af00      	add	r7, sp, #0
 800443c:	60f8      	str	r0, [r7, #12]
 800443e:	60b9      	str	r1, [r7, #8]
 8004440:	4613      	mov	r3, r2
 8004442:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2b20      	cmp	r3, #32
 800444e:	d130      	bne.n	80044b2 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d002      	beq.n	800445c <HAL_UART_Transmit_IT+0x26>
 8004456:	88fb      	ldrh	r3, [r7, #6]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d101      	bne.n	8004460 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e029      	b.n	80044b4 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004466:	2b01      	cmp	r3, #1
 8004468:	d101      	bne.n	800446e <HAL_UART_Transmit_IT+0x38>
 800446a:	2302      	movs	r3, #2
 800446c:	e022      	b.n	80044b4 <HAL_UART_Transmit_IT+0x7e>
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	68ba      	ldr	r2, [r7, #8]
 800447a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	88fa      	ldrh	r2, [r7, #6]
 8004480:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	88fa      	ldrh	r2, [r7, #6]
 8004486:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2221      	movs	r2, #33	; 0x21
 8004492:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	68da      	ldr	r2, [r3, #12]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80044ac:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80044ae:	2300      	movs	r3, #0
 80044b0:	e000      	b.n	80044b4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80044b2:	2302      	movs	r3, #2
  }
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3714      	adds	r7, #20
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bc80      	pop	{r7}
 80044bc:	4770      	bx	lr

080044be <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044be:	b480      	push	{r7}
 80044c0:	b085      	sub	sp, #20
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	60f8      	str	r0, [r7, #12]
 80044c6:	60b9      	str	r1, [r7, #8]
 80044c8:	4613      	mov	r3, r2
 80044ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	2b20      	cmp	r3, #32
 80044d6:	d140      	bne.n	800455a <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d002      	beq.n	80044e4 <HAL_UART_Receive_IT+0x26>
 80044de:	88fb      	ldrh	r3, [r7, #6]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d101      	bne.n	80044e8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e039      	b.n	800455c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d101      	bne.n	80044f6 <HAL_UART_Receive_IT+0x38>
 80044f2:	2302      	movs	r3, #2
 80044f4:	e032      	b.n	800455c <HAL_UART_Receive_IT+0x9e>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	68ba      	ldr	r2, [r7, #8]
 8004502:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	88fa      	ldrh	r2, [r7, #6]
 8004508:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	88fa      	ldrh	r2, [r7, #6]
 800450e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2222      	movs	r2, #34	; 0x22
 800451a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68da      	ldr	r2, [r3, #12]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004534:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	695a      	ldr	r2, [r3, #20]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f042 0201 	orr.w	r2, r2, #1
 8004544:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68da      	ldr	r2, [r3, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f042 0220 	orr.w	r2, r2, #32
 8004554:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004556:	2300      	movs	r3, #0
 8004558:	e000      	b.n	800455c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800455a:	2302      	movs	r3, #2
  }
}
 800455c:	4618      	mov	r0, r3
 800455e:	3714      	adds	r7, #20
 8004560:	46bd      	mov	sp, r7
 8004562:	bc80      	pop	{r7}
 8004564:	4770      	bx	lr
	...

08004568 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b088      	sub	sp, #32
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8004588:	2300      	movs	r3, #0
 800458a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800458c:	2300      	movs	r3, #0
 800458e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	f003 030f 	and.w	r3, r3, #15
 8004596:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10d      	bne.n	80045ba <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	f003 0320 	and.w	r3, r3, #32
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d008      	beq.n	80045ba <HAL_UART_IRQHandler+0x52>
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	f003 0320 	and.w	r3, r3, #32
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 f979 	bl	80048aa <UART_Receive_IT>
      return;
 80045b8:	e0cb      	b.n	8004752 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	f000 80ab 	beq.w	8004718 <HAL_UART_IRQHandler+0x1b0>
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d105      	bne.n	80045d8 <HAL_UART_IRQHandler+0x70>
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	f000 80a0 	beq.w	8004718 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045d8:	69fb      	ldr	r3, [r7, #28]
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00a      	beq.n	80045f8 <HAL_UART_IRQHandler+0x90>
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d005      	beq.n	80045f8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045f0:	f043 0201 	orr.w	r2, r3, #1
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	f003 0304 	and.w	r3, r3, #4
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00a      	beq.n	8004618 <HAL_UART_IRQHandler+0xb0>
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b00      	cmp	r3, #0
 800460a:	d005      	beq.n	8004618 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004610:	f043 0202 	orr.w	r2, r3, #2
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00a      	beq.n	8004638 <HAL_UART_IRQHandler+0xd0>
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f003 0301 	and.w	r3, r3, #1
 8004628:	2b00      	cmp	r3, #0
 800462a:	d005      	beq.n	8004638 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004630:	f043 0204 	orr.w	r2, r3, #4
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	f003 0308 	and.w	r3, r3, #8
 800463e:	2b00      	cmp	r3, #0
 8004640:	d00a      	beq.n	8004658 <HAL_UART_IRQHandler+0xf0>
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	f003 0301 	and.w	r3, r3, #1
 8004648:	2b00      	cmp	r3, #0
 800464a:	d005      	beq.n	8004658 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004650:	f043 0208 	orr.w	r2, r3, #8
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800465c:	2b00      	cmp	r3, #0
 800465e:	d077      	beq.n	8004750 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	f003 0320 	and.w	r3, r3, #32
 8004666:	2b00      	cmp	r3, #0
 8004668:	d007      	beq.n	800467a <HAL_UART_IRQHandler+0x112>
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	f003 0320 	and.w	r3, r3, #32
 8004670:	2b00      	cmp	r3, #0
 8004672:	d002      	beq.n	800467a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f000 f918 	bl	80048aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	695b      	ldr	r3, [r3, #20]
 8004680:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004684:	2b00      	cmp	r3, #0
 8004686:	bf14      	ite	ne
 8004688:	2301      	movne	r3, #1
 800468a:	2300      	moveq	r3, #0
 800468c:	b2db      	uxtb	r3, r3
 800468e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004694:	f003 0308 	and.w	r3, r3, #8
 8004698:	2b00      	cmp	r3, #0
 800469a:	d102      	bne.n	80046a2 <HAL_UART_IRQHandler+0x13a>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d031      	beq.n	8004706 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 f863 	bl	800476e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d023      	beq.n	80046fe <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	695a      	ldr	r2, [r3, #20]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046c4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d013      	beq.n	80046f6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046d2:	4a21      	ldr	r2, [pc, #132]	; (8004758 <HAL_UART_IRQHandler+0x1f0>)
 80046d4:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046da:	4618      	mov	r0, r3
 80046dc:	f7fe fe5a 	bl	8003394 <HAL_DMA_Abort_IT>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d016      	beq.n	8004714 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80046f0:	4610      	mov	r0, r2
 80046f2:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046f4:	e00e      	b.n	8004714 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f7fe fa18 	bl	8002b2c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046fc:	e00a      	b.n	8004714 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7fe fa14 	bl	8002b2c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004704:	e006      	b.n	8004714 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f7fe fa10 	bl	8002b2c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004712:	e01d      	b.n	8004750 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004714:	bf00      	nop
    return;
 8004716:	e01b      	b.n	8004750 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800471e:	2b00      	cmp	r3, #0
 8004720:	d008      	beq.n	8004734 <HAL_UART_IRQHandler+0x1cc>
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004728:	2b00      	cmp	r3, #0
 800472a:	d003      	beq.n	8004734 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 f84f 	bl	80047d0 <UART_Transmit_IT>
    return;
 8004732:	e00e      	b.n	8004752 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800473a:	2b00      	cmp	r3, #0
 800473c:	d009      	beq.n	8004752 <HAL_UART_IRQHandler+0x1ea>
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004744:	2b00      	cmp	r3, #0
 8004746:	d004      	beq.n	8004752 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f000 f896 	bl	800487a <UART_EndTransmit_IT>
    return;
 800474e:	e000      	b.n	8004752 <HAL_UART_IRQHandler+0x1ea>
    return;
 8004750:	bf00      	nop
  }
}
 8004752:	3720      	adds	r7, #32
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	080047a9 	.word	0x080047a9

0800475c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8004764:	bf00      	nop
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	bc80      	pop	{r7}
 800476c:	4770      	bx	lr

0800476e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68da      	ldr	r2, [r3, #12]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004784:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	695a      	ldr	r2, [r3, #20]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f022 0201 	bic.w	r2, r2, #1
 8004794:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2220      	movs	r2, #32
 800479a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800479e:	bf00      	nop
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bc80      	pop	{r7}
 80047a6:	4770      	bx	lr

080047a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80047c2:	68f8      	ldr	r0, [r7, #12]
 80047c4:	f7fe f9b2 	bl	8002b2c <HAL_UART_ErrorCallback>
}
 80047c8:	bf00      	nop
 80047ca:	3710      	adds	r7, #16
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	2b21      	cmp	r3, #33	; 0x21
 80047e2:	d144      	bne.n	800486e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047ec:	d11a      	bne.n	8004824 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a1b      	ldr	r3, [r3, #32]
 80047f2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	881b      	ldrh	r3, [r3, #0]
 80047f8:	461a      	mov	r2, r3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004802:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d105      	bne.n	8004818 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a1b      	ldr	r3, [r3, #32]
 8004810:	1c9a      	adds	r2, r3, #2
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	621a      	str	r2, [r3, #32]
 8004816:	e00e      	b.n	8004836 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a1b      	ldr	r3, [r3, #32]
 800481c:	1c5a      	adds	r2, r3, #1
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	621a      	str	r2, [r3, #32]
 8004822:	e008      	b.n	8004836 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a1b      	ldr	r3, [r3, #32]
 8004828:	1c59      	adds	r1, r3, #1
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	6211      	str	r1, [r2, #32]
 800482e:	781a      	ldrb	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800483a:	b29b      	uxth	r3, r3
 800483c:	3b01      	subs	r3, #1
 800483e:	b29b      	uxth	r3, r3
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	4619      	mov	r1, r3
 8004844:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10f      	bne.n	800486a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68da      	ldr	r2, [r3, #12]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004858:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	68da      	ldr	r2, [r3, #12]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004868:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800486a:	2300      	movs	r3, #0
 800486c:	e000      	b.n	8004870 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800486e:	2302      	movs	r3, #2
  }
}
 8004870:	4618      	mov	r0, r3
 8004872:	3714      	adds	r7, #20
 8004874:	46bd      	mov	sp, r7
 8004876:	bc80      	pop	{r7}
 8004878:	4770      	bx	lr

0800487a <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b082      	sub	sp, #8
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	68da      	ldr	r2, [r3, #12]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004890:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2220      	movs	r2, #32
 8004896:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7ff ff5e 	bl	800475c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80048a0:	2300      	movs	r3, #0
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3708      	adds	r7, #8
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b084      	sub	sp, #16
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b22      	cmp	r3, #34	; 0x22
 80048bc:	d171      	bne.n	80049a2 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048c6:	d123      	bne.n	8004910 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048cc:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10e      	bne.n	80048f4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	b29b      	uxth	r3, r3
 80048de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048e2:	b29a      	uxth	r2, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ec:	1c9a      	adds	r2, r3, #2
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	629a      	str	r2, [r3, #40]	; 0x28
 80048f2:	e029      	b.n	8004948 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	b29a      	uxth	r2, r3
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004908:	1c5a      	adds	r2, r3, #1
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	629a      	str	r2, [r3, #40]	; 0x28
 800490e:	e01b      	b.n	8004948 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10a      	bne.n	800492e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6858      	ldr	r0, [r3, #4]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004922:	1c59      	adds	r1, r3, #1
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	6291      	str	r1, [r2, #40]	; 0x28
 8004928:	b2c2      	uxtb	r2, r0
 800492a:	701a      	strb	r2, [r3, #0]
 800492c:	e00c      	b.n	8004948 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	b2da      	uxtb	r2, r3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493a:	1c58      	adds	r0, r3, #1
 800493c:	6879      	ldr	r1, [r7, #4]
 800493e:	6288      	str	r0, [r1, #40]	; 0x28
 8004940:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004944:	b2d2      	uxtb	r2, r2
 8004946:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800494c:	b29b      	uxth	r3, r3
 800494e:	3b01      	subs	r3, #1
 8004950:	b29b      	uxth	r3, r3
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	4619      	mov	r1, r3
 8004956:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004958:	2b00      	cmp	r3, #0
 800495a:	d120      	bne.n	800499e <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f022 0220 	bic.w	r2, r2, #32
 800496a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68da      	ldr	r2, [r3, #12]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800497a:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	695a      	ldr	r2, [r3, #20]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f022 0201 	bic.w	r2, r2, #1
 800498a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2220      	movs	r2, #32
 8004990:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f7fd ff9f 	bl	80028d8 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800499a:	2300      	movs	r3, #0
 800499c:	e002      	b.n	80049a4 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800499e:	2300      	movs	r3, #0
 80049a0:	e000      	b.n	80049a4 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80049a2:	2302      	movs	r3, #2
  }
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049ac:	b5b0      	push	{r4, r5, r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80049b4:	2300      	movs	r3, #0
 80049b6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	68da      	ldr	r2, [r3, #12]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	430a      	orrs	r2, r1
 80049cc:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	689a      	ldr	r2, [r3, #8]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	431a      	orrs	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	4313      	orrs	r3, r2
 80049de:	68fa      	ldr	r2, [r7, #12]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80049ee:	f023 030c 	bic.w	r3, r3, #12
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	6812      	ldr	r2, [r2, #0]
 80049f6:	68f9      	ldr	r1, [r7, #12]
 80049f8:	430b      	orrs	r3, r1
 80049fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	699a      	ldr	r2, [r3, #24]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a6f      	ldr	r2, [pc, #444]	; (8004bd4 <UART_SetConfig+0x228>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d16b      	bne.n	8004af4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004a1c:	f7ff fbd2 	bl	80041c4 <HAL_RCC_GetPCLK2Freq>
 8004a20:	4602      	mov	r2, r0
 8004a22:	4613      	mov	r3, r2
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	4413      	add	r3, r2
 8004a28:	009a      	lsls	r2, r3, #2
 8004a2a:	441a      	add	r2, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a36:	4a68      	ldr	r2, [pc, #416]	; (8004bd8 <UART_SetConfig+0x22c>)
 8004a38:	fba2 2303 	umull	r2, r3, r2, r3
 8004a3c:	095b      	lsrs	r3, r3, #5
 8004a3e:	011c      	lsls	r4, r3, #4
 8004a40:	f7ff fbc0 	bl	80041c4 <HAL_RCC_GetPCLK2Freq>
 8004a44:	4602      	mov	r2, r0
 8004a46:	4613      	mov	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4413      	add	r3, r2
 8004a4c:	009a      	lsls	r2, r3, #2
 8004a4e:	441a      	add	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	fbb2 f5f3 	udiv	r5, r2, r3
 8004a5a:	f7ff fbb3 	bl	80041c4 <HAL_RCC_GetPCLK2Freq>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	4613      	mov	r3, r2
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	4413      	add	r3, r2
 8004a66:	009a      	lsls	r2, r3, #2
 8004a68:	441a      	add	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a74:	4a58      	ldr	r2, [pc, #352]	; (8004bd8 <UART_SetConfig+0x22c>)
 8004a76:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7a:	095b      	lsrs	r3, r3, #5
 8004a7c:	2264      	movs	r2, #100	; 0x64
 8004a7e:	fb02 f303 	mul.w	r3, r2, r3
 8004a82:	1aeb      	subs	r3, r5, r3
 8004a84:	011b      	lsls	r3, r3, #4
 8004a86:	3332      	adds	r3, #50	; 0x32
 8004a88:	4a53      	ldr	r2, [pc, #332]	; (8004bd8 <UART_SetConfig+0x22c>)
 8004a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a8e:	095b      	lsrs	r3, r3, #5
 8004a90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a94:	441c      	add	r4, r3
 8004a96:	f7ff fb95 	bl	80041c4 <HAL_RCC_GetPCLK2Freq>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	4413      	add	r3, r2
 8004aa2:	009a      	lsls	r2, r3, #2
 8004aa4:	441a      	add	r2, r3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	fbb2 f5f3 	udiv	r5, r2, r3
 8004ab0:	f7ff fb88 	bl	80041c4 <HAL_RCC_GetPCLK2Freq>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	4413      	add	r3, r2
 8004abc:	009a      	lsls	r2, r3, #2
 8004abe:	441a      	add	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aca:	4a43      	ldr	r2, [pc, #268]	; (8004bd8 <UART_SetConfig+0x22c>)
 8004acc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad0:	095b      	lsrs	r3, r3, #5
 8004ad2:	2264      	movs	r2, #100	; 0x64
 8004ad4:	fb02 f303 	mul.w	r3, r2, r3
 8004ad8:	1aeb      	subs	r3, r5, r3
 8004ada:	011b      	lsls	r3, r3, #4
 8004adc:	3332      	adds	r3, #50	; 0x32
 8004ade:	4a3e      	ldr	r2, [pc, #248]	; (8004bd8 <UART_SetConfig+0x22c>)
 8004ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae4:	095b      	lsrs	r3, r3, #5
 8004ae6:	f003 020f 	and.w	r2, r3, #15
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4422      	add	r2, r4
 8004af0:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004af2:	e06a      	b.n	8004bca <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004af4:	f7ff fb52 	bl	800419c <HAL_RCC_GetPCLK1Freq>
 8004af8:	4602      	mov	r2, r0
 8004afa:	4613      	mov	r3, r2
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	4413      	add	r3, r2
 8004b00:	009a      	lsls	r2, r3, #2
 8004b02:	441a      	add	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b0e:	4a32      	ldr	r2, [pc, #200]	; (8004bd8 <UART_SetConfig+0x22c>)
 8004b10:	fba2 2303 	umull	r2, r3, r2, r3
 8004b14:	095b      	lsrs	r3, r3, #5
 8004b16:	011c      	lsls	r4, r3, #4
 8004b18:	f7ff fb40 	bl	800419c <HAL_RCC_GetPCLK1Freq>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	4613      	mov	r3, r2
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	4413      	add	r3, r2
 8004b24:	009a      	lsls	r2, r3, #2
 8004b26:	441a      	add	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004b32:	f7ff fb33 	bl	800419c <HAL_RCC_GetPCLK1Freq>
 8004b36:	4602      	mov	r2, r0
 8004b38:	4613      	mov	r3, r2
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	4413      	add	r3, r2
 8004b3e:	009a      	lsls	r2, r3, #2
 8004b40:	441a      	add	r2, r3
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b4c:	4a22      	ldr	r2, [pc, #136]	; (8004bd8 <UART_SetConfig+0x22c>)
 8004b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b52:	095b      	lsrs	r3, r3, #5
 8004b54:	2264      	movs	r2, #100	; 0x64
 8004b56:	fb02 f303 	mul.w	r3, r2, r3
 8004b5a:	1aeb      	subs	r3, r5, r3
 8004b5c:	011b      	lsls	r3, r3, #4
 8004b5e:	3332      	adds	r3, #50	; 0x32
 8004b60:	4a1d      	ldr	r2, [pc, #116]	; (8004bd8 <UART_SetConfig+0x22c>)
 8004b62:	fba2 2303 	umull	r2, r3, r2, r3
 8004b66:	095b      	lsrs	r3, r3, #5
 8004b68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b6c:	441c      	add	r4, r3
 8004b6e:	f7ff fb15 	bl	800419c <HAL_RCC_GetPCLK1Freq>
 8004b72:	4602      	mov	r2, r0
 8004b74:	4613      	mov	r3, r2
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	4413      	add	r3, r2
 8004b7a:	009a      	lsls	r2, r3, #2
 8004b7c:	441a      	add	r2, r3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	fbb2 f5f3 	udiv	r5, r2, r3
 8004b88:	f7ff fb08 	bl	800419c <HAL_RCC_GetPCLK1Freq>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	4613      	mov	r3, r2
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	4413      	add	r3, r2
 8004b94:	009a      	lsls	r2, r3, #2
 8004b96:	441a      	add	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ba2:	4a0d      	ldr	r2, [pc, #52]	; (8004bd8 <UART_SetConfig+0x22c>)
 8004ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba8:	095b      	lsrs	r3, r3, #5
 8004baa:	2264      	movs	r2, #100	; 0x64
 8004bac:	fb02 f303 	mul.w	r3, r2, r3
 8004bb0:	1aeb      	subs	r3, r5, r3
 8004bb2:	011b      	lsls	r3, r3, #4
 8004bb4:	3332      	adds	r3, #50	; 0x32
 8004bb6:	4a08      	ldr	r2, [pc, #32]	; (8004bd8 <UART_SetConfig+0x22c>)
 8004bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8004bbc:	095b      	lsrs	r3, r3, #5
 8004bbe:	f003 020f 	and.w	r2, r3, #15
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4422      	add	r2, r4
 8004bc8:	609a      	str	r2, [r3, #8]
}
 8004bca:	bf00      	nop
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bdb0      	pop	{r4, r5, r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	40013800 	.word	0x40013800
 8004bd8:	51eb851f 	.word	0x51eb851f

08004bdc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004bdc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004bde:	e003      	b.n	8004be8 <LoopCopyDataInit>

08004be0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004be0:	4b12      	ldr	r3, [pc, #72]	; (8004c2c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8004be2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004be4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004be6:	3104      	adds	r1, #4

08004be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004be8:	4811      	ldr	r0, [pc, #68]	; (8004c30 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8004bea:	4b12      	ldr	r3, [pc, #72]	; (8004c34 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8004bec:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004bee:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004bf0:	d3f6      	bcc.n	8004be0 <CopyDataInit>
  ldr r2, =_sbss
 8004bf2:	4a11      	ldr	r2, [pc, #68]	; (8004c38 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8004bf4:	e002      	b.n	8004bfc <LoopFillZerobss>

08004bf6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004bf6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004bf8:	f842 3b04 	str.w	r3, [r2], #4

08004bfc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004bfc:	4b0f      	ldr	r3, [pc, #60]	; (8004c3c <LoopPaintStack+0x30>)
  cmp r2, r3
 8004bfe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004c00:	d3f9      	bcc.n	8004bf6 <FillZerobss>

  ldr r3, =0x55555555
 8004c02:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8004c06:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8004c0a:	4a0c      	ldr	r2, [pc, #48]	; (8004c3c <LoopPaintStack+0x30>)

08004c0c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8004c0c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8004c10:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8004c12:	d1fb      	bne.n	8004c0c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004c14:	f7fe f926 	bl	8002e64 <SystemInit>
    bl  SystemCoreClockUpdate
 8004c18:	f7fe f958 	bl	8002ecc <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8004c1c:	f7fc ff5e 	bl	8001adc <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8004c20:	f000 f816 	bl	8004c50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004c24:	f7fc f90e 	bl	8000e44 <main>
  b Infinite_Loop
 8004c28:	f000 b80a 	b.w	8004c40 <Default_Handler>
  ldr r3, =_sidata
 8004c2c:	0800b820 	.word	0x0800b820
  ldr r0, =_sdata
 8004c30:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004c34:	200009d8 	.word	0x200009d8
  ldr r2, =_sbss
 8004c38:	200009d8 	.word	0x200009d8
  ldr r3, = _ebss
 8004c3c:	20000fd4 	.word	0x20000fd4

08004c40 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004c40:	e7fe      	b.n	8004c40 <Default_Handler>
	...

08004c44 <__errno>:
 8004c44:	4b01      	ldr	r3, [pc, #4]	; (8004c4c <__errno+0x8>)
 8004c46:	6818      	ldr	r0, [r3, #0]
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	2000002c 	.word	0x2000002c

08004c50 <__libc_init_array>:
 8004c50:	b570      	push	{r4, r5, r6, lr}
 8004c52:	2600      	movs	r6, #0
 8004c54:	4d0c      	ldr	r5, [pc, #48]	; (8004c88 <__libc_init_array+0x38>)
 8004c56:	4c0d      	ldr	r4, [pc, #52]	; (8004c8c <__libc_init_array+0x3c>)
 8004c58:	1b64      	subs	r4, r4, r5
 8004c5a:	10a4      	asrs	r4, r4, #2
 8004c5c:	42a6      	cmp	r6, r4
 8004c5e:	d109      	bne.n	8004c74 <__libc_init_array+0x24>
 8004c60:	f006 f94a 	bl	800aef8 <_init>
 8004c64:	2600      	movs	r6, #0
 8004c66:	4d0a      	ldr	r5, [pc, #40]	; (8004c90 <__libc_init_array+0x40>)
 8004c68:	4c0a      	ldr	r4, [pc, #40]	; (8004c94 <__libc_init_array+0x44>)
 8004c6a:	1b64      	subs	r4, r4, r5
 8004c6c:	10a4      	asrs	r4, r4, #2
 8004c6e:	42a6      	cmp	r6, r4
 8004c70:	d105      	bne.n	8004c7e <__libc_init_array+0x2e>
 8004c72:	bd70      	pop	{r4, r5, r6, pc}
 8004c74:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c78:	4798      	blx	r3
 8004c7a:	3601      	adds	r6, #1
 8004c7c:	e7ee      	b.n	8004c5c <__libc_init_array+0xc>
 8004c7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c82:	4798      	blx	r3
 8004c84:	3601      	adds	r6, #1
 8004c86:	e7f2      	b.n	8004c6e <__libc_init_array+0x1e>
 8004c88:	0800b814 	.word	0x0800b814
 8004c8c:	0800b814 	.word	0x0800b814
 8004c90:	0800b814 	.word	0x0800b814
 8004c94:	0800b81c 	.word	0x0800b81c

08004c98 <malloc>:
 8004c98:	4b02      	ldr	r3, [pc, #8]	; (8004ca4 <malloc+0xc>)
 8004c9a:	4601      	mov	r1, r0
 8004c9c:	6818      	ldr	r0, [r3, #0]
 8004c9e:	f000 b803 	b.w	8004ca8 <_malloc_r>
 8004ca2:	bf00      	nop
 8004ca4:	2000002c 	.word	0x2000002c

08004ca8 <_malloc_r>:
 8004ca8:	f101 030b 	add.w	r3, r1, #11
 8004cac:	2b16      	cmp	r3, #22
 8004cae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cb2:	4605      	mov	r5, r0
 8004cb4:	d906      	bls.n	8004cc4 <_malloc_r+0x1c>
 8004cb6:	f033 0707 	bics.w	r7, r3, #7
 8004cba:	d504      	bpl.n	8004cc6 <_malloc_r+0x1e>
 8004cbc:	230c      	movs	r3, #12
 8004cbe:	602b      	str	r3, [r5, #0]
 8004cc0:	2400      	movs	r4, #0
 8004cc2:	e1ae      	b.n	8005022 <_malloc_r+0x37a>
 8004cc4:	2710      	movs	r7, #16
 8004cc6:	42b9      	cmp	r1, r7
 8004cc8:	d8f8      	bhi.n	8004cbc <_malloc_r+0x14>
 8004cca:	4628      	mov	r0, r5
 8004ccc:	f000 fa36 	bl	800513c <__malloc_lock>
 8004cd0:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8004cd4:	4ec3      	ldr	r6, [pc, #780]	; (8004fe4 <_malloc_r+0x33c>)
 8004cd6:	d238      	bcs.n	8004d4a <_malloc_r+0xa2>
 8004cd8:	f107 0208 	add.w	r2, r7, #8
 8004cdc:	4432      	add	r2, r6
 8004cde:	6854      	ldr	r4, [r2, #4]
 8004ce0:	f1a2 0108 	sub.w	r1, r2, #8
 8004ce4:	428c      	cmp	r4, r1
 8004ce6:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8004cea:	d102      	bne.n	8004cf2 <_malloc_r+0x4a>
 8004cec:	68d4      	ldr	r4, [r2, #12]
 8004cee:	42a2      	cmp	r2, r4
 8004cf0:	d010      	beq.n	8004d14 <_malloc_r+0x6c>
 8004cf2:	6863      	ldr	r3, [r4, #4]
 8004cf4:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8004cf8:	f023 0303 	bic.w	r3, r3, #3
 8004cfc:	60ca      	str	r2, [r1, #12]
 8004cfe:	4423      	add	r3, r4
 8004d00:	6091      	str	r1, [r2, #8]
 8004d02:	685a      	ldr	r2, [r3, #4]
 8004d04:	f042 0201 	orr.w	r2, r2, #1
 8004d08:	605a      	str	r2, [r3, #4]
 8004d0a:	4628      	mov	r0, r5
 8004d0c:	f000 fa1c 	bl	8005148 <__malloc_unlock>
 8004d10:	3408      	adds	r4, #8
 8004d12:	e186      	b.n	8005022 <_malloc_r+0x37a>
 8004d14:	3302      	adds	r3, #2
 8004d16:	4ab4      	ldr	r2, [pc, #720]	; (8004fe8 <_malloc_r+0x340>)
 8004d18:	6934      	ldr	r4, [r6, #16]
 8004d1a:	4611      	mov	r1, r2
 8004d1c:	4294      	cmp	r4, r2
 8004d1e:	d077      	beq.n	8004e10 <_malloc_r+0x168>
 8004d20:	6860      	ldr	r0, [r4, #4]
 8004d22:	f020 0c03 	bic.w	ip, r0, #3
 8004d26:	ebac 0007 	sub.w	r0, ip, r7
 8004d2a:	280f      	cmp	r0, #15
 8004d2c:	dd48      	ble.n	8004dc0 <_malloc_r+0x118>
 8004d2e:	19e1      	adds	r1, r4, r7
 8004d30:	f040 0301 	orr.w	r3, r0, #1
 8004d34:	f047 0701 	orr.w	r7, r7, #1
 8004d38:	6067      	str	r7, [r4, #4]
 8004d3a:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8004d3e:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8004d42:	604b      	str	r3, [r1, #4]
 8004d44:	f844 000c 	str.w	r0, [r4, ip]
 8004d48:	e7df      	b.n	8004d0a <_malloc_r+0x62>
 8004d4a:	0a7b      	lsrs	r3, r7, #9
 8004d4c:	d02a      	beq.n	8004da4 <_malloc_r+0xfc>
 8004d4e:	2b04      	cmp	r3, #4
 8004d50:	d812      	bhi.n	8004d78 <_malloc_r+0xd0>
 8004d52:	09bb      	lsrs	r3, r7, #6
 8004d54:	3338      	adds	r3, #56	; 0x38
 8004d56:	1c5a      	adds	r2, r3, #1
 8004d58:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8004d5c:	6854      	ldr	r4, [r2, #4]
 8004d5e:	f1a2 0c08 	sub.w	ip, r2, #8
 8004d62:	4564      	cmp	r4, ip
 8004d64:	d006      	beq.n	8004d74 <_malloc_r+0xcc>
 8004d66:	6862      	ldr	r2, [r4, #4]
 8004d68:	f022 0203 	bic.w	r2, r2, #3
 8004d6c:	1bd0      	subs	r0, r2, r7
 8004d6e:	280f      	cmp	r0, #15
 8004d70:	dd1c      	ble.n	8004dac <_malloc_r+0x104>
 8004d72:	3b01      	subs	r3, #1
 8004d74:	3301      	adds	r3, #1
 8004d76:	e7ce      	b.n	8004d16 <_malloc_r+0x6e>
 8004d78:	2b14      	cmp	r3, #20
 8004d7a:	d801      	bhi.n	8004d80 <_malloc_r+0xd8>
 8004d7c:	335b      	adds	r3, #91	; 0x5b
 8004d7e:	e7ea      	b.n	8004d56 <_malloc_r+0xae>
 8004d80:	2b54      	cmp	r3, #84	; 0x54
 8004d82:	d802      	bhi.n	8004d8a <_malloc_r+0xe2>
 8004d84:	0b3b      	lsrs	r3, r7, #12
 8004d86:	336e      	adds	r3, #110	; 0x6e
 8004d88:	e7e5      	b.n	8004d56 <_malloc_r+0xae>
 8004d8a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8004d8e:	d802      	bhi.n	8004d96 <_malloc_r+0xee>
 8004d90:	0bfb      	lsrs	r3, r7, #15
 8004d92:	3377      	adds	r3, #119	; 0x77
 8004d94:	e7df      	b.n	8004d56 <_malloc_r+0xae>
 8004d96:	f240 5254 	movw	r2, #1364	; 0x554
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d804      	bhi.n	8004da8 <_malloc_r+0x100>
 8004d9e:	0cbb      	lsrs	r3, r7, #18
 8004da0:	337c      	adds	r3, #124	; 0x7c
 8004da2:	e7d8      	b.n	8004d56 <_malloc_r+0xae>
 8004da4:	233f      	movs	r3, #63	; 0x3f
 8004da6:	e7d6      	b.n	8004d56 <_malloc_r+0xae>
 8004da8:	237e      	movs	r3, #126	; 0x7e
 8004daa:	e7d4      	b.n	8004d56 <_malloc_r+0xae>
 8004dac:	2800      	cmp	r0, #0
 8004dae:	68e1      	ldr	r1, [r4, #12]
 8004db0:	db04      	blt.n	8004dbc <_malloc_r+0x114>
 8004db2:	68a3      	ldr	r3, [r4, #8]
 8004db4:	60d9      	str	r1, [r3, #12]
 8004db6:	608b      	str	r3, [r1, #8]
 8004db8:	18a3      	adds	r3, r4, r2
 8004dba:	e7a2      	b.n	8004d02 <_malloc_r+0x5a>
 8004dbc:	460c      	mov	r4, r1
 8004dbe:	e7d0      	b.n	8004d62 <_malloc_r+0xba>
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8004dc6:	db07      	blt.n	8004dd8 <_malloc_r+0x130>
 8004dc8:	44a4      	add	ip, r4
 8004dca:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8004dce:	f043 0301 	orr.w	r3, r3, #1
 8004dd2:	f8cc 3004 	str.w	r3, [ip, #4]
 8004dd6:	e798      	b.n	8004d0a <_malloc_r+0x62>
 8004dd8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8004ddc:	6870      	ldr	r0, [r6, #4]
 8004dde:	f080 809e 	bcs.w	8004f1e <_malloc_r+0x276>
 8004de2:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8004de6:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8004dea:	f04f 0c01 	mov.w	ip, #1
 8004dee:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004df2:	ea4c 0000 	orr.w	r0, ip, r0
 8004df6:	3201      	adds	r2, #1
 8004df8:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8004dfc:	6070      	str	r0, [r6, #4]
 8004dfe:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8004e02:	3808      	subs	r0, #8
 8004e04:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8004e08:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8004e0c:	f8cc 400c 	str.w	r4, [ip, #12]
 8004e10:	2001      	movs	r0, #1
 8004e12:	109a      	asrs	r2, r3, #2
 8004e14:	fa00 f202 	lsl.w	r2, r0, r2
 8004e18:	6870      	ldr	r0, [r6, #4]
 8004e1a:	4290      	cmp	r0, r2
 8004e1c:	d326      	bcc.n	8004e6c <_malloc_r+0x1c4>
 8004e1e:	4210      	tst	r0, r2
 8004e20:	d106      	bne.n	8004e30 <_malloc_r+0x188>
 8004e22:	f023 0303 	bic.w	r3, r3, #3
 8004e26:	0052      	lsls	r2, r2, #1
 8004e28:	4210      	tst	r0, r2
 8004e2a:	f103 0304 	add.w	r3, r3, #4
 8004e2e:	d0fa      	beq.n	8004e26 <_malloc_r+0x17e>
 8004e30:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8004e34:	46c1      	mov	r9, r8
 8004e36:	469e      	mov	lr, r3
 8004e38:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8004e3c:	454c      	cmp	r4, r9
 8004e3e:	f040 80b3 	bne.w	8004fa8 <_malloc_r+0x300>
 8004e42:	f10e 0e01 	add.w	lr, lr, #1
 8004e46:	f01e 0f03 	tst.w	lr, #3
 8004e4a:	f109 0908 	add.w	r9, r9, #8
 8004e4e:	d1f3      	bne.n	8004e38 <_malloc_r+0x190>
 8004e50:	0798      	lsls	r0, r3, #30
 8004e52:	f040 80ec 	bne.w	800502e <_malloc_r+0x386>
 8004e56:	6873      	ldr	r3, [r6, #4]
 8004e58:	ea23 0302 	bic.w	r3, r3, r2
 8004e5c:	6073      	str	r3, [r6, #4]
 8004e5e:	6870      	ldr	r0, [r6, #4]
 8004e60:	0052      	lsls	r2, r2, #1
 8004e62:	4290      	cmp	r0, r2
 8004e64:	d302      	bcc.n	8004e6c <_malloc_r+0x1c4>
 8004e66:	2a00      	cmp	r2, #0
 8004e68:	f040 80ed 	bne.w	8005046 <_malloc_r+0x39e>
 8004e6c:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8004e70:	f8db 1004 	ldr.w	r1, [fp, #4]
 8004e74:	f021 0903 	bic.w	r9, r1, #3
 8004e78:	45b9      	cmp	r9, r7
 8004e7a:	d304      	bcc.n	8004e86 <_malloc_r+0x1de>
 8004e7c:	eba9 0207 	sub.w	r2, r9, r7
 8004e80:	2a0f      	cmp	r2, #15
 8004e82:	f300 8148 	bgt.w	8005116 <_malloc_r+0x46e>
 8004e86:	4a59      	ldr	r2, [pc, #356]	; (8004fec <_malloc_r+0x344>)
 8004e88:	eb0b 0309 	add.w	r3, fp, r9
 8004e8c:	6811      	ldr	r1, [r2, #0]
 8004e8e:	2008      	movs	r0, #8
 8004e90:	3110      	adds	r1, #16
 8004e92:	4439      	add	r1, r7
 8004e94:	9301      	str	r3, [sp, #4]
 8004e96:	9100      	str	r1, [sp, #0]
 8004e98:	f001 fc4a 	bl	8006730 <sysconf>
 8004e9c:	e9dd 1300 	ldrd	r1, r3, [sp]
 8004ea0:	4680      	mov	r8, r0
 8004ea2:	4a53      	ldr	r2, [pc, #332]	; (8004ff0 <_malloc_r+0x348>)
 8004ea4:	6810      	ldr	r0, [r2, #0]
 8004ea6:	3001      	adds	r0, #1
 8004ea8:	bf1f      	itttt	ne
 8004eaa:	f101 31ff 	addne.w	r1, r1, #4294967295
 8004eae:	4441      	addne	r1, r8
 8004eb0:	f1c8 0000 	rsbne	r0, r8, #0
 8004eb4:	4001      	andne	r1, r0
 8004eb6:	4628      	mov	r0, r5
 8004eb8:	e9cd 1300 	strd	r1, r3, [sp]
 8004ebc:	f7fc feaa 	bl	8001c14 <_sbrk_r>
 8004ec0:	1c42      	adds	r2, r0, #1
 8004ec2:	4604      	mov	r4, r0
 8004ec4:	f000 80fb 	beq.w	80050be <_malloc_r+0x416>
 8004ec8:	9b01      	ldr	r3, [sp, #4]
 8004eca:	9900      	ldr	r1, [sp, #0]
 8004ecc:	4283      	cmp	r3, r0
 8004ece:	4a48      	ldr	r2, [pc, #288]	; (8004ff0 <_malloc_r+0x348>)
 8004ed0:	d902      	bls.n	8004ed8 <_malloc_r+0x230>
 8004ed2:	45b3      	cmp	fp, r6
 8004ed4:	f040 80f3 	bne.w	80050be <_malloc_r+0x416>
 8004ed8:	f8df a120 	ldr.w	sl, [pc, #288]	; 8004ffc <_malloc_r+0x354>
 8004edc:	42a3      	cmp	r3, r4
 8004ede:	f8da 0000 	ldr.w	r0, [sl]
 8004ee2:	f108 3cff 	add.w	ip, r8, #4294967295
 8004ee6:	eb00 0e01 	add.w	lr, r0, r1
 8004eea:	f8ca e000 	str.w	lr, [sl]
 8004eee:	f040 80ac 	bne.w	800504a <_malloc_r+0x3a2>
 8004ef2:	ea13 0f0c 	tst.w	r3, ip
 8004ef6:	f040 80a8 	bne.w	800504a <_malloc_r+0x3a2>
 8004efa:	68b3      	ldr	r3, [r6, #8]
 8004efc:	4449      	add	r1, r9
 8004efe:	f041 0101 	orr.w	r1, r1, #1
 8004f02:	6059      	str	r1, [r3, #4]
 8004f04:	4a3b      	ldr	r2, [pc, #236]	; (8004ff4 <_malloc_r+0x34c>)
 8004f06:	f8da 3000 	ldr.w	r3, [sl]
 8004f0a:	6811      	ldr	r1, [r2, #0]
 8004f0c:	428b      	cmp	r3, r1
 8004f0e:	bf88      	it	hi
 8004f10:	6013      	strhi	r3, [r2, #0]
 8004f12:	4a39      	ldr	r2, [pc, #228]	; (8004ff8 <_malloc_r+0x350>)
 8004f14:	6811      	ldr	r1, [r2, #0]
 8004f16:	428b      	cmp	r3, r1
 8004f18:	bf88      	it	hi
 8004f1a:	6013      	strhi	r3, [r2, #0]
 8004f1c:	e0cf      	b.n	80050be <_malloc_r+0x416>
 8004f1e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8004f22:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8004f26:	d218      	bcs.n	8004f5a <_malloc_r+0x2b2>
 8004f28:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8004f2c:	3238      	adds	r2, #56	; 0x38
 8004f2e:	f102 0e01 	add.w	lr, r2, #1
 8004f32:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8004f36:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8004f3a:	45f0      	cmp	r8, lr
 8004f3c:	d12b      	bne.n	8004f96 <_malloc_r+0x2ee>
 8004f3e:	f04f 0c01 	mov.w	ip, #1
 8004f42:	1092      	asrs	r2, r2, #2
 8004f44:	fa0c f202 	lsl.w	r2, ip, r2
 8004f48:	4310      	orrs	r0, r2
 8004f4a:	6070      	str	r0, [r6, #4]
 8004f4c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8004f50:	f8c8 4008 	str.w	r4, [r8, #8]
 8004f54:	f8ce 400c 	str.w	r4, [lr, #12]
 8004f58:	e75a      	b.n	8004e10 <_malloc_r+0x168>
 8004f5a:	2a14      	cmp	r2, #20
 8004f5c:	d801      	bhi.n	8004f62 <_malloc_r+0x2ba>
 8004f5e:	325b      	adds	r2, #91	; 0x5b
 8004f60:	e7e5      	b.n	8004f2e <_malloc_r+0x286>
 8004f62:	2a54      	cmp	r2, #84	; 0x54
 8004f64:	d803      	bhi.n	8004f6e <_malloc_r+0x2c6>
 8004f66:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8004f6a:	326e      	adds	r2, #110	; 0x6e
 8004f6c:	e7df      	b.n	8004f2e <_malloc_r+0x286>
 8004f6e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004f72:	d803      	bhi.n	8004f7c <_malloc_r+0x2d4>
 8004f74:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8004f78:	3277      	adds	r2, #119	; 0x77
 8004f7a:	e7d8      	b.n	8004f2e <_malloc_r+0x286>
 8004f7c:	f240 5e54 	movw	lr, #1364	; 0x554
 8004f80:	4572      	cmp	r2, lr
 8004f82:	bf96      	itet	ls
 8004f84:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8004f88:	227e      	movhi	r2, #126	; 0x7e
 8004f8a:	327c      	addls	r2, #124	; 0x7c
 8004f8c:	e7cf      	b.n	8004f2e <_malloc_r+0x286>
 8004f8e:	f8de e008 	ldr.w	lr, [lr, #8]
 8004f92:	45f0      	cmp	r8, lr
 8004f94:	d005      	beq.n	8004fa2 <_malloc_r+0x2fa>
 8004f96:	f8de 2004 	ldr.w	r2, [lr, #4]
 8004f9a:	f022 0203 	bic.w	r2, r2, #3
 8004f9e:	4562      	cmp	r2, ip
 8004fa0:	d8f5      	bhi.n	8004f8e <_malloc_r+0x2e6>
 8004fa2:	f8de 800c 	ldr.w	r8, [lr, #12]
 8004fa6:	e7d1      	b.n	8004f4c <_malloc_r+0x2a4>
 8004fa8:	6860      	ldr	r0, [r4, #4]
 8004faa:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8004fae:	f020 0003 	bic.w	r0, r0, #3
 8004fb2:	eba0 0a07 	sub.w	sl, r0, r7
 8004fb6:	f1ba 0f0f 	cmp.w	sl, #15
 8004fba:	dd21      	ble.n	8005000 <_malloc_r+0x358>
 8004fbc:	68a3      	ldr	r3, [r4, #8]
 8004fbe:	19e2      	adds	r2, r4, r7
 8004fc0:	f047 0701 	orr.w	r7, r7, #1
 8004fc4:	6067      	str	r7, [r4, #4]
 8004fc6:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004fca:	f8cc 3008 	str.w	r3, [ip, #8]
 8004fce:	f04a 0301 	orr.w	r3, sl, #1
 8004fd2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8004fd6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8004fda:	6053      	str	r3, [r2, #4]
 8004fdc:	f844 a000 	str.w	sl, [r4, r0]
 8004fe0:	e693      	b.n	8004d0a <_malloc_r+0x62>
 8004fe2:	bf00      	nop
 8004fe4:	20000458 	.word	0x20000458
 8004fe8:	20000460 	.word	0x20000460
 8004fec:	20000f1c 	.word	0x20000f1c
 8004ff0:	20000860 	.word	0x20000860
 8004ff4:	20000f14 	.word	0x20000f14
 8004ff8:	20000f18 	.word	0x20000f18
 8004ffc:	20000eec 	.word	0x20000eec
 8005000:	f1ba 0f00 	cmp.w	sl, #0
 8005004:	db11      	blt.n	800502a <_malloc_r+0x382>
 8005006:	4420      	add	r0, r4
 8005008:	6843      	ldr	r3, [r0, #4]
 800500a:	f043 0301 	orr.w	r3, r3, #1
 800500e:	6043      	str	r3, [r0, #4]
 8005010:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8005014:	4628      	mov	r0, r5
 8005016:	f8c3 c00c 	str.w	ip, [r3, #12]
 800501a:	f8cc 3008 	str.w	r3, [ip, #8]
 800501e:	f000 f893 	bl	8005148 <__malloc_unlock>
 8005022:	4620      	mov	r0, r4
 8005024:	b003      	add	sp, #12
 8005026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800502a:	4664      	mov	r4, ip
 800502c:	e706      	b.n	8004e3c <_malloc_r+0x194>
 800502e:	f858 0908 	ldr.w	r0, [r8], #-8
 8005032:	3b01      	subs	r3, #1
 8005034:	4540      	cmp	r0, r8
 8005036:	f43f af0b 	beq.w	8004e50 <_malloc_r+0x1a8>
 800503a:	e710      	b.n	8004e5e <_malloc_r+0x1b6>
 800503c:	3304      	adds	r3, #4
 800503e:	0052      	lsls	r2, r2, #1
 8005040:	4210      	tst	r0, r2
 8005042:	d0fb      	beq.n	800503c <_malloc_r+0x394>
 8005044:	e6f4      	b.n	8004e30 <_malloc_r+0x188>
 8005046:	4673      	mov	r3, lr
 8005048:	e7fa      	b.n	8005040 <_malloc_r+0x398>
 800504a:	6810      	ldr	r0, [r2, #0]
 800504c:	3001      	adds	r0, #1
 800504e:	bf1b      	ittet	ne
 8005050:	1ae3      	subne	r3, r4, r3
 8005052:	4473      	addne	r3, lr
 8005054:	6014      	streq	r4, [r2, #0]
 8005056:	f8ca 3000 	strne.w	r3, [sl]
 800505a:	f014 0307 	ands.w	r3, r4, #7
 800505e:	bf0e      	itee	eq
 8005060:	4618      	moveq	r0, r3
 8005062:	f1c3 0008 	rsbne	r0, r3, #8
 8005066:	1824      	addne	r4, r4, r0
 8005068:	1862      	adds	r2, r4, r1
 800506a:	ea02 010c 	and.w	r1, r2, ip
 800506e:	4480      	add	r8, r0
 8005070:	eba8 0801 	sub.w	r8, r8, r1
 8005074:	ea08 080c 	and.w	r8, r8, ip
 8005078:	4641      	mov	r1, r8
 800507a:	4628      	mov	r0, r5
 800507c:	9301      	str	r3, [sp, #4]
 800507e:	9200      	str	r2, [sp, #0]
 8005080:	f7fc fdc8 	bl	8001c14 <_sbrk_r>
 8005084:	1c43      	adds	r3, r0, #1
 8005086:	e9dd 2300 	ldrd	r2, r3, [sp]
 800508a:	d105      	bne.n	8005098 <_malloc_r+0x3f0>
 800508c:	b32b      	cbz	r3, 80050da <_malloc_r+0x432>
 800508e:	f04f 0800 	mov.w	r8, #0
 8005092:	f1a3 0008 	sub.w	r0, r3, #8
 8005096:	4410      	add	r0, r2
 8005098:	f8da 2000 	ldr.w	r2, [sl]
 800509c:	1b00      	subs	r0, r0, r4
 800509e:	4440      	add	r0, r8
 80050a0:	4442      	add	r2, r8
 80050a2:	f040 0001 	orr.w	r0, r0, #1
 80050a6:	45b3      	cmp	fp, r6
 80050a8:	60b4      	str	r4, [r6, #8]
 80050aa:	f8ca 2000 	str.w	r2, [sl]
 80050ae:	6060      	str	r0, [r4, #4]
 80050b0:	f43f af28 	beq.w	8004f04 <_malloc_r+0x25c>
 80050b4:	f1b9 0f0f 	cmp.w	r9, #15
 80050b8:	d812      	bhi.n	80050e0 <_malloc_r+0x438>
 80050ba:	2301      	movs	r3, #1
 80050bc:	6063      	str	r3, [r4, #4]
 80050be:	68b3      	ldr	r3, [r6, #8]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	f023 0303 	bic.w	r3, r3, #3
 80050c6:	42bb      	cmp	r3, r7
 80050c8:	eba3 0207 	sub.w	r2, r3, r7
 80050cc:	d301      	bcc.n	80050d2 <_malloc_r+0x42a>
 80050ce:	2a0f      	cmp	r2, #15
 80050d0:	dc21      	bgt.n	8005116 <_malloc_r+0x46e>
 80050d2:	4628      	mov	r0, r5
 80050d4:	f000 f838 	bl	8005148 <__malloc_unlock>
 80050d8:	e5f2      	b.n	8004cc0 <_malloc_r+0x18>
 80050da:	4610      	mov	r0, r2
 80050dc:	4698      	mov	r8, r3
 80050de:	e7db      	b.n	8005098 <_malloc_r+0x3f0>
 80050e0:	2205      	movs	r2, #5
 80050e2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80050e6:	f1a9 090c 	sub.w	r9, r9, #12
 80050ea:	f029 0907 	bic.w	r9, r9, #7
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	ea43 0309 	orr.w	r3, r3, r9
 80050f6:	f8cb 3004 	str.w	r3, [fp, #4]
 80050fa:	f1b9 0f0f 	cmp.w	r9, #15
 80050fe:	eb0b 0309 	add.w	r3, fp, r9
 8005102:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8005106:	f67f aefd 	bls.w	8004f04 <_malloc_r+0x25c>
 800510a:	4628      	mov	r0, r5
 800510c:	f10b 0108 	add.w	r1, fp, #8
 8005110:	f003 fdf6 	bl	8008d00 <_free_r>
 8005114:	e6f6      	b.n	8004f04 <_malloc_r+0x25c>
 8005116:	68b4      	ldr	r4, [r6, #8]
 8005118:	f047 0301 	orr.w	r3, r7, #1
 800511c:	f042 0201 	orr.w	r2, r2, #1
 8005120:	4427      	add	r7, r4
 8005122:	6063      	str	r3, [r4, #4]
 8005124:	60b7      	str	r7, [r6, #8]
 8005126:	607a      	str	r2, [r7, #4]
 8005128:	e5ef      	b.n	8004d0a <_malloc_r+0x62>
 800512a:	bf00      	nop

0800512c <memset>:
 800512c:	4603      	mov	r3, r0
 800512e:	4402      	add	r2, r0
 8005130:	4293      	cmp	r3, r2
 8005132:	d100      	bne.n	8005136 <memset+0xa>
 8005134:	4770      	bx	lr
 8005136:	f803 1b01 	strb.w	r1, [r3], #1
 800513a:	e7f9      	b.n	8005130 <memset+0x4>

0800513c <__malloc_lock>:
 800513c:	4801      	ldr	r0, [pc, #4]	; (8005144 <__malloc_lock+0x8>)
 800513e:	f004 b80f 	b.w	8009160 <__retarget_lock_acquire_recursive>
 8005142:	bf00      	nop
 8005144:	20000fc8 	.word	0x20000fc8

08005148 <__malloc_unlock>:
 8005148:	4801      	ldr	r0, [pc, #4]	; (8005150 <__malloc_unlock+0x8>)
 800514a:	f004 b80a 	b.w	8009162 <__retarget_lock_release_recursive>
 800514e:	bf00      	nop
 8005150:	20000fc8 	.word	0x20000fc8

08005154 <printf>:
 8005154:	b40f      	push	{r0, r1, r2, r3}
 8005156:	b507      	push	{r0, r1, r2, lr}
 8005158:	4906      	ldr	r1, [pc, #24]	; (8005174 <printf+0x20>)
 800515a:	ab04      	add	r3, sp, #16
 800515c:	6808      	ldr	r0, [r1, #0]
 800515e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005162:	6881      	ldr	r1, [r0, #8]
 8005164:	9301      	str	r3, [sp, #4]
 8005166:	f001 faf1 	bl	800674c <_vfprintf_r>
 800516a:	b003      	add	sp, #12
 800516c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005170:	b004      	add	sp, #16
 8005172:	4770      	bx	lr
 8005174:	2000002c 	.word	0x2000002c

08005178 <_puts_r>:
 8005178:	b530      	push	{r4, r5, lr}
 800517a:	4605      	mov	r5, r0
 800517c:	b089      	sub	sp, #36	; 0x24
 800517e:	4608      	mov	r0, r1
 8005180:	460c      	mov	r4, r1
 8005182:	f7fa ffe5 	bl	8000150 <strlen>
 8005186:	4b1e      	ldr	r3, [pc, #120]	; (8005200 <_puts_r+0x88>)
 8005188:	e9cd 4004 	strd	r4, r0, [sp, #16]
 800518c:	9306      	str	r3, [sp, #24]
 800518e:	2301      	movs	r3, #1
 8005190:	4418      	add	r0, r3
 8005192:	9307      	str	r3, [sp, #28]
 8005194:	ab04      	add	r3, sp, #16
 8005196:	9301      	str	r3, [sp, #4]
 8005198:	2302      	movs	r3, #2
 800519a:	9302      	str	r3, [sp, #8]
 800519c:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800519e:	68ac      	ldr	r4, [r5, #8]
 80051a0:	9003      	str	r0, [sp, #12]
 80051a2:	b913      	cbnz	r3, 80051aa <_puts_r+0x32>
 80051a4:	4628      	mov	r0, r5
 80051a6:	f003 fd1b 	bl	8008be0 <__sinit>
 80051aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051ac:	07db      	lsls	r3, r3, #31
 80051ae:	d405      	bmi.n	80051bc <_puts_r+0x44>
 80051b0:	89a3      	ldrh	r3, [r4, #12]
 80051b2:	0598      	lsls	r0, r3, #22
 80051b4:	d402      	bmi.n	80051bc <_puts_r+0x44>
 80051b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80051b8:	f003 ffd2 	bl	8009160 <__retarget_lock_acquire_recursive>
 80051bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051c0:	0499      	lsls	r1, r3, #18
 80051c2:	d406      	bmi.n	80051d2 <_puts_r+0x5a>
 80051c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80051c8:	81a3      	strh	r3, [r4, #12]
 80051ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051d0:	6663      	str	r3, [r4, #100]	; 0x64
 80051d2:	4628      	mov	r0, r5
 80051d4:	aa01      	add	r2, sp, #4
 80051d6:	4621      	mov	r1, r4
 80051d8:	f003 fe52 	bl	8008e80 <__sfvwrite_r>
 80051dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051de:	2800      	cmp	r0, #0
 80051e0:	bf14      	ite	ne
 80051e2:	f04f 35ff 	movne.w	r5, #4294967295
 80051e6:	250a      	moveq	r5, #10
 80051e8:	07da      	lsls	r2, r3, #31
 80051ea:	d405      	bmi.n	80051f8 <_puts_r+0x80>
 80051ec:	89a3      	ldrh	r3, [r4, #12]
 80051ee:	059b      	lsls	r3, r3, #22
 80051f0:	d402      	bmi.n	80051f8 <_puts_r+0x80>
 80051f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80051f4:	f003 ffb5 	bl	8009162 <__retarget_lock_release_recursive>
 80051f8:	4628      	mov	r0, r5
 80051fa:	b009      	add	sp, #36	; 0x24
 80051fc:	bd30      	pop	{r4, r5, pc}
 80051fe:	bf00      	nop
 8005200:	0800b6fe 	.word	0x0800b6fe

08005204 <puts>:
 8005204:	4b02      	ldr	r3, [pc, #8]	; (8005210 <puts+0xc>)
 8005206:	4601      	mov	r1, r0
 8005208:	6818      	ldr	r0, [r3, #0]
 800520a:	f7ff bfb5 	b.w	8005178 <_puts_r>
 800520e:	bf00      	nop
 8005210:	2000002c 	.word	0x2000002c

08005214 <setvbuf>:
 8005214:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005218:	461d      	mov	r5, r3
 800521a:	4b59      	ldr	r3, [pc, #356]	; (8005380 <setvbuf+0x16c>)
 800521c:	4604      	mov	r4, r0
 800521e:	681f      	ldr	r7, [r3, #0]
 8005220:	460e      	mov	r6, r1
 8005222:	4690      	mov	r8, r2
 8005224:	b127      	cbz	r7, 8005230 <setvbuf+0x1c>
 8005226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005228:	b913      	cbnz	r3, 8005230 <setvbuf+0x1c>
 800522a:	4638      	mov	r0, r7
 800522c:	f003 fcd8 	bl	8008be0 <__sinit>
 8005230:	f1b8 0f02 	cmp.w	r8, #2
 8005234:	d006      	beq.n	8005244 <setvbuf+0x30>
 8005236:	f1b8 0f01 	cmp.w	r8, #1
 800523a:	f200 809b 	bhi.w	8005374 <setvbuf+0x160>
 800523e:	2d00      	cmp	r5, #0
 8005240:	f2c0 8098 	blt.w	8005374 <setvbuf+0x160>
 8005244:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005246:	07db      	lsls	r3, r3, #31
 8005248:	d405      	bmi.n	8005256 <setvbuf+0x42>
 800524a:	89a3      	ldrh	r3, [r4, #12]
 800524c:	0598      	lsls	r0, r3, #22
 800524e:	d402      	bmi.n	8005256 <setvbuf+0x42>
 8005250:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005252:	f003 ff85 	bl	8009160 <__retarget_lock_acquire_recursive>
 8005256:	4621      	mov	r1, r4
 8005258:	4638      	mov	r0, r7
 800525a:	f003 fc55 	bl	8008b08 <_fflush_r>
 800525e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005260:	b141      	cbz	r1, 8005274 <setvbuf+0x60>
 8005262:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8005266:	4299      	cmp	r1, r3
 8005268:	d002      	beq.n	8005270 <setvbuf+0x5c>
 800526a:	4638      	mov	r0, r7
 800526c:	f003 fd48 	bl	8008d00 <_free_r>
 8005270:	2300      	movs	r3, #0
 8005272:	6323      	str	r3, [r4, #48]	; 0x30
 8005274:	2300      	movs	r3, #0
 8005276:	61a3      	str	r3, [r4, #24]
 8005278:	6063      	str	r3, [r4, #4]
 800527a:	89a3      	ldrh	r3, [r4, #12]
 800527c:	0619      	lsls	r1, r3, #24
 800527e:	d503      	bpl.n	8005288 <setvbuf+0x74>
 8005280:	4638      	mov	r0, r7
 8005282:	6921      	ldr	r1, [r4, #16]
 8005284:	f003 fd3c 	bl	8008d00 <_free_r>
 8005288:	89a3      	ldrh	r3, [r4, #12]
 800528a:	f1b8 0f02 	cmp.w	r8, #2
 800528e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005292:	f023 0303 	bic.w	r3, r3, #3
 8005296:	81a3      	strh	r3, [r4, #12]
 8005298:	d068      	beq.n	800536c <setvbuf+0x158>
 800529a:	ab01      	add	r3, sp, #4
 800529c:	466a      	mov	r2, sp
 800529e:	4621      	mov	r1, r4
 80052a0:	4638      	mov	r0, r7
 80052a2:	f003 ff5f 	bl	8009164 <__swhatbuf_r>
 80052a6:	89a3      	ldrh	r3, [r4, #12]
 80052a8:	4318      	orrs	r0, r3
 80052aa:	81a0      	strh	r0, [r4, #12]
 80052ac:	bb35      	cbnz	r5, 80052fc <setvbuf+0xe8>
 80052ae:	9d00      	ldr	r5, [sp, #0]
 80052b0:	4628      	mov	r0, r5
 80052b2:	f7ff fcf1 	bl	8004c98 <malloc>
 80052b6:	4606      	mov	r6, r0
 80052b8:	2800      	cmp	r0, #0
 80052ba:	d152      	bne.n	8005362 <setvbuf+0x14e>
 80052bc:	f8dd 9000 	ldr.w	r9, [sp]
 80052c0:	45a9      	cmp	r9, r5
 80052c2:	d147      	bne.n	8005354 <setvbuf+0x140>
 80052c4:	f04f 35ff 	mov.w	r5, #4294967295
 80052c8:	2200      	movs	r2, #0
 80052ca:	60a2      	str	r2, [r4, #8]
 80052cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052d0:	6022      	str	r2, [r4, #0]
 80052d2:	6122      	str	r2, [r4, #16]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052da:	6162      	str	r2, [r4, #20]
 80052dc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80052de:	f043 0302 	orr.w	r3, r3, #2
 80052e2:	07d2      	lsls	r2, r2, #31
 80052e4:	81a3      	strh	r3, [r4, #12]
 80052e6:	d405      	bmi.n	80052f4 <setvbuf+0xe0>
 80052e8:	f413 7f00 	tst.w	r3, #512	; 0x200
 80052ec:	d102      	bne.n	80052f4 <setvbuf+0xe0>
 80052ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052f0:	f003 ff37 	bl	8009162 <__retarget_lock_release_recursive>
 80052f4:	4628      	mov	r0, r5
 80052f6:	b003      	add	sp, #12
 80052f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80052fc:	2e00      	cmp	r6, #0
 80052fe:	d0d7      	beq.n	80052b0 <setvbuf+0x9c>
 8005300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005302:	b913      	cbnz	r3, 800530a <setvbuf+0xf6>
 8005304:	4638      	mov	r0, r7
 8005306:	f003 fc6b 	bl	8008be0 <__sinit>
 800530a:	9b00      	ldr	r3, [sp, #0]
 800530c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005310:	42ab      	cmp	r3, r5
 8005312:	bf18      	it	ne
 8005314:	89a3      	ldrhne	r3, [r4, #12]
 8005316:	6026      	str	r6, [r4, #0]
 8005318:	bf1c      	itt	ne
 800531a:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800531e:	81a3      	strhne	r3, [r4, #12]
 8005320:	f1b8 0f01 	cmp.w	r8, #1
 8005324:	bf02      	ittt	eq
 8005326:	89a3      	ldrheq	r3, [r4, #12]
 8005328:	f043 0301 	orreq.w	r3, r3, #1
 800532c:	81a3      	strheq	r3, [r4, #12]
 800532e:	89a2      	ldrh	r2, [r4, #12]
 8005330:	f012 0308 	ands.w	r3, r2, #8
 8005334:	d01c      	beq.n	8005370 <setvbuf+0x15c>
 8005336:	07d3      	lsls	r3, r2, #31
 8005338:	bf41      	itttt	mi
 800533a:	2300      	movmi	r3, #0
 800533c:	426d      	negmi	r5, r5
 800533e:	60a3      	strmi	r3, [r4, #8]
 8005340:	61a5      	strmi	r5, [r4, #24]
 8005342:	bf58      	it	pl
 8005344:	60a5      	strpl	r5, [r4, #8]
 8005346:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005348:	f015 0501 	ands.w	r5, r5, #1
 800534c:	d115      	bne.n	800537a <setvbuf+0x166>
 800534e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8005352:	e7cb      	b.n	80052ec <setvbuf+0xd8>
 8005354:	4648      	mov	r0, r9
 8005356:	f7ff fc9f 	bl	8004c98 <malloc>
 800535a:	4606      	mov	r6, r0
 800535c:	2800      	cmp	r0, #0
 800535e:	d0b1      	beq.n	80052c4 <setvbuf+0xb0>
 8005360:	464d      	mov	r5, r9
 8005362:	89a3      	ldrh	r3, [r4, #12]
 8005364:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005368:	81a3      	strh	r3, [r4, #12]
 800536a:	e7c9      	b.n	8005300 <setvbuf+0xec>
 800536c:	2500      	movs	r5, #0
 800536e:	e7ab      	b.n	80052c8 <setvbuf+0xb4>
 8005370:	60a3      	str	r3, [r4, #8]
 8005372:	e7e8      	b.n	8005346 <setvbuf+0x132>
 8005374:	f04f 35ff 	mov.w	r5, #4294967295
 8005378:	e7bc      	b.n	80052f4 <setvbuf+0xe0>
 800537a:	2500      	movs	r5, #0
 800537c:	e7ba      	b.n	80052f4 <setvbuf+0xe0>
 800537e:	bf00      	nop
 8005380:	2000002c 	.word	0x2000002c

08005384 <_svfprintf_r>:
 8005384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005388:	b0d3      	sub	sp, #332	; 0x14c
 800538a:	468b      	mov	fp, r1
 800538c:	9207      	str	r2, [sp, #28]
 800538e:	461e      	mov	r6, r3
 8005390:	4681      	mov	r9, r0
 8005392:	f003 fedf 	bl	8009154 <_localeconv_r>
 8005396:	6803      	ldr	r3, [r0, #0]
 8005398:	4618      	mov	r0, r3
 800539a:	9318      	str	r3, [sp, #96]	; 0x60
 800539c:	f7fa fed8 	bl	8000150 <strlen>
 80053a0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80053a4:	9012      	str	r0, [sp, #72]	; 0x48
 80053a6:	061a      	lsls	r2, r3, #24
 80053a8:	d518      	bpl.n	80053dc <_svfprintf_r+0x58>
 80053aa:	f8db 3010 	ldr.w	r3, [fp, #16]
 80053ae:	b9ab      	cbnz	r3, 80053dc <_svfprintf_r+0x58>
 80053b0:	2140      	movs	r1, #64	; 0x40
 80053b2:	4648      	mov	r0, r9
 80053b4:	f7ff fc78 	bl	8004ca8 <_malloc_r>
 80053b8:	f8cb 0000 	str.w	r0, [fp]
 80053bc:	f8cb 0010 	str.w	r0, [fp, #16]
 80053c0:	b948      	cbnz	r0, 80053d6 <_svfprintf_r+0x52>
 80053c2:	230c      	movs	r3, #12
 80053c4:	f8c9 3000 	str.w	r3, [r9]
 80053c8:	f04f 33ff 	mov.w	r3, #4294967295
 80053cc:	9313      	str	r3, [sp, #76]	; 0x4c
 80053ce:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80053d0:	b053      	add	sp, #332	; 0x14c
 80053d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053d6:	2340      	movs	r3, #64	; 0x40
 80053d8:	f8cb 3014 	str.w	r3, [fp, #20]
 80053dc:	2500      	movs	r5, #0
 80053de:	2200      	movs	r2, #0
 80053e0:	2300      	movs	r3, #0
 80053e2:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 80053e6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80053ea:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 80053ee:	ac29      	add	r4, sp, #164	; 0xa4
 80053f0:	9426      	str	r4, [sp, #152]	; 0x98
 80053f2:	9508      	str	r5, [sp, #32]
 80053f4:	950e      	str	r5, [sp, #56]	; 0x38
 80053f6:	9516      	str	r5, [sp, #88]	; 0x58
 80053f8:	9519      	str	r5, [sp, #100]	; 0x64
 80053fa:	9513      	str	r5, [sp, #76]	; 0x4c
 80053fc:	9b07      	ldr	r3, [sp, #28]
 80053fe:	461d      	mov	r5, r3
 8005400:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005404:	b10a      	cbz	r2, 800540a <_svfprintf_r+0x86>
 8005406:	2a25      	cmp	r2, #37	; 0x25
 8005408:	d1f9      	bne.n	80053fe <_svfprintf_r+0x7a>
 800540a:	9b07      	ldr	r3, [sp, #28]
 800540c:	1aef      	subs	r7, r5, r3
 800540e:	d00d      	beq.n	800542c <_svfprintf_r+0xa8>
 8005410:	e9c4 3700 	strd	r3, r7, [r4]
 8005414:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005416:	443b      	add	r3, r7
 8005418:	9328      	str	r3, [sp, #160]	; 0xa0
 800541a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800541c:	3301      	adds	r3, #1
 800541e:	2b07      	cmp	r3, #7
 8005420:	9327      	str	r3, [sp, #156]	; 0x9c
 8005422:	dc78      	bgt.n	8005516 <_svfprintf_r+0x192>
 8005424:	3408      	adds	r4, #8
 8005426:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005428:	443b      	add	r3, r7
 800542a:	9313      	str	r3, [sp, #76]	; 0x4c
 800542c:	782b      	ldrb	r3, [r5, #0]
 800542e:	2b00      	cmp	r3, #0
 8005430:	f001 8142 	beq.w	80066b8 <_svfprintf_r+0x1334>
 8005434:	2300      	movs	r3, #0
 8005436:	f04f 38ff 	mov.w	r8, #4294967295
 800543a:	469a      	mov	sl, r3
 800543c:	270a      	movs	r7, #10
 800543e:	212b      	movs	r1, #43	; 0x2b
 8005440:	3501      	adds	r5, #1
 8005442:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005446:	9314      	str	r3, [sp, #80]	; 0x50
 8005448:	462a      	mov	r2, r5
 800544a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800544e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005450:	920f      	str	r2, [sp, #60]	; 0x3c
 8005452:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005454:	3b20      	subs	r3, #32
 8005456:	2b5a      	cmp	r3, #90	; 0x5a
 8005458:	f200 85a0 	bhi.w	8005f9c <_svfprintf_r+0xc18>
 800545c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005460:	059e007e 	.word	0x059e007e
 8005464:	0086059e 	.word	0x0086059e
 8005468:	059e059e 	.word	0x059e059e
 800546c:	0065059e 	.word	0x0065059e
 8005470:	059e059e 	.word	0x059e059e
 8005474:	00930089 	.word	0x00930089
 8005478:	0090059e 	.word	0x0090059e
 800547c:	059e0096 	.word	0x059e0096
 8005480:	00b300b0 	.word	0x00b300b0
 8005484:	00b300b3 	.word	0x00b300b3
 8005488:	00b300b3 	.word	0x00b300b3
 800548c:	00b300b3 	.word	0x00b300b3
 8005490:	00b300b3 	.word	0x00b300b3
 8005494:	059e059e 	.word	0x059e059e
 8005498:	059e059e 	.word	0x059e059e
 800549c:	059e059e 	.word	0x059e059e
 80054a0:	011d059e 	.word	0x011d059e
 80054a4:	00e0059e 	.word	0x00e0059e
 80054a8:	011d00f3 	.word	0x011d00f3
 80054ac:	011d011d 	.word	0x011d011d
 80054b0:	059e059e 	.word	0x059e059e
 80054b4:	059e059e 	.word	0x059e059e
 80054b8:	059e00c3 	.word	0x059e00c3
 80054bc:	0471059e 	.word	0x0471059e
 80054c0:	059e059e 	.word	0x059e059e
 80054c4:	04b8059e 	.word	0x04b8059e
 80054c8:	04da059e 	.word	0x04da059e
 80054cc:	059e059e 	.word	0x059e059e
 80054d0:	059e04f9 	.word	0x059e04f9
 80054d4:	059e059e 	.word	0x059e059e
 80054d8:	059e059e 	.word	0x059e059e
 80054dc:	059e059e 	.word	0x059e059e
 80054e0:	011d059e 	.word	0x011d059e
 80054e4:	00e0059e 	.word	0x00e0059e
 80054e8:	011d00f5 	.word	0x011d00f5
 80054ec:	011d011d 	.word	0x011d011d
 80054f0:	00f500c6 	.word	0x00f500c6
 80054f4:	059e00da 	.word	0x059e00da
 80054f8:	059e00d3 	.word	0x059e00d3
 80054fc:	0473044e 	.word	0x0473044e
 8005500:	00da04a7 	.word	0x00da04a7
 8005504:	04b8059e 	.word	0x04b8059e
 8005508:	04dc007c 	.word	0x04dc007c
 800550c:	059e059e 	.word	0x059e059e
 8005510:	059e0516 	.word	0x059e0516
 8005514:	007c      	.short	0x007c
 8005516:	4659      	mov	r1, fp
 8005518:	4648      	mov	r0, r9
 800551a:	aa26      	add	r2, sp, #152	; 0x98
 800551c:	f004 fc2c 	bl	8009d78 <__ssprint_r>
 8005520:	2800      	cmp	r0, #0
 8005522:	f040 8128 	bne.w	8005776 <_svfprintf_r+0x3f2>
 8005526:	ac29      	add	r4, sp, #164	; 0xa4
 8005528:	e77d      	b.n	8005426 <_svfprintf_r+0xa2>
 800552a:	4648      	mov	r0, r9
 800552c:	f003 fe12 	bl	8009154 <_localeconv_r>
 8005530:	6843      	ldr	r3, [r0, #4]
 8005532:	4618      	mov	r0, r3
 8005534:	9319      	str	r3, [sp, #100]	; 0x64
 8005536:	f7fa fe0b 	bl	8000150 <strlen>
 800553a:	9016      	str	r0, [sp, #88]	; 0x58
 800553c:	4648      	mov	r0, r9
 800553e:	f003 fe09 	bl	8009154 <_localeconv_r>
 8005542:	6883      	ldr	r3, [r0, #8]
 8005544:	212b      	movs	r1, #43	; 0x2b
 8005546:	930e      	str	r3, [sp, #56]	; 0x38
 8005548:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800554a:	b12b      	cbz	r3, 8005558 <_svfprintf_r+0x1d4>
 800554c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800554e:	b11b      	cbz	r3, 8005558 <_svfprintf_r+0x1d4>
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	b10b      	cbz	r3, 8005558 <_svfprintf_r+0x1d4>
 8005554:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8005558:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800555a:	e775      	b.n	8005448 <_svfprintf_r+0xc4>
 800555c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1f9      	bne.n	8005558 <_svfprintf_r+0x1d4>
 8005564:	2320      	movs	r3, #32
 8005566:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800556a:	e7f5      	b.n	8005558 <_svfprintf_r+0x1d4>
 800556c:	f04a 0a01 	orr.w	sl, sl, #1
 8005570:	e7f2      	b.n	8005558 <_svfprintf_r+0x1d4>
 8005572:	f856 3b04 	ldr.w	r3, [r6], #4
 8005576:	2b00      	cmp	r3, #0
 8005578:	9314      	str	r3, [sp, #80]	; 0x50
 800557a:	daed      	bge.n	8005558 <_svfprintf_r+0x1d4>
 800557c:	425b      	negs	r3, r3
 800557e:	9314      	str	r3, [sp, #80]	; 0x50
 8005580:	f04a 0a04 	orr.w	sl, sl, #4
 8005584:	e7e8      	b.n	8005558 <_svfprintf_r+0x1d4>
 8005586:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800558a:	e7e5      	b.n	8005558 <_svfprintf_r+0x1d4>
 800558c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800558e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005592:	2b2a      	cmp	r3, #42	; 0x2a
 8005594:	930b      	str	r3, [sp, #44]	; 0x2c
 8005596:	d110      	bne.n	80055ba <_svfprintf_r+0x236>
 8005598:	f856 0b04 	ldr.w	r0, [r6], #4
 800559c:	920f      	str	r2, [sp, #60]	; 0x3c
 800559e:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 80055a2:	e7d9      	b.n	8005558 <_svfprintf_r+0x1d4>
 80055a4:	fb07 3808 	mla	r8, r7, r8, r3
 80055a8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80055ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80055ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055b0:	3b30      	subs	r3, #48	; 0x30
 80055b2:	2b09      	cmp	r3, #9
 80055b4:	d9f6      	bls.n	80055a4 <_svfprintf_r+0x220>
 80055b6:	920f      	str	r2, [sp, #60]	; 0x3c
 80055b8:	e74b      	b.n	8005452 <_svfprintf_r+0xce>
 80055ba:	f04f 0800 	mov.w	r8, #0
 80055be:	e7f6      	b.n	80055ae <_svfprintf_r+0x22a>
 80055c0:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80055c4:	e7c8      	b.n	8005558 <_svfprintf_r+0x1d4>
 80055c6:	2300      	movs	r3, #0
 80055c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80055ca:	9314      	str	r3, [sp, #80]	; 0x50
 80055cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055ce:	9814      	ldr	r0, [sp, #80]	; 0x50
 80055d0:	3b30      	subs	r3, #48	; 0x30
 80055d2:	fb07 3300 	mla	r3, r7, r0, r3
 80055d6:	9314      	str	r3, [sp, #80]	; 0x50
 80055d8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80055dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80055de:	3b30      	subs	r3, #48	; 0x30
 80055e0:	2b09      	cmp	r3, #9
 80055e2:	d9f3      	bls.n	80055cc <_svfprintf_r+0x248>
 80055e4:	e7e7      	b.n	80055b6 <_svfprintf_r+0x232>
 80055e6:	f04a 0a08 	orr.w	sl, sl, #8
 80055ea:	e7b5      	b.n	8005558 <_svfprintf_r+0x1d4>
 80055ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055ee:	781b      	ldrb	r3, [r3, #0]
 80055f0:	2b68      	cmp	r3, #104	; 0x68
 80055f2:	bf01      	itttt	eq
 80055f4:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80055f6:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 80055fa:	3301      	addeq	r3, #1
 80055fc:	930f      	streq	r3, [sp, #60]	; 0x3c
 80055fe:	bf18      	it	ne
 8005600:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8005604:	e7a8      	b.n	8005558 <_svfprintf_r+0x1d4>
 8005606:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005608:	781b      	ldrb	r3, [r3, #0]
 800560a:	2b6c      	cmp	r3, #108	; 0x6c
 800560c:	d105      	bne.n	800561a <_svfprintf_r+0x296>
 800560e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005610:	3301      	adds	r3, #1
 8005612:	930f      	str	r3, [sp, #60]	; 0x3c
 8005614:	f04a 0a20 	orr.w	sl, sl, #32
 8005618:	e79e      	b.n	8005558 <_svfprintf_r+0x1d4>
 800561a:	f04a 0a10 	orr.w	sl, sl, #16
 800561e:	e79b      	b.n	8005558 <_svfprintf_r+0x1d4>
 8005620:	4632      	mov	r2, r6
 8005622:	2000      	movs	r0, #0
 8005624:	f852 3b04 	ldr.w	r3, [r2], #4
 8005628:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800562c:	920a      	str	r2, [sp, #40]	; 0x28
 800562e:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8005632:	ab39      	add	r3, sp, #228	; 0xe4
 8005634:	4607      	mov	r7, r0
 8005636:	f04f 0801 	mov.w	r8, #1
 800563a:	4606      	mov	r6, r0
 800563c:	4605      	mov	r5, r0
 800563e:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8005642:	9307      	str	r3, [sp, #28]
 8005644:	e1a9      	b.n	800599a <_svfprintf_r+0x616>
 8005646:	f04a 0a10 	orr.w	sl, sl, #16
 800564a:	f01a 0f20 	tst.w	sl, #32
 800564e:	d011      	beq.n	8005674 <_svfprintf_r+0x2f0>
 8005650:	3607      	adds	r6, #7
 8005652:	f026 0307 	bic.w	r3, r6, #7
 8005656:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800565a:	930a      	str	r3, [sp, #40]	; 0x28
 800565c:	2e00      	cmp	r6, #0
 800565e:	f177 0300 	sbcs.w	r3, r7, #0
 8005662:	da05      	bge.n	8005670 <_svfprintf_r+0x2ec>
 8005664:	232d      	movs	r3, #45	; 0x2d
 8005666:	4276      	negs	r6, r6
 8005668:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800566c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005670:	2301      	movs	r3, #1
 8005672:	e377      	b.n	8005d64 <_svfprintf_r+0x9e0>
 8005674:	1d33      	adds	r3, r6, #4
 8005676:	f01a 0f10 	tst.w	sl, #16
 800567a:	930a      	str	r3, [sp, #40]	; 0x28
 800567c:	d002      	beq.n	8005684 <_svfprintf_r+0x300>
 800567e:	6836      	ldr	r6, [r6, #0]
 8005680:	17f7      	asrs	r7, r6, #31
 8005682:	e7eb      	b.n	800565c <_svfprintf_r+0x2d8>
 8005684:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005688:	6836      	ldr	r6, [r6, #0]
 800568a:	d001      	beq.n	8005690 <_svfprintf_r+0x30c>
 800568c:	b236      	sxth	r6, r6
 800568e:	e7f7      	b.n	8005680 <_svfprintf_r+0x2fc>
 8005690:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005694:	bf18      	it	ne
 8005696:	b276      	sxtbne	r6, r6
 8005698:	e7f2      	b.n	8005680 <_svfprintf_r+0x2fc>
 800569a:	3607      	adds	r6, #7
 800569c:	f026 0307 	bic.w	r3, r6, #7
 80056a0:	4619      	mov	r1, r3
 80056a2:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80056a6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80056aa:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80056ae:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80056b2:	910a      	str	r1, [sp, #40]	; 0x28
 80056b4:	f04f 32ff 	mov.w	r2, #4294967295
 80056b8:	4630      	mov	r0, r6
 80056ba:	4629      	mov	r1, r5
 80056bc:	4b32      	ldr	r3, [pc, #200]	; (8005788 <_svfprintf_r+0x404>)
 80056be:	f7fb f9a5 	bl	8000a0c <__aeabi_dcmpun>
 80056c2:	bb08      	cbnz	r0, 8005708 <_svfprintf_r+0x384>
 80056c4:	f04f 32ff 	mov.w	r2, #4294967295
 80056c8:	4630      	mov	r0, r6
 80056ca:	4629      	mov	r1, r5
 80056cc:	4b2e      	ldr	r3, [pc, #184]	; (8005788 <_svfprintf_r+0x404>)
 80056ce:	f7fb f97f 	bl	80009d0 <__aeabi_dcmple>
 80056d2:	b9c8      	cbnz	r0, 8005708 <_svfprintf_r+0x384>
 80056d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80056d8:	2200      	movs	r2, #0
 80056da:	2300      	movs	r3, #0
 80056dc:	f7fb f96e 	bl	80009bc <__aeabi_dcmplt>
 80056e0:	b110      	cbz	r0, 80056e8 <_svfprintf_r+0x364>
 80056e2:	232d      	movs	r3, #45	; 0x2d
 80056e4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80056e8:	4a28      	ldr	r2, [pc, #160]	; (800578c <_svfprintf_r+0x408>)
 80056ea:	4829      	ldr	r0, [pc, #164]	; (8005790 <_svfprintf_r+0x40c>)
 80056ec:	4613      	mov	r3, r2
 80056ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056f0:	2700      	movs	r7, #0
 80056f2:	2947      	cmp	r1, #71	; 0x47
 80056f4:	bfc8      	it	gt
 80056f6:	4603      	movgt	r3, r0
 80056f8:	f04f 0803 	mov.w	r8, #3
 80056fc:	9307      	str	r3, [sp, #28]
 80056fe:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8005702:	463e      	mov	r6, r7
 8005704:	f000 bc24 	b.w	8005f50 <_svfprintf_r+0xbcc>
 8005708:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800570c:	4610      	mov	r0, r2
 800570e:	4619      	mov	r1, r3
 8005710:	f7fb f97c 	bl	8000a0c <__aeabi_dcmpun>
 8005714:	4607      	mov	r7, r0
 8005716:	b148      	cbz	r0, 800572c <_svfprintf_r+0x3a8>
 8005718:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800571a:	4a1e      	ldr	r2, [pc, #120]	; (8005794 <_svfprintf_r+0x410>)
 800571c:	2b00      	cmp	r3, #0
 800571e:	bfb8      	it	lt
 8005720:	232d      	movlt	r3, #45	; 0x2d
 8005722:	481d      	ldr	r0, [pc, #116]	; (8005798 <_svfprintf_r+0x414>)
 8005724:	bfb8      	it	lt
 8005726:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800572a:	e7df      	b.n	80056ec <_svfprintf_r+0x368>
 800572c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800572e:	f023 0320 	bic.w	r3, r3, #32
 8005732:	2b41      	cmp	r3, #65	; 0x41
 8005734:	930c      	str	r3, [sp, #48]	; 0x30
 8005736:	d131      	bne.n	800579c <_svfprintf_r+0x418>
 8005738:	2330      	movs	r3, #48	; 0x30
 800573a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800573e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005740:	f04a 0a02 	orr.w	sl, sl, #2
 8005744:	2b61      	cmp	r3, #97	; 0x61
 8005746:	bf0c      	ite	eq
 8005748:	2378      	moveq	r3, #120	; 0x78
 800574a:	2358      	movne	r3, #88	; 0x58
 800574c:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8005750:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8005754:	f340 81fa 	ble.w	8005b4c <_svfprintf_r+0x7c8>
 8005758:	4648      	mov	r0, r9
 800575a:	f108 0101 	add.w	r1, r8, #1
 800575e:	f7ff faa3 	bl	8004ca8 <_malloc_r>
 8005762:	9007      	str	r0, [sp, #28]
 8005764:	2800      	cmp	r0, #0
 8005766:	f040 81f4 	bne.w	8005b52 <_svfprintf_r+0x7ce>
 800576a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800576e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005772:	f8ab 300c 	strh.w	r3, [fp, #12]
 8005776:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800577a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800577e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005780:	bf18      	it	ne
 8005782:	f04f 33ff 	movne.w	r3, #4294967295
 8005786:	e621      	b.n	80053cc <_svfprintf_r+0x48>
 8005788:	7fefffff 	.word	0x7fefffff
 800578c:	0800b454 	.word	0x0800b454
 8005790:	0800b458 	.word	0x0800b458
 8005794:	0800b45c 	.word	0x0800b45c
 8005798:	0800b460 	.word	0x0800b460
 800579c:	f1b8 3fff 	cmp.w	r8, #4294967295
 80057a0:	f000 81d9 	beq.w	8005b56 <_svfprintf_r+0x7d2>
 80057a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057a6:	2b47      	cmp	r3, #71	; 0x47
 80057a8:	d105      	bne.n	80057b6 <_svfprintf_r+0x432>
 80057aa:	f1b8 0f00 	cmp.w	r8, #0
 80057ae:	d102      	bne.n	80057b6 <_svfprintf_r+0x432>
 80057b0:	4647      	mov	r7, r8
 80057b2:	f04f 0801 	mov.w	r8, #1
 80057b6:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80057ba:	9315      	str	r3, [sp, #84]	; 0x54
 80057bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80057be:	1e1d      	subs	r5, r3, #0
 80057c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80057c2:	9308      	str	r3, [sp, #32]
 80057c4:	bfb7      	itett	lt
 80057c6:	462b      	movlt	r3, r5
 80057c8:	2300      	movge	r3, #0
 80057ca:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80057ce:	232d      	movlt	r3, #45	; 0x2d
 80057d0:	931c      	str	r3, [sp, #112]	; 0x70
 80057d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057d4:	2b41      	cmp	r3, #65	; 0x41
 80057d6:	f040 81d7 	bne.w	8005b88 <_svfprintf_r+0x804>
 80057da:	aa20      	add	r2, sp, #128	; 0x80
 80057dc:	4629      	mov	r1, r5
 80057de:	9808      	ldr	r0, [sp, #32]
 80057e0:	f004 fa40 	bl	8009c64 <frexp>
 80057e4:	2200      	movs	r2, #0
 80057e6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80057ea:	f7fa fe75 	bl	80004d8 <__aeabi_dmul>
 80057ee:	4602      	mov	r2, r0
 80057f0:	460b      	mov	r3, r1
 80057f2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80057f6:	2200      	movs	r2, #0
 80057f8:	2300      	movs	r3, #0
 80057fa:	f7fb f8d5 	bl	80009a8 <__aeabi_dcmpeq>
 80057fe:	b108      	cbz	r0, 8005804 <_svfprintf_r+0x480>
 8005800:	2301      	movs	r3, #1
 8005802:	9320      	str	r3, [sp, #128]	; 0x80
 8005804:	4eb4      	ldr	r6, [pc, #720]	; (8005ad8 <_svfprintf_r+0x754>)
 8005806:	4bb5      	ldr	r3, [pc, #724]	; (8005adc <_svfprintf_r+0x758>)
 8005808:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800580a:	9d07      	ldr	r5, [sp, #28]
 800580c:	2a61      	cmp	r2, #97	; 0x61
 800580e:	bf18      	it	ne
 8005810:	461e      	movne	r6, r3
 8005812:	9617      	str	r6, [sp, #92]	; 0x5c
 8005814:	f108 36ff 	add.w	r6, r8, #4294967295
 8005818:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800581c:	2200      	movs	r2, #0
 800581e:	4bb0      	ldr	r3, [pc, #704]	; (8005ae0 <_svfprintf_r+0x75c>)
 8005820:	f7fa fe5a 	bl	80004d8 <__aeabi_dmul>
 8005824:	4602      	mov	r2, r0
 8005826:	460b      	mov	r3, r1
 8005828:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800582c:	f7fb f904 	bl	8000a38 <__aeabi_d2iz>
 8005830:	901d      	str	r0, [sp, #116]	; 0x74
 8005832:	f7fa fde7 	bl	8000404 <__aeabi_i2d>
 8005836:	4602      	mov	r2, r0
 8005838:	460b      	mov	r3, r1
 800583a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800583e:	f7fa fc93 	bl	8000168 <__aeabi_dsub>
 8005842:	4602      	mov	r2, r0
 8005844:	460b      	mov	r3, r1
 8005846:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800584a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800584c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800584e:	960d      	str	r6, [sp, #52]	; 0x34
 8005850:	5c9b      	ldrb	r3, [r3, r2]
 8005852:	f805 3b01 	strb.w	r3, [r5], #1
 8005856:	1c73      	adds	r3, r6, #1
 8005858:	d006      	beq.n	8005868 <_svfprintf_r+0x4e4>
 800585a:	2200      	movs	r2, #0
 800585c:	2300      	movs	r3, #0
 800585e:	3e01      	subs	r6, #1
 8005860:	f7fb f8a2 	bl	80009a8 <__aeabi_dcmpeq>
 8005864:	2800      	cmp	r0, #0
 8005866:	d0d7      	beq.n	8005818 <_svfprintf_r+0x494>
 8005868:	2200      	movs	r2, #0
 800586a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800586e:	4b9d      	ldr	r3, [pc, #628]	; (8005ae4 <_svfprintf_r+0x760>)
 8005870:	f7fb f8c2 	bl	80009f8 <__aeabi_dcmpgt>
 8005874:	b960      	cbnz	r0, 8005890 <_svfprintf_r+0x50c>
 8005876:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800587a:	2200      	movs	r2, #0
 800587c:	4b99      	ldr	r3, [pc, #612]	; (8005ae4 <_svfprintf_r+0x760>)
 800587e:	f7fb f893 	bl	80009a8 <__aeabi_dcmpeq>
 8005882:	2800      	cmp	r0, #0
 8005884:	f000 817b 	beq.w	8005b7e <_svfprintf_r+0x7fa>
 8005888:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800588a:	07d8      	lsls	r0, r3, #31
 800588c:	f140 8177 	bpl.w	8005b7e <_svfprintf_r+0x7fa>
 8005890:	2030      	movs	r0, #48	; 0x30
 8005892:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005894:	9524      	str	r5, [sp, #144]	; 0x90
 8005896:	7bd9      	ldrb	r1, [r3, #15]
 8005898:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800589a:	1e53      	subs	r3, r2, #1
 800589c:	9324      	str	r3, [sp, #144]	; 0x90
 800589e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80058a2:	428b      	cmp	r3, r1
 80058a4:	f000 815a 	beq.w	8005b5c <_svfprintf_r+0x7d8>
 80058a8:	2b39      	cmp	r3, #57	; 0x39
 80058aa:	bf0b      	itete	eq
 80058ac:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80058ae:	3301      	addne	r3, #1
 80058b0:	7a9b      	ldrbeq	r3, [r3, #10]
 80058b2:	b2db      	uxtbne	r3, r3
 80058b4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80058b8:	9b07      	ldr	r3, [sp, #28]
 80058ba:	1aeb      	subs	r3, r5, r3
 80058bc:	9308      	str	r3, [sp, #32]
 80058be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058c0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80058c2:	2b47      	cmp	r3, #71	; 0x47
 80058c4:	f040 81ad 	bne.w	8005c22 <_svfprintf_r+0x89e>
 80058c8:	1ce9      	adds	r1, r5, #3
 80058ca:	db02      	blt.n	80058d2 <_svfprintf_r+0x54e>
 80058cc:	45a8      	cmp	r8, r5
 80058ce:	f280 81cf 	bge.w	8005c70 <_svfprintf_r+0x8ec>
 80058d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058d4:	3b02      	subs	r3, #2
 80058d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80058d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80058da:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80058de:	f021 0120 	bic.w	r1, r1, #32
 80058e2:	2941      	cmp	r1, #65	; 0x41
 80058e4:	bf08      	it	eq
 80058e6:	320f      	addeq	r2, #15
 80058e8:	f105 33ff 	add.w	r3, r5, #4294967295
 80058ec:	bf06      	itte	eq
 80058ee:	b2d2      	uxtbeq	r2, r2
 80058f0:	2101      	moveq	r1, #1
 80058f2:	2100      	movne	r1, #0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80058fa:	bfb4      	ite	lt
 80058fc:	222d      	movlt	r2, #45	; 0x2d
 80058fe:	222b      	movge	r2, #43	; 0x2b
 8005900:	9320      	str	r3, [sp, #128]	; 0x80
 8005902:	bfb8      	it	lt
 8005904:	f1c5 0301 	rsblt	r3, r5, #1
 8005908:	2b09      	cmp	r3, #9
 800590a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800590e:	f340 819e 	ble.w	8005c4e <_svfprintf_r+0x8ca>
 8005912:	260a      	movs	r6, #10
 8005914:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8005918:	fb93 f5f6 	sdiv	r5, r3, r6
 800591c:	4611      	mov	r1, r2
 800591e:	fb06 3015 	mls	r0, r6, r5, r3
 8005922:	3030      	adds	r0, #48	; 0x30
 8005924:	f801 0c01 	strb.w	r0, [r1, #-1]
 8005928:	4618      	mov	r0, r3
 800592a:	2863      	cmp	r0, #99	; 0x63
 800592c:	462b      	mov	r3, r5
 800592e:	f102 32ff 	add.w	r2, r2, #4294967295
 8005932:	dcf1      	bgt.n	8005918 <_svfprintf_r+0x594>
 8005934:	3330      	adds	r3, #48	; 0x30
 8005936:	1e88      	subs	r0, r1, #2
 8005938:	f802 3c01 	strb.w	r3, [r2, #-1]
 800593c:	4603      	mov	r3, r0
 800593e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005942:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8005946:	42ab      	cmp	r3, r5
 8005948:	f0c0 817c 	bcc.w	8005c44 <_svfprintf_r+0x8c0>
 800594c:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8005950:	1a52      	subs	r2, r2, r1
 8005952:	42a8      	cmp	r0, r5
 8005954:	bf88      	it	hi
 8005956:	2200      	movhi	r2, #0
 8005958:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800595c:	441a      	add	r2, r3
 800595e:	ab22      	add	r3, sp, #136	; 0x88
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	9a08      	ldr	r2, [sp, #32]
 8005964:	931a      	str	r3, [sp, #104]	; 0x68
 8005966:	2a01      	cmp	r2, #1
 8005968:	eb03 0802 	add.w	r8, r3, r2
 800596c:	dc02      	bgt.n	8005974 <_svfprintf_r+0x5f0>
 800596e:	f01a 0f01 	tst.w	sl, #1
 8005972:	d001      	beq.n	8005978 <_svfprintf_r+0x5f4>
 8005974:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005976:	4498      	add	r8, r3
 8005978:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 800597c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005980:	9315      	str	r3, [sp, #84]	; 0x54
 8005982:	2300      	movs	r3, #0
 8005984:	461d      	mov	r5, r3
 8005986:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800598a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800598c:	b113      	cbz	r3, 8005994 <_svfprintf_r+0x610>
 800598e:	232d      	movs	r3, #45	; 0x2d
 8005990:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005994:	2600      	movs	r6, #0
 8005996:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 800599a:	4546      	cmp	r6, r8
 800599c:	4633      	mov	r3, r6
 800599e:	bfb8      	it	lt
 80059a0:	4643      	movlt	r3, r8
 80059a2:	9315      	str	r3, [sp, #84]	; 0x54
 80059a4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80059a8:	b113      	cbz	r3, 80059b0 <_svfprintf_r+0x62c>
 80059aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80059ac:	3301      	adds	r3, #1
 80059ae:	9315      	str	r3, [sp, #84]	; 0x54
 80059b0:	f01a 0302 	ands.w	r3, sl, #2
 80059b4:	931c      	str	r3, [sp, #112]	; 0x70
 80059b6:	bf1e      	ittt	ne
 80059b8:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80059ba:	3302      	addne	r3, #2
 80059bc:	9315      	strne	r3, [sp, #84]	; 0x54
 80059be:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80059c2:	931d      	str	r3, [sp, #116]	; 0x74
 80059c4:	d121      	bne.n	8005a0a <_svfprintf_r+0x686>
 80059c6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80059ca:	1a9b      	subs	r3, r3, r2
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	9317      	str	r3, [sp, #92]	; 0x5c
 80059d0:	dd1b      	ble.n	8005a0a <_svfprintf_r+0x686>
 80059d2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80059d6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80059d8:	3301      	adds	r3, #1
 80059da:	2810      	cmp	r0, #16
 80059dc:	4842      	ldr	r0, [pc, #264]	; (8005ae8 <_svfprintf_r+0x764>)
 80059de:	f104 0108 	add.w	r1, r4, #8
 80059e2:	6020      	str	r0, [r4, #0]
 80059e4:	f300 82e6 	bgt.w	8005fb4 <_svfprintf_r+0xc30>
 80059e8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80059ea:	2b07      	cmp	r3, #7
 80059ec:	4402      	add	r2, r0
 80059ee:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80059f2:	6060      	str	r0, [r4, #4]
 80059f4:	f340 82f3 	ble.w	8005fde <_svfprintf_r+0xc5a>
 80059f8:	4659      	mov	r1, fp
 80059fa:	4648      	mov	r0, r9
 80059fc:	aa26      	add	r2, sp, #152	; 0x98
 80059fe:	f004 f9bb 	bl	8009d78 <__ssprint_r>
 8005a02:	2800      	cmp	r0, #0
 8005a04:	f040 8636 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8005a08:	ac29      	add	r4, sp, #164	; 0xa4
 8005a0a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005a0e:	b173      	cbz	r3, 8005a2e <_svfprintf_r+0x6aa>
 8005a10:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8005a14:	6023      	str	r3, [r4, #0]
 8005a16:	2301      	movs	r3, #1
 8005a18:	6063      	str	r3, [r4, #4]
 8005a1a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	9328      	str	r3, [sp, #160]	; 0xa0
 8005a20:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005a22:	3301      	adds	r3, #1
 8005a24:	2b07      	cmp	r3, #7
 8005a26:	9327      	str	r3, [sp, #156]	; 0x9c
 8005a28:	f300 82db 	bgt.w	8005fe2 <_svfprintf_r+0xc5e>
 8005a2c:	3408      	adds	r4, #8
 8005a2e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005a30:	b16b      	cbz	r3, 8005a4e <_svfprintf_r+0x6ca>
 8005a32:	ab1f      	add	r3, sp, #124	; 0x7c
 8005a34:	6023      	str	r3, [r4, #0]
 8005a36:	2302      	movs	r3, #2
 8005a38:	6063      	str	r3, [r4, #4]
 8005a3a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005a3c:	3302      	adds	r3, #2
 8005a3e:	9328      	str	r3, [sp, #160]	; 0xa0
 8005a40:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005a42:	3301      	adds	r3, #1
 8005a44:	2b07      	cmp	r3, #7
 8005a46:	9327      	str	r3, [sp, #156]	; 0x9c
 8005a48:	f300 82d5 	bgt.w	8005ff6 <_svfprintf_r+0xc72>
 8005a4c:	3408      	adds	r4, #8
 8005a4e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005a50:	2b80      	cmp	r3, #128	; 0x80
 8005a52:	d121      	bne.n	8005a98 <_svfprintf_r+0x714>
 8005a54:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005a58:	1a9b      	subs	r3, r3, r2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	9317      	str	r3, [sp, #92]	; 0x5c
 8005a5e:	dd1b      	ble.n	8005a98 <_svfprintf_r+0x714>
 8005a60:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005a64:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005a66:	3301      	adds	r3, #1
 8005a68:	2810      	cmp	r0, #16
 8005a6a:	4820      	ldr	r0, [pc, #128]	; (8005aec <_svfprintf_r+0x768>)
 8005a6c:	f104 0108 	add.w	r1, r4, #8
 8005a70:	6020      	str	r0, [r4, #0]
 8005a72:	f300 82ca 	bgt.w	800600a <_svfprintf_r+0xc86>
 8005a76:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005a78:	2b07      	cmp	r3, #7
 8005a7a:	4402      	add	r2, r0
 8005a7c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005a80:	6060      	str	r0, [r4, #4]
 8005a82:	f340 82d7 	ble.w	8006034 <_svfprintf_r+0xcb0>
 8005a86:	4659      	mov	r1, fp
 8005a88:	4648      	mov	r0, r9
 8005a8a:	aa26      	add	r2, sp, #152	; 0x98
 8005a8c:	f004 f974 	bl	8009d78 <__ssprint_r>
 8005a90:	2800      	cmp	r0, #0
 8005a92:	f040 85ef 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8005a96:	ac29      	add	r4, sp, #164	; 0xa4
 8005a98:	eba6 0608 	sub.w	r6, r6, r8
 8005a9c:	2e00      	cmp	r6, #0
 8005a9e:	dd27      	ble.n	8005af0 <_svfprintf_r+0x76c>
 8005aa0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005aa4:	4811      	ldr	r0, [pc, #68]	; (8005aec <_svfprintf_r+0x768>)
 8005aa6:	2e10      	cmp	r6, #16
 8005aa8:	f103 0301 	add.w	r3, r3, #1
 8005aac:	f104 0108 	add.w	r1, r4, #8
 8005ab0:	6020      	str	r0, [r4, #0]
 8005ab2:	f300 82c1 	bgt.w	8006038 <_svfprintf_r+0xcb4>
 8005ab6:	6066      	str	r6, [r4, #4]
 8005ab8:	2b07      	cmp	r3, #7
 8005aba:	4416      	add	r6, r2
 8005abc:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005ac0:	f340 82cd 	ble.w	800605e <_svfprintf_r+0xcda>
 8005ac4:	4659      	mov	r1, fp
 8005ac6:	4648      	mov	r0, r9
 8005ac8:	aa26      	add	r2, sp, #152	; 0x98
 8005aca:	f004 f955 	bl	8009d78 <__ssprint_r>
 8005ace:	2800      	cmp	r0, #0
 8005ad0:	f040 85d0 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8005ad4:	ac29      	add	r4, sp, #164	; 0xa4
 8005ad6:	e00b      	b.n	8005af0 <_svfprintf_r+0x76c>
 8005ad8:	0800b464 	.word	0x0800b464
 8005adc:	0800b475 	.word	0x0800b475
 8005ae0:	40300000 	.word	0x40300000
 8005ae4:	3fe00000 	.word	0x3fe00000
 8005ae8:	0800b488 	.word	0x0800b488
 8005aec:	0800b498 	.word	0x0800b498
 8005af0:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005af4:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005af6:	f040 82b9 	bne.w	800606c <_svfprintf_r+0xce8>
 8005afa:	9b07      	ldr	r3, [sp, #28]
 8005afc:	4446      	add	r6, r8
 8005afe:	e9c4 3800 	strd	r3, r8, [r4]
 8005b02:	9628      	str	r6, [sp, #160]	; 0xa0
 8005b04:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005b06:	3301      	adds	r3, #1
 8005b08:	2b07      	cmp	r3, #7
 8005b0a:	9327      	str	r3, [sp, #156]	; 0x9c
 8005b0c:	f300 82f4 	bgt.w	80060f8 <_svfprintf_r+0xd74>
 8005b10:	3408      	adds	r4, #8
 8005b12:	f01a 0f04 	tst.w	sl, #4
 8005b16:	f040 858e 	bne.w	8006636 <_svfprintf_r+0x12b2>
 8005b1a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8005b1e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005b20:	428a      	cmp	r2, r1
 8005b22:	bfac      	ite	ge
 8005b24:	189b      	addge	r3, r3, r2
 8005b26:	185b      	addlt	r3, r3, r1
 8005b28:	9313      	str	r3, [sp, #76]	; 0x4c
 8005b2a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005b2c:	b13b      	cbz	r3, 8005b3e <_svfprintf_r+0x7ba>
 8005b2e:	4659      	mov	r1, fp
 8005b30:	4648      	mov	r0, r9
 8005b32:	aa26      	add	r2, sp, #152	; 0x98
 8005b34:	f004 f920 	bl	8009d78 <__ssprint_r>
 8005b38:	2800      	cmp	r0, #0
 8005b3a:	f040 859b 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8005b3e:	2300      	movs	r3, #0
 8005b40:	9327      	str	r3, [sp, #156]	; 0x9c
 8005b42:	2f00      	cmp	r7, #0
 8005b44:	f040 85b2 	bne.w	80066ac <_svfprintf_r+0x1328>
 8005b48:	ac29      	add	r4, sp, #164	; 0xa4
 8005b4a:	e0e3      	b.n	8005d14 <_svfprintf_r+0x990>
 8005b4c:	ab39      	add	r3, sp, #228	; 0xe4
 8005b4e:	9307      	str	r3, [sp, #28]
 8005b50:	e631      	b.n	80057b6 <_svfprintf_r+0x432>
 8005b52:	9f07      	ldr	r7, [sp, #28]
 8005b54:	e62f      	b.n	80057b6 <_svfprintf_r+0x432>
 8005b56:	f04f 0806 	mov.w	r8, #6
 8005b5a:	e62c      	b.n	80057b6 <_svfprintf_r+0x432>
 8005b5c:	f802 0c01 	strb.w	r0, [r2, #-1]
 8005b60:	e69a      	b.n	8005898 <_svfprintf_r+0x514>
 8005b62:	f803 0b01 	strb.w	r0, [r3], #1
 8005b66:	1aca      	subs	r2, r1, r3
 8005b68:	2a00      	cmp	r2, #0
 8005b6a:	dafa      	bge.n	8005b62 <_svfprintf_r+0x7de>
 8005b6c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b70:	3201      	adds	r2, #1
 8005b72:	f103 0301 	add.w	r3, r3, #1
 8005b76:	bfb8      	it	lt
 8005b78:	2300      	movlt	r3, #0
 8005b7a:	441d      	add	r5, r3
 8005b7c:	e69c      	b.n	80058b8 <_svfprintf_r+0x534>
 8005b7e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b80:	462b      	mov	r3, r5
 8005b82:	2030      	movs	r0, #48	; 0x30
 8005b84:	18a9      	adds	r1, r5, r2
 8005b86:	e7ee      	b.n	8005b66 <_svfprintf_r+0x7e2>
 8005b88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b8a:	2b46      	cmp	r3, #70	; 0x46
 8005b8c:	d005      	beq.n	8005b9a <_svfprintf_r+0x816>
 8005b8e:	2b45      	cmp	r3, #69	; 0x45
 8005b90:	d11b      	bne.n	8005bca <_svfprintf_r+0x846>
 8005b92:	f108 0601 	add.w	r6, r8, #1
 8005b96:	2302      	movs	r3, #2
 8005b98:	e001      	b.n	8005b9e <_svfprintf_r+0x81a>
 8005b9a:	4646      	mov	r6, r8
 8005b9c:	2303      	movs	r3, #3
 8005b9e:	aa24      	add	r2, sp, #144	; 0x90
 8005ba0:	9204      	str	r2, [sp, #16]
 8005ba2:	aa21      	add	r2, sp, #132	; 0x84
 8005ba4:	9203      	str	r2, [sp, #12]
 8005ba6:	aa20      	add	r2, sp, #128	; 0x80
 8005ba8:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8005bac:	9300      	str	r3, [sp, #0]
 8005bae:	4648      	mov	r0, r9
 8005bb0:	462b      	mov	r3, r5
 8005bb2:	9a08      	ldr	r2, [sp, #32]
 8005bb4:	f002 f95c 	bl	8007e70 <_dtoa_r>
 8005bb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005bba:	9007      	str	r0, [sp, #28]
 8005bbc:	2b47      	cmp	r3, #71	; 0x47
 8005bbe:	d106      	bne.n	8005bce <_svfprintf_r+0x84a>
 8005bc0:	f01a 0f01 	tst.w	sl, #1
 8005bc4:	d103      	bne.n	8005bce <_svfprintf_r+0x84a>
 8005bc6:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8005bc8:	e676      	b.n	80058b8 <_svfprintf_r+0x534>
 8005bca:	4646      	mov	r6, r8
 8005bcc:	e7e3      	b.n	8005b96 <_svfprintf_r+0x812>
 8005bce:	9b07      	ldr	r3, [sp, #28]
 8005bd0:	4433      	add	r3, r6
 8005bd2:	930d      	str	r3, [sp, #52]	; 0x34
 8005bd4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005bd6:	2b46      	cmp	r3, #70	; 0x46
 8005bd8:	d111      	bne.n	8005bfe <_svfprintf_r+0x87a>
 8005bda:	9b07      	ldr	r3, [sp, #28]
 8005bdc:	781b      	ldrb	r3, [r3, #0]
 8005bde:	2b30      	cmp	r3, #48	; 0x30
 8005be0:	d109      	bne.n	8005bf6 <_svfprintf_r+0x872>
 8005be2:	2200      	movs	r2, #0
 8005be4:	2300      	movs	r3, #0
 8005be6:	4629      	mov	r1, r5
 8005be8:	9808      	ldr	r0, [sp, #32]
 8005bea:	f7fa fedd 	bl	80009a8 <__aeabi_dcmpeq>
 8005bee:	b910      	cbnz	r0, 8005bf6 <_svfprintf_r+0x872>
 8005bf0:	f1c6 0601 	rsb	r6, r6, #1
 8005bf4:	9620      	str	r6, [sp, #128]	; 0x80
 8005bf6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005bf8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005bfa:	441a      	add	r2, r3
 8005bfc:	920d      	str	r2, [sp, #52]	; 0x34
 8005bfe:	2200      	movs	r2, #0
 8005c00:	2300      	movs	r3, #0
 8005c02:	4629      	mov	r1, r5
 8005c04:	9808      	ldr	r0, [sp, #32]
 8005c06:	f7fa fecf 	bl	80009a8 <__aeabi_dcmpeq>
 8005c0a:	b108      	cbz	r0, 8005c10 <_svfprintf_r+0x88c>
 8005c0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c0e:	9324      	str	r3, [sp, #144]	; 0x90
 8005c10:	2230      	movs	r2, #48	; 0x30
 8005c12:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005c14:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005c16:	4299      	cmp	r1, r3
 8005c18:	d9d5      	bls.n	8005bc6 <_svfprintf_r+0x842>
 8005c1a:	1c59      	adds	r1, r3, #1
 8005c1c:	9124      	str	r1, [sp, #144]	; 0x90
 8005c1e:	701a      	strb	r2, [r3, #0]
 8005c20:	e7f7      	b.n	8005c12 <_svfprintf_r+0x88e>
 8005c22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c24:	2b46      	cmp	r3, #70	; 0x46
 8005c26:	f47f ae57 	bne.w	80058d8 <_svfprintf_r+0x554>
 8005c2a:	f00a 0301 	and.w	r3, sl, #1
 8005c2e:	2d00      	cmp	r5, #0
 8005c30:	ea43 0308 	orr.w	r3, r3, r8
 8005c34:	dd18      	ble.n	8005c68 <_svfprintf_r+0x8e4>
 8005c36:	b383      	cbz	r3, 8005c9a <_svfprintf_r+0x916>
 8005c38:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005c3a:	18eb      	adds	r3, r5, r3
 8005c3c:	4498      	add	r8, r3
 8005c3e:	2366      	movs	r3, #102	; 0x66
 8005c40:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c42:	e030      	b.n	8005ca6 <_svfprintf_r+0x922>
 8005c44:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005c48:	f802 6b01 	strb.w	r6, [r2], #1
 8005c4c:	e67b      	b.n	8005946 <_svfprintf_r+0x5c2>
 8005c4e:	b941      	cbnz	r1, 8005c62 <_svfprintf_r+0x8de>
 8005c50:	2230      	movs	r2, #48	; 0x30
 8005c52:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8005c56:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8005c5a:	3330      	adds	r3, #48	; 0x30
 8005c5c:	f802 3b01 	strb.w	r3, [r2], #1
 8005c60:	e67d      	b.n	800595e <_svfprintf_r+0x5da>
 8005c62:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005c66:	e7f8      	b.n	8005c5a <_svfprintf_r+0x8d6>
 8005c68:	b1cb      	cbz	r3, 8005c9e <_svfprintf_r+0x91a>
 8005c6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005c6c:	3301      	adds	r3, #1
 8005c6e:	e7e5      	b.n	8005c3c <_svfprintf_r+0x8b8>
 8005c70:	9b08      	ldr	r3, [sp, #32]
 8005c72:	429d      	cmp	r5, r3
 8005c74:	db07      	blt.n	8005c86 <_svfprintf_r+0x902>
 8005c76:	f01a 0f01 	tst.w	sl, #1
 8005c7a:	d029      	beq.n	8005cd0 <_svfprintf_r+0x94c>
 8005c7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005c7e:	eb05 0803 	add.w	r8, r5, r3
 8005c82:	2367      	movs	r3, #103	; 0x67
 8005c84:	e7dc      	b.n	8005c40 <_svfprintf_r+0x8bc>
 8005c86:	9b08      	ldr	r3, [sp, #32]
 8005c88:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c8a:	2d00      	cmp	r5, #0
 8005c8c:	eb03 0802 	add.w	r8, r3, r2
 8005c90:	dcf7      	bgt.n	8005c82 <_svfprintf_r+0x8fe>
 8005c92:	f1c5 0301 	rsb	r3, r5, #1
 8005c96:	4498      	add	r8, r3
 8005c98:	e7f3      	b.n	8005c82 <_svfprintf_r+0x8fe>
 8005c9a:	46a8      	mov	r8, r5
 8005c9c:	e7cf      	b.n	8005c3e <_svfprintf_r+0x8ba>
 8005c9e:	2366      	movs	r3, #102	; 0x66
 8005ca0:	f04f 0801 	mov.w	r8, #1
 8005ca4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ca6:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8005caa:	930d      	str	r3, [sp, #52]	; 0x34
 8005cac:	d023      	beq.n	8005cf6 <_svfprintf_r+0x972>
 8005cae:	2300      	movs	r3, #0
 8005cb0:	2d00      	cmp	r5, #0
 8005cb2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005cb6:	f77f ae68 	ble.w	800598a <_svfprintf_r+0x606>
 8005cba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	2bff      	cmp	r3, #255	; 0xff
 8005cc0:	d108      	bne.n	8005cd4 <_svfprintf_r+0x950>
 8005cc2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005cc6:	4413      	add	r3, r2
 8005cc8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005cca:	fb02 8803 	mla	r8, r2, r3, r8
 8005cce:	e65c      	b.n	800598a <_svfprintf_r+0x606>
 8005cd0:	46a8      	mov	r8, r5
 8005cd2:	e7d6      	b.n	8005c82 <_svfprintf_r+0x8fe>
 8005cd4:	42ab      	cmp	r3, r5
 8005cd6:	daf4      	bge.n	8005cc2 <_svfprintf_r+0x93e>
 8005cd8:	1aed      	subs	r5, r5, r3
 8005cda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cdc:	785b      	ldrb	r3, [r3, #1]
 8005cde:	b133      	cbz	r3, 8005cee <_svfprintf_r+0x96a>
 8005ce0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	930d      	str	r3, [sp, #52]	; 0x34
 8005ce6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ce8:	3301      	adds	r3, #1
 8005cea:	930e      	str	r3, [sp, #56]	; 0x38
 8005cec:	e7e5      	b.n	8005cba <_svfprintf_r+0x936>
 8005cee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	930c      	str	r3, [sp, #48]	; 0x30
 8005cf4:	e7e1      	b.n	8005cba <_svfprintf_r+0x936>
 8005cf6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cf8:	930c      	str	r3, [sp, #48]	; 0x30
 8005cfa:	e646      	b.n	800598a <_svfprintf_r+0x606>
 8005cfc:	4632      	mov	r2, r6
 8005cfe:	f852 3b04 	ldr.w	r3, [r2], #4
 8005d02:	f01a 0f20 	tst.w	sl, #32
 8005d06:	920a      	str	r2, [sp, #40]	; 0x28
 8005d08:	d009      	beq.n	8005d1e <_svfprintf_r+0x99a>
 8005d0a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005d0c:	4610      	mov	r0, r2
 8005d0e:	17d1      	asrs	r1, r2, #31
 8005d10:	e9c3 0100 	strd	r0, r1, [r3]
 8005d14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005d16:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005d18:	9307      	str	r3, [sp, #28]
 8005d1a:	f7ff bb6f 	b.w	80053fc <_svfprintf_r+0x78>
 8005d1e:	f01a 0f10 	tst.w	sl, #16
 8005d22:	d002      	beq.n	8005d2a <_svfprintf_r+0x9a6>
 8005d24:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005d26:	601a      	str	r2, [r3, #0]
 8005d28:	e7f4      	b.n	8005d14 <_svfprintf_r+0x990>
 8005d2a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005d2e:	d002      	beq.n	8005d36 <_svfprintf_r+0x9b2>
 8005d30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005d32:	801a      	strh	r2, [r3, #0]
 8005d34:	e7ee      	b.n	8005d14 <_svfprintf_r+0x990>
 8005d36:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005d3a:	d0f3      	beq.n	8005d24 <_svfprintf_r+0x9a0>
 8005d3c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005d3e:	701a      	strb	r2, [r3, #0]
 8005d40:	e7e8      	b.n	8005d14 <_svfprintf_r+0x990>
 8005d42:	f04a 0a10 	orr.w	sl, sl, #16
 8005d46:	f01a 0f20 	tst.w	sl, #32
 8005d4a:	d01e      	beq.n	8005d8a <_svfprintf_r+0xa06>
 8005d4c:	3607      	adds	r6, #7
 8005d4e:	f026 0307 	bic.w	r3, r6, #7
 8005d52:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005d56:	930a      	str	r3, [sp, #40]	; 0x28
 8005d58:	2300      	movs	r3, #0
 8005d5a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8005d64:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005d68:	f000 84b1 	beq.w	80066ce <_svfprintf_r+0x134a>
 8005d6c:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8005d70:	920c      	str	r2, [sp, #48]	; 0x30
 8005d72:	ea56 0207 	orrs.w	r2, r6, r7
 8005d76:	f040 84b0 	bne.w	80066da <_svfprintf_r+0x1356>
 8005d7a:	f1b8 0f00 	cmp.w	r8, #0
 8005d7e:	f000 8103 	beq.w	8005f88 <_svfprintf_r+0xc04>
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	f040 84ac 	bne.w	80066e0 <_svfprintf_r+0x135c>
 8005d88:	e098      	b.n	8005ebc <_svfprintf_r+0xb38>
 8005d8a:	1d33      	adds	r3, r6, #4
 8005d8c:	f01a 0f10 	tst.w	sl, #16
 8005d90:	930a      	str	r3, [sp, #40]	; 0x28
 8005d92:	d001      	beq.n	8005d98 <_svfprintf_r+0xa14>
 8005d94:	6836      	ldr	r6, [r6, #0]
 8005d96:	e003      	b.n	8005da0 <_svfprintf_r+0xa1c>
 8005d98:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005d9c:	d002      	beq.n	8005da4 <_svfprintf_r+0xa20>
 8005d9e:	8836      	ldrh	r6, [r6, #0]
 8005da0:	2700      	movs	r7, #0
 8005da2:	e7d9      	b.n	8005d58 <_svfprintf_r+0x9d4>
 8005da4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005da8:	d0f4      	beq.n	8005d94 <_svfprintf_r+0xa10>
 8005daa:	7836      	ldrb	r6, [r6, #0]
 8005dac:	e7f8      	b.n	8005da0 <_svfprintf_r+0xa1c>
 8005dae:	4633      	mov	r3, r6
 8005db0:	f853 6b04 	ldr.w	r6, [r3], #4
 8005db4:	2278      	movs	r2, #120	; 0x78
 8005db6:	930a      	str	r3, [sp, #40]	; 0x28
 8005db8:	f647 0330 	movw	r3, #30768	; 0x7830
 8005dbc:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8005dc0:	4ba8      	ldr	r3, [pc, #672]	; (8006064 <_svfprintf_r+0xce0>)
 8005dc2:	2700      	movs	r7, #0
 8005dc4:	931b      	str	r3, [sp, #108]	; 0x6c
 8005dc6:	f04a 0a02 	orr.w	sl, sl, #2
 8005dca:	2302      	movs	r3, #2
 8005dcc:	920b      	str	r2, [sp, #44]	; 0x2c
 8005dce:	e7c6      	b.n	8005d5e <_svfprintf_r+0x9da>
 8005dd0:	4632      	mov	r2, r6
 8005dd2:	2500      	movs	r5, #0
 8005dd4:	f852 3b04 	ldr.w	r3, [r2], #4
 8005dd8:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005ddc:	9307      	str	r3, [sp, #28]
 8005dde:	920a      	str	r2, [sp, #40]	; 0x28
 8005de0:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8005de4:	d010      	beq.n	8005e08 <_svfprintf_r+0xa84>
 8005de6:	4642      	mov	r2, r8
 8005de8:	4629      	mov	r1, r5
 8005dea:	9807      	ldr	r0, [sp, #28]
 8005dec:	f003 fa26 	bl	800923c <memchr>
 8005df0:	4607      	mov	r7, r0
 8005df2:	2800      	cmp	r0, #0
 8005df4:	f43f ac85 	beq.w	8005702 <_svfprintf_r+0x37e>
 8005df8:	9b07      	ldr	r3, [sp, #28]
 8005dfa:	462f      	mov	r7, r5
 8005dfc:	462e      	mov	r6, r5
 8005dfe:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8005e02:	eba0 0803 	sub.w	r8, r0, r3
 8005e06:	e5c8      	b.n	800599a <_svfprintf_r+0x616>
 8005e08:	9807      	ldr	r0, [sp, #28]
 8005e0a:	f7fa f9a1 	bl	8000150 <strlen>
 8005e0e:	462f      	mov	r7, r5
 8005e10:	4680      	mov	r8, r0
 8005e12:	e476      	b.n	8005702 <_svfprintf_r+0x37e>
 8005e14:	f04a 0a10 	orr.w	sl, sl, #16
 8005e18:	f01a 0f20 	tst.w	sl, #32
 8005e1c:	d007      	beq.n	8005e2e <_svfprintf_r+0xaaa>
 8005e1e:	3607      	adds	r6, #7
 8005e20:	f026 0307 	bic.w	r3, r6, #7
 8005e24:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005e28:	930a      	str	r3, [sp, #40]	; 0x28
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e797      	b.n	8005d5e <_svfprintf_r+0x9da>
 8005e2e:	1d33      	adds	r3, r6, #4
 8005e30:	f01a 0f10 	tst.w	sl, #16
 8005e34:	930a      	str	r3, [sp, #40]	; 0x28
 8005e36:	d001      	beq.n	8005e3c <_svfprintf_r+0xab8>
 8005e38:	6836      	ldr	r6, [r6, #0]
 8005e3a:	e003      	b.n	8005e44 <_svfprintf_r+0xac0>
 8005e3c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005e40:	d002      	beq.n	8005e48 <_svfprintf_r+0xac4>
 8005e42:	8836      	ldrh	r6, [r6, #0]
 8005e44:	2700      	movs	r7, #0
 8005e46:	e7f0      	b.n	8005e2a <_svfprintf_r+0xaa6>
 8005e48:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005e4c:	d0f4      	beq.n	8005e38 <_svfprintf_r+0xab4>
 8005e4e:	7836      	ldrb	r6, [r6, #0]
 8005e50:	e7f8      	b.n	8005e44 <_svfprintf_r+0xac0>
 8005e52:	4b85      	ldr	r3, [pc, #532]	; (8006068 <_svfprintf_r+0xce4>)
 8005e54:	f01a 0f20 	tst.w	sl, #32
 8005e58:	931b      	str	r3, [sp, #108]	; 0x6c
 8005e5a:	d019      	beq.n	8005e90 <_svfprintf_r+0xb0c>
 8005e5c:	3607      	adds	r6, #7
 8005e5e:	f026 0307 	bic.w	r3, r6, #7
 8005e62:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005e66:	930a      	str	r3, [sp, #40]	; 0x28
 8005e68:	f01a 0f01 	tst.w	sl, #1
 8005e6c:	d00a      	beq.n	8005e84 <_svfprintf_r+0xb00>
 8005e6e:	ea56 0307 	orrs.w	r3, r6, r7
 8005e72:	d007      	beq.n	8005e84 <_svfprintf_r+0xb00>
 8005e74:	2330      	movs	r3, #48	; 0x30
 8005e76:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8005e7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e7c:	f04a 0a02 	orr.w	sl, sl, #2
 8005e80:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8005e84:	2302      	movs	r3, #2
 8005e86:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8005e8a:	e768      	b.n	8005d5e <_svfprintf_r+0x9da>
 8005e8c:	4b75      	ldr	r3, [pc, #468]	; (8006064 <_svfprintf_r+0xce0>)
 8005e8e:	e7e1      	b.n	8005e54 <_svfprintf_r+0xad0>
 8005e90:	1d33      	adds	r3, r6, #4
 8005e92:	f01a 0f10 	tst.w	sl, #16
 8005e96:	930a      	str	r3, [sp, #40]	; 0x28
 8005e98:	d001      	beq.n	8005e9e <_svfprintf_r+0xb1a>
 8005e9a:	6836      	ldr	r6, [r6, #0]
 8005e9c:	e003      	b.n	8005ea6 <_svfprintf_r+0xb22>
 8005e9e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005ea2:	d002      	beq.n	8005eaa <_svfprintf_r+0xb26>
 8005ea4:	8836      	ldrh	r6, [r6, #0]
 8005ea6:	2700      	movs	r7, #0
 8005ea8:	e7de      	b.n	8005e68 <_svfprintf_r+0xae4>
 8005eaa:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005eae:	d0f4      	beq.n	8005e9a <_svfprintf_r+0xb16>
 8005eb0:	7836      	ldrb	r6, [r6, #0]
 8005eb2:	e7f8      	b.n	8005ea6 <_svfprintf_r+0xb22>
 8005eb4:	2f00      	cmp	r7, #0
 8005eb6:	bf08      	it	eq
 8005eb8:	2e0a      	cmpeq	r6, #10
 8005eba:	d206      	bcs.n	8005eca <_svfprintf_r+0xb46>
 8005ebc:	3630      	adds	r6, #48	; 0x30
 8005ebe:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8005ec2:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8005ec6:	f000 bc2d 	b.w	8006724 <_svfprintf_r+0x13a0>
 8005eca:	2300      	movs	r3, #0
 8005ecc:	9308      	str	r3, [sp, #32]
 8005ece:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ed0:	ad52      	add	r5, sp, #328	; 0x148
 8005ed2:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8005ed6:	1e6b      	subs	r3, r5, #1
 8005ed8:	9307      	str	r3, [sp, #28]
 8005eda:	220a      	movs	r2, #10
 8005edc:	2300      	movs	r3, #0
 8005ede:	4630      	mov	r0, r6
 8005ee0:	4639      	mov	r1, r7
 8005ee2:	f7fa fe21 	bl	8000b28 <__aeabi_uldivmod>
 8005ee6:	9b08      	ldr	r3, [sp, #32]
 8005ee8:	3230      	adds	r2, #48	; 0x30
 8005eea:	3301      	adds	r3, #1
 8005eec:	f805 2c01 	strb.w	r2, [r5, #-1]
 8005ef0:	9308      	str	r3, [sp, #32]
 8005ef2:	f1ba 0f00 	cmp.w	sl, #0
 8005ef6:	d019      	beq.n	8005f2c <_svfprintf_r+0xba8>
 8005ef8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005efa:	9a08      	ldr	r2, [sp, #32]
 8005efc:	781b      	ldrb	r3, [r3, #0]
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d114      	bne.n	8005f2c <_svfprintf_r+0xba8>
 8005f02:	2aff      	cmp	r2, #255	; 0xff
 8005f04:	d012      	beq.n	8005f2c <_svfprintf_r+0xba8>
 8005f06:	2f00      	cmp	r7, #0
 8005f08:	bf08      	it	eq
 8005f0a:	2e0a      	cmpeq	r6, #10
 8005f0c:	d30e      	bcc.n	8005f2c <_svfprintf_r+0xba8>
 8005f0e:	9b07      	ldr	r3, [sp, #28]
 8005f10:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005f12:	9919      	ldr	r1, [sp, #100]	; 0x64
 8005f14:	1a9b      	subs	r3, r3, r2
 8005f16:	4618      	mov	r0, r3
 8005f18:	9307      	str	r3, [sp, #28]
 8005f1a:	f003 ff1a 	bl	8009d52 <strncpy>
 8005f1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f20:	785d      	ldrb	r5, [r3, #1]
 8005f22:	b1ed      	cbz	r5, 8005f60 <_svfprintf_r+0xbdc>
 8005f24:	3301      	adds	r3, #1
 8005f26:	930e      	str	r3, [sp, #56]	; 0x38
 8005f28:	2300      	movs	r3, #0
 8005f2a:	9308      	str	r3, [sp, #32]
 8005f2c:	220a      	movs	r2, #10
 8005f2e:	2300      	movs	r3, #0
 8005f30:	4630      	mov	r0, r6
 8005f32:	4639      	mov	r1, r7
 8005f34:	f7fa fdf8 	bl	8000b28 <__aeabi_uldivmod>
 8005f38:	2f00      	cmp	r7, #0
 8005f3a:	bf08      	it	eq
 8005f3c:	2e0a      	cmpeq	r6, #10
 8005f3e:	d20b      	bcs.n	8005f58 <_svfprintf_r+0xbd4>
 8005f40:	2700      	movs	r7, #0
 8005f42:	9b07      	ldr	r3, [sp, #28]
 8005f44:	aa52      	add	r2, sp, #328	; 0x148
 8005f46:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005f4a:	4646      	mov	r6, r8
 8005f4c:	eba2 0803 	sub.w	r8, r2, r3
 8005f50:	463d      	mov	r5, r7
 8005f52:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8005f56:	e520      	b.n	800599a <_svfprintf_r+0x616>
 8005f58:	4606      	mov	r6, r0
 8005f5a:	460f      	mov	r7, r1
 8005f5c:	9d07      	ldr	r5, [sp, #28]
 8005f5e:	e7ba      	b.n	8005ed6 <_svfprintf_r+0xb52>
 8005f60:	9508      	str	r5, [sp, #32]
 8005f62:	e7e3      	b.n	8005f2c <_svfprintf_r+0xba8>
 8005f64:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005f66:	f006 030f 	and.w	r3, r6, #15
 8005f6a:	5cd3      	ldrb	r3, [r2, r3]
 8005f6c:	9a07      	ldr	r2, [sp, #28]
 8005f6e:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8005f72:	0933      	lsrs	r3, r6, #4
 8005f74:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8005f78:	9207      	str	r2, [sp, #28]
 8005f7a:	093a      	lsrs	r2, r7, #4
 8005f7c:	461e      	mov	r6, r3
 8005f7e:	4617      	mov	r7, r2
 8005f80:	ea56 0307 	orrs.w	r3, r6, r7
 8005f84:	d1ee      	bne.n	8005f64 <_svfprintf_r+0xbe0>
 8005f86:	e7db      	b.n	8005f40 <_svfprintf_r+0xbbc>
 8005f88:	b933      	cbnz	r3, 8005f98 <_svfprintf_r+0xc14>
 8005f8a:	f01a 0f01 	tst.w	sl, #1
 8005f8e:	d003      	beq.n	8005f98 <_svfprintf_r+0xc14>
 8005f90:	2330      	movs	r3, #48	; 0x30
 8005f92:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8005f96:	e794      	b.n	8005ec2 <_svfprintf_r+0xb3e>
 8005f98:	ab52      	add	r3, sp, #328	; 0x148
 8005f9a:	e3c3      	b.n	8006724 <_svfprintf_r+0x13a0>
 8005f9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	f000 838a 	beq.w	80066b8 <_svfprintf_r+0x1334>
 8005fa4:	2000      	movs	r0, #0
 8005fa6:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8005faa:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8005fae:	960a      	str	r6, [sp, #40]	; 0x28
 8005fb0:	f7ff bb3f 	b.w	8005632 <_svfprintf_r+0x2ae>
 8005fb4:	2010      	movs	r0, #16
 8005fb6:	2b07      	cmp	r3, #7
 8005fb8:	4402      	add	r2, r0
 8005fba:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005fbe:	6060      	str	r0, [r4, #4]
 8005fc0:	dd08      	ble.n	8005fd4 <_svfprintf_r+0xc50>
 8005fc2:	4659      	mov	r1, fp
 8005fc4:	4648      	mov	r0, r9
 8005fc6:	aa26      	add	r2, sp, #152	; 0x98
 8005fc8:	f003 fed6 	bl	8009d78 <__ssprint_r>
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	f040 8351 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8005fd2:	a929      	add	r1, sp, #164	; 0xa4
 8005fd4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005fd6:	460c      	mov	r4, r1
 8005fd8:	3b10      	subs	r3, #16
 8005fda:	9317      	str	r3, [sp, #92]	; 0x5c
 8005fdc:	e4f9      	b.n	80059d2 <_svfprintf_r+0x64e>
 8005fde:	460c      	mov	r4, r1
 8005fe0:	e513      	b.n	8005a0a <_svfprintf_r+0x686>
 8005fe2:	4659      	mov	r1, fp
 8005fe4:	4648      	mov	r0, r9
 8005fe6:	aa26      	add	r2, sp, #152	; 0x98
 8005fe8:	f003 fec6 	bl	8009d78 <__ssprint_r>
 8005fec:	2800      	cmp	r0, #0
 8005fee:	f040 8341 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8005ff2:	ac29      	add	r4, sp, #164	; 0xa4
 8005ff4:	e51b      	b.n	8005a2e <_svfprintf_r+0x6aa>
 8005ff6:	4659      	mov	r1, fp
 8005ff8:	4648      	mov	r0, r9
 8005ffa:	aa26      	add	r2, sp, #152	; 0x98
 8005ffc:	f003 febc 	bl	8009d78 <__ssprint_r>
 8006000:	2800      	cmp	r0, #0
 8006002:	f040 8337 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8006006:	ac29      	add	r4, sp, #164	; 0xa4
 8006008:	e521      	b.n	8005a4e <_svfprintf_r+0x6ca>
 800600a:	2010      	movs	r0, #16
 800600c:	2b07      	cmp	r3, #7
 800600e:	4402      	add	r2, r0
 8006010:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006014:	6060      	str	r0, [r4, #4]
 8006016:	dd08      	ble.n	800602a <_svfprintf_r+0xca6>
 8006018:	4659      	mov	r1, fp
 800601a:	4648      	mov	r0, r9
 800601c:	aa26      	add	r2, sp, #152	; 0x98
 800601e:	f003 feab 	bl	8009d78 <__ssprint_r>
 8006022:	2800      	cmp	r0, #0
 8006024:	f040 8326 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8006028:	a929      	add	r1, sp, #164	; 0xa4
 800602a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800602c:	460c      	mov	r4, r1
 800602e:	3b10      	subs	r3, #16
 8006030:	9317      	str	r3, [sp, #92]	; 0x5c
 8006032:	e515      	b.n	8005a60 <_svfprintf_r+0x6dc>
 8006034:	460c      	mov	r4, r1
 8006036:	e52f      	b.n	8005a98 <_svfprintf_r+0x714>
 8006038:	2010      	movs	r0, #16
 800603a:	2b07      	cmp	r3, #7
 800603c:	4402      	add	r2, r0
 800603e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006042:	6060      	str	r0, [r4, #4]
 8006044:	dd08      	ble.n	8006058 <_svfprintf_r+0xcd4>
 8006046:	4659      	mov	r1, fp
 8006048:	4648      	mov	r0, r9
 800604a:	aa26      	add	r2, sp, #152	; 0x98
 800604c:	f003 fe94 	bl	8009d78 <__ssprint_r>
 8006050:	2800      	cmp	r0, #0
 8006052:	f040 830f 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8006056:	a929      	add	r1, sp, #164	; 0xa4
 8006058:	460c      	mov	r4, r1
 800605a:	3e10      	subs	r6, #16
 800605c:	e520      	b.n	8005aa0 <_svfprintf_r+0x71c>
 800605e:	460c      	mov	r4, r1
 8006060:	e546      	b.n	8005af0 <_svfprintf_r+0x76c>
 8006062:	bf00      	nop
 8006064:	0800b464 	.word	0x0800b464
 8006068:	0800b475 	.word	0x0800b475
 800606c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800606e:	2b65      	cmp	r3, #101	; 0x65
 8006070:	f340 824a 	ble.w	8006508 <_svfprintf_r+0x1184>
 8006074:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006078:	2200      	movs	r2, #0
 800607a:	2300      	movs	r3, #0
 800607c:	f7fa fc94 	bl	80009a8 <__aeabi_dcmpeq>
 8006080:	2800      	cmp	r0, #0
 8006082:	d06a      	beq.n	800615a <_svfprintf_r+0xdd6>
 8006084:	4b6f      	ldr	r3, [pc, #444]	; (8006244 <_svfprintf_r+0xec0>)
 8006086:	6023      	str	r3, [r4, #0]
 8006088:	2301      	movs	r3, #1
 800608a:	441e      	add	r6, r3
 800608c:	6063      	str	r3, [r4, #4]
 800608e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006090:	9628      	str	r6, [sp, #160]	; 0xa0
 8006092:	3301      	adds	r3, #1
 8006094:	2b07      	cmp	r3, #7
 8006096:	9327      	str	r3, [sp, #156]	; 0x9c
 8006098:	dc38      	bgt.n	800610c <_svfprintf_r+0xd88>
 800609a:	3408      	adds	r4, #8
 800609c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800609e:	9a08      	ldr	r2, [sp, #32]
 80060a0:	4293      	cmp	r3, r2
 80060a2:	db03      	blt.n	80060ac <_svfprintf_r+0xd28>
 80060a4:	f01a 0f01 	tst.w	sl, #1
 80060a8:	f43f ad33 	beq.w	8005b12 <_svfprintf_r+0x78e>
 80060ac:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80060ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80060b0:	6023      	str	r3, [r4, #0]
 80060b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80060b4:	6063      	str	r3, [r4, #4]
 80060b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80060b8:	4413      	add	r3, r2
 80060ba:	9328      	str	r3, [sp, #160]	; 0xa0
 80060bc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80060be:	3301      	adds	r3, #1
 80060c0:	2b07      	cmp	r3, #7
 80060c2:	9327      	str	r3, [sp, #156]	; 0x9c
 80060c4:	dc2c      	bgt.n	8006120 <_svfprintf_r+0xd9c>
 80060c6:	3408      	adds	r4, #8
 80060c8:	9b08      	ldr	r3, [sp, #32]
 80060ca:	1e5d      	subs	r5, r3, #1
 80060cc:	2d00      	cmp	r5, #0
 80060ce:	f77f ad20 	ble.w	8005b12 <_svfprintf_r+0x78e>
 80060d2:	f04f 0810 	mov.w	r8, #16
 80060d6:	4e5c      	ldr	r6, [pc, #368]	; (8006248 <_svfprintf_r+0xec4>)
 80060d8:	2d10      	cmp	r5, #16
 80060da:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80060de:	f104 0108 	add.w	r1, r4, #8
 80060e2:	f103 0301 	add.w	r3, r3, #1
 80060e6:	6026      	str	r6, [r4, #0]
 80060e8:	dc24      	bgt.n	8006134 <_svfprintf_r+0xdb0>
 80060ea:	6065      	str	r5, [r4, #4]
 80060ec:	2b07      	cmp	r3, #7
 80060ee:	4415      	add	r5, r2
 80060f0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80060f4:	f340 829c 	ble.w	8006630 <_svfprintf_r+0x12ac>
 80060f8:	4659      	mov	r1, fp
 80060fa:	4648      	mov	r0, r9
 80060fc:	aa26      	add	r2, sp, #152	; 0x98
 80060fe:	f003 fe3b 	bl	8009d78 <__ssprint_r>
 8006102:	2800      	cmp	r0, #0
 8006104:	f040 82b6 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8006108:	ac29      	add	r4, sp, #164	; 0xa4
 800610a:	e502      	b.n	8005b12 <_svfprintf_r+0x78e>
 800610c:	4659      	mov	r1, fp
 800610e:	4648      	mov	r0, r9
 8006110:	aa26      	add	r2, sp, #152	; 0x98
 8006112:	f003 fe31 	bl	8009d78 <__ssprint_r>
 8006116:	2800      	cmp	r0, #0
 8006118:	f040 82ac 	bne.w	8006674 <_svfprintf_r+0x12f0>
 800611c:	ac29      	add	r4, sp, #164	; 0xa4
 800611e:	e7bd      	b.n	800609c <_svfprintf_r+0xd18>
 8006120:	4659      	mov	r1, fp
 8006122:	4648      	mov	r0, r9
 8006124:	aa26      	add	r2, sp, #152	; 0x98
 8006126:	f003 fe27 	bl	8009d78 <__ssprint_r>
 800612a:	2800      	cmp	r0, #0
 800612c:	f040 82a2 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8006130:	ac29      	add	r4, sp, #164	; 0xa4
 8006132:	e7c9      	b.n	80060c8 <_svfprintf_r+0xd44>
 8006134:	3210      	adds	r2, #16
 8006136:	2b07      	cmp	r3, #7
 8006138:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800613c:	f8c4 8004 	str.w	r8, [r4, #4]
 8006140:	dd08      	ble.n	8006154 <_svfprintf_r+0xdd0>
 8006142:	4659      	mov	r1, fp
 8006144:	4648      	mov	r0, r9
 8006146:	aa26      	add	r2, sp, #152	; 0x98
 8006148:	f003 fe16 	bl	8009d78 <__ssprint_r>
 800614c:	2800      	cmp	r0, #0
 800614e:	f040 8291 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8006152:	a929      	add	r1, sp, #164	; 0xa4
 8006154:	460c      	mov	r4, r1
 8006156:	3d10      	subs	r5, #16
 8006158:	e7be      	b.n	80060d8 <_svfprintf_r+0xd54>
 800615a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800615c:	2b00      	cmp	r3, #0
 800615e:	dc75      	bgt.n	800624c <_svfprintf_r+0xec8>
 8006160:	4b38      	ldr	r3, [pc, #224]	; (8006244 <_svfprintf_r+0xec0>)
 8006162:	6023      	str	r3, [r4, #0]
 8006164:	2301      	movs	r3, #1
 8006166:	441e      	add	r6, r3
 8006168:	6063      	str	r3, [r4, #4]
 800616a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800616c:	9628      	str	r6, [sp, #160]	; 0xa0
 800616e:	3301      	adds	r3, #1
 8006170:	2b07      	cmp	r3, #7
 8006172:	9327      	str	r3, [sp, #156]	; 0x9c
 8006174:	dc3e      	bgt.n	80061f4 <_svfprintf_r+0xe70>
 8006176:	3408      	adds	r4, #8
 8006178:	9908      	ldr	r1, [sp, #32]
 800617a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800617c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800617e:	430a      	orrs	r2, r1
 8006180:	f00a 0101 	and.w	r1, sl, #1
 8006184:	430a      	orrs	r2, r1
 8006186:	f43f acc4 	beq.w	8005b12 <_svfprintf_r+0x78e>
 800618a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800618c:	6022      	str	r2, [r4, #0]
 800618e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006190:	4413      	add	r3, r2
 8006192:	9328      	str	r3, [sp, #160]	; 0xa0
 8006194:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006196:	6062      	str	r2, [r4, #4]
 8006198:	3301      	adds	r3, #1
 800619a:	2b07      	cmp	r3, #7
 800619c:	9327      	str	r3, [sp, #156]	; 0x9c
 800619e:	dc33      	bgt.n	8006208 <_svfprintf_r+0xe84>
 80061a0:	3408      	adds	r4, #8
 80061a2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80061a4:	2d00      	cmp	r5, #0
 80061a6:	da1c      	bge.n	80061e2 <_svfprintf_r+0xe5e>
 80061a8:	4623      	mov	r3, r4
 80061aa:	f04f 0810 	mov.w	r8, #16
 80061ae:	4e26      	ldr	r6, [pc, #152]	; (8006248 <_svfprintf_r+0xec4>)
 80061b0:	426d      	negs	r5, r5
 80061b2:	2d10      	cmp	r5, #16
 80061b4:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80061b8:	f104 0408 	add.w	r4, r4, #8
 80061bc:	f102 0201 	add.w	r2, r2, #1
 80061c0:	601e      	str	r6, [r3, #0]
 80061c2:	dc2b      	bgt.n	800621c <_svfprintf_r+0xe98>
 80061c4:	605d      	str	r5, [r3, #4]
 80061c6:	2a07      	cmp	r2, #7
 80061c8:	440d      	add	r5, r1
 80061ca:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80061ce:	dd08      	ble.n	80061e2 <_svfprintf_r+0xe5e>
 80061d0:	4659      	mov	r1, fp
 80061d2:	4648      	mov	r0, r9
 80061d4:	aa26      	add	r2, sp, #152	; 0x98
 80061d6:	f003 fdcf 	bl	8009d78 <__ssprint_r>
 80061da:	2800      	cmp	r0, #0
 80061dc:	f040 824a 	bne.w	8006674 <_svfprintf_r+0x12f0>
 80061e0:	ac29      	add	r4, sp, #164	; 0xa4
 80061e2:	9b07      	ldr	r3, [sp, #28]
 80061e4:	9a08      	ldr	r2, [sp, #32]
 80061e6:	6023      	str	r3, [r4, #0]
 80061e8:	9b08      	ldr	r3, [sp, #32]
 80061ea:	6063      	str	r3, [r4, #4]
 80061ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80061ee:	4413      	add	r3, r2
 80061f0:	9328      	str	r3, [sp, #160]	; 0xa0
 80061f2:	e487      	b.n	8005b04 <_svfprintf_r+0x780>
 80061f4:	4659      	mov	r1, fp
 80061f6:	4648      	mov	r0, r9
 80061f8:	aa26      	add	r2, sp, #152	; 0x98
 80061fa:	f003 fdbd 	bl	8009d78 <__ssprint_r>
 80061fe:	2800      	cmp	r0, #0
 8006200:	f040 8238 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8006204:	ac29      	add	r4, sp, #164	; 0xa4
 8006206:	e7b7      	b.n	8006178 <_svfprintf_r+0xdf4>
 8006208:	4659      	mov	r1, fp
 800620a:	4648      	mov	r0, r9
 800620c:	aa26      	add	r2, sp, #152	; 0x98
 800620e:	f003 fdb3 	bl	8009d78 <__ssprint_r>
 8006212:	2800      	cmp	r0, #0
 8006214:	f040 822e 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8006218:	ac29      	add	r4, sp, #164	; 0xa4
 800621a:	e7c2      	b.n	80061a2 <_svfprintf_r+0xe1e>
 800621c:	3110      	adds	r1, #16
 800621e:	2a07      	cmp	r2, #7
 8006220:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8006224:	f8c3 8004 	str.w	r8, [r3, #4]
 8006228:	dd08      	ble.n	800623c <_svfprintf_r+0xeb8>
 800622a:	4659      	mov	r1, fp
 800622c:	4648      	mov	r0, r9
 800622e:	aa26      	add	r2, sp, #152	; 0x98
 8006230:	f003 fda2 	bl	8009d78 <__ssprint_r>
 8006234:	2800      	cmp	r0, #0
 8006236:	f040 821d 	bne.w	8006674 <_svfprintf_r+0x12f0>
 800623a:	ac29      	add	r4, sp, #164	; 0xa4
 800623c:	4623      	mov	r3, r4
 800623e:	3d10      	subs	r5, #16
 8006240:	e7b7      	b.n	80061b2 <_svfprintf_r+0xe2e>
 8006242:	bf00      	nop
 8006244:	0800b486 	.word	0x0800b486
 8006248:	0800b498 	.word	0x0800b498
 800624c:	9b08      	ldr	r3, [sp, #32]
 800624e:	42ab      	cmp	r3, r5
 8006250:	bfa8      	it	ge
 8006252:	462b      	movge	r3, r5
 8006254:	2b00      	cmp	r3, #0
 8006256:	4698      	mov	r8, r3
 8006258:	dd0b      	ble.n	8006272 <_svfprintf_r+0xeee>
 800625a:	9b07      	ldr	r3, [sp, #28]
 800625c:	4446      	add	r6, r8
 800625e:	e9c4 3800 	strd	r3, r8, [r4]
 8006262:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006264:	9628      	str	r6, [sp, #160]	; 0xa0
 8006266:	3301      	adds	r3, #1
 8006268:	2b07      	cmp	r3, #7
 800626a:	9327      	str	r3, [sp, #156]	; 0x9c
 800626c:	f300 808f 	bgt.w	800638e <_svfprintf_r+0x100a>
 8006270:	3408      	adds	r4, #8
 8006272:	f1b8 0f00 	cmp.w	r8, #0
 8006276:	bfb4      	ite	lt
 8006278:	462e      	movlt	r6, r5
 800627a:	eba5 0608 	subge.w	r6, r5, r8
 800627e:	2e00      	cmp	r6, #0
 8006280:	dd1c      	ble.n	80062bc <_svfprintf_r+0xf38>
 8006282:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8006504 <_svfprintf_r+0x1180>
 8006286:	2e10      	cmp	r6, #16
 8006288:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800628c:	f104 0108 	add.w	r1, r4, #8
 8006290:	f103 0301 	add.w	r3, r3, #1
 8006294:	f8c4 8000 	str.w	r8, [r4]
 8006298:	f300 8083 	bgt.w	80063a2 <_svfprintf_r+0x101e>
 800629c:	6066      	str	r6, [r4, #4]
 800629e:	2b07      	cmp	r3, #7
 80062a0:	4416      	add	r6, r2
 80062a2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80062a6:	f340 808f 	ble.w	80063c8 <_svfprintf_r+0x1044>
 80062aa:	4659      	mov	r1, fp
 80062ac:	4648      	mov	r0, r9
 80062ae:	aa26      	add	r2, sp, #152	; 0x98
 80062b0:	f003 fd62 	bl	8009d78 <__ssprint_r>
 80062b4:	2800      	cmp	r0, #0
 80062b6:	f040 81dd 	bne.w	8006674 <_svfprintf_r+0x12f0>
 80062ba:	ac29      	add	r4, sp, #164	; 0xa4
 80062bc:	9b07      	ldr	r3, [sp, #28]
 80062be:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 80062c2:	441d      	add	r5, r3
 80062c4:	d00c      	beq.n	80062e0 <_svfprintf_r+0xf5c>
 80062c6:	4e8f      	ldr	r6, [pc, #572]	; (8006504 <_svfprintf_r+0x1180>)
 80062c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d17e      	bne.n	80063cc <_svfprintf_r+0x1048>
 80062ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d17e      	bne.n	80063d2 <_svfprintf_r+0x104e>
 80062d4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80062d8:	4413      	add	r3, r2
 80062da:	429d      	cmp	r5, r3
 80062dc:	bf28      	it	cs
 80062de:	461d      	movcs	r5, r3
 80062e0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80062e2:	9a08      	ldr	r2, [sp, #32]
 80062e4:	4293      	cmp	r3, r2
 80062e6:	db02      	blt.n	80062ee <_svfprintf_r+0xf6a>
 80062e8:	f01a 0f01 	tst.w	sl, #1
 80062ec:	d00e      	beq.n	800630c <_svfprintf_r+0xf88>
 80062ee:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80062f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80062f2:	6023      	str	r3, [r4, #0]
 80062f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80062f6:	6063      	str	r3, [r4, #4]
 80062f8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80062fa:	4413      	add	r3, r2
 80062fc:	9328      	str	r3, [sp, #160]	; 0xa0
 80062fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006300:	3301      	adds	r3, #1
 8006302:	2b07      	cmp	r3, #7
 8006304:	9327      	str	r3, [sp, #156]	; 0x9c
 8006306:	f300 80e8 	bgt.w	80064da <_svfprintf_r+0x1156>
 800630a:	3408      	adds	r4, #8
 800630c:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800630e:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8006312:	440b      	add	r3, r1
 8006314:	1b8e      	subs	r6, r1, r6
 8006316:	1b5a      	subs	r2, r3, r5
 8006318:	4296      	cmp	r6, r2
 800631a:	bfa8      	it	ge
 800631c:	4616      	movge	r6, r2
 800631e:	2e00      	cmp	r6, #0
 8006320:	dd0b      	ble.n	800633a <_svfprintf_r+0xfb6>
 8006322:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006324:	e9c4 5600 	strd	r5, r6, [r4]
 8006328:	4433      	add	r3, r6
 800632a:	9328      	str	r3, [sp, #160]	; 0xa0
 800632c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800632e:	3301      	adds	r3, #1
 8006330:	2b07      	cmp	r3, #7
 8006332:	9327      	str	r3, [sp, #156]	; 0x9c
 8006334:	f300 80db 	bgt.w	80064ee <_svfprintf_r+0x116a>
 8006338:	3408      	adds	r4, #8
 800633a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800633c:	9b08      	ldr	r3, [sp, #32]
 800633e:	2e00      	cmp	r6, #0
 8006340:	eba3 0505 	sub.w	r5, r3, r5
 8006344:	bfa8      	it	ge
 8006346:	1bad      	subge	r5, r5, r6
 8006348:	2d00      	cmp	r5, #0
 800634a:	f77f abe2 	ble.w	8005b12 <_svfprintf_r+0x78e>
 800634e:	f04f 0810 	mov.w	r8, #16
 8006352:	4e6c      	ldr	r6, [pc, #432]	; (8006504 <_svfprintf_r+0x1180>)
 8006354:	2d10      	cmp	r5, #16
 8006356:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800635a:	f104 0108 	add.w	r1, r4, #8
 800635e:	f103 0301 	add.w	r3, r3, #1
 8006362:	6026      	str	r6, [r4, #0]
 8006364:	f77f aec1 	ble.w	80060ea <_svfprintf_r+0xd66>
 8006368:	3210      	adds	r2, #16
 800636a:	2b07      	cmp	r3, #7
 800636c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006370:	f8c4 8004 	str.w	r8, [r4, #4]
 8006374:	dd08      	ble.n	8006388 <_svfprintf_r+0x1004>
 8006376:	4659      	mov	r1, fp
 8006378:	4648      	mov	r0, r9
 800637a:	aa26      	add	r2, sp, #152	; 0x98
 800637c:	f003 fcfc 	bl	8009d78 <__ssprint_r>
 8006380:	2800      	cmp	r0, #0
 8006382:	f040 8177 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8006386:	a929      	add	r1, sp, #164	; 0xa4
 8006388:	460c      	mov	r4, r1
 800638a:	3d10      	subs	r5, #16
 800638c:	e7e2      	b.n	8006354 <_svfprintf_r+0xfd0>
 800638e:	4659      	mov	r1, fp
 8006390:	4648      	mov	r0, r9
 8006392:	aa26      	add	r2, sp, #152	; 0x98
 8006394:	f003 fcf0 	bl	8009d78 <__ssprint_r>
 8006398:	2800      	cmp	r0, #0
 800639a:	f040 816b 	bne.w	8006674 <_svfprintf_r+0x12f0>
 800639e:	ac29      	add	r4, sp, #164	; 0xa4
 80063a0:	e767      	b.n	8006272 <_svfprintf_r+0xeee>
 80063a2:	2010      	movs	r0, #16
 80063a4:	2b07      	cmp	r3, #7
 80063a6:	4402      	add	r2, r0
 80063a8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80063ac:	6060      	str	r0, [r4, #4]
 80063ae:	dd08      	ble.n	80063c2 <_svfprintf_r+0x103e>
 80063b0:	4659      	mov	r1, fp
 80063b2:	4648      	mov	r0, r9
 80063b4:	aa26      	add	r2, sp, #152	; 0x98
 80063b6:	f003 fcdf 	bl	8009d78 <__ssprint_r>
 80063ba:	2800      	cmp	r0, #0
 80063bc:	f040 815a 	bne.w	8006674 <_svfprintf_r+0x12f0>
 80063c0:	a929      	add	r1, sp, #164	; 0xa4
 80063c2:	460c      	mov	r4, r1
 80063c4:	3e10      	subs	r6, #16
 80063c6:	e75e      	b.n	8006286 <_svfprintf_r+0xf02>
 80063c8:	460c      	mov	r4, r1
 80063ca:	e777      	b.n	80062bc <_svfprintf_r+0xf38>
 80063cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d052      	beq.n	8006478 <_svfprintf_r+0x10f4>
 80063d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063d4:	3b01      	subs	r3, #1
 80063d6:	930c      	str	r3, [sp, #48]	; 0x30
 80063d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80063da:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80063dc:	6023      	str	r3, [r4, #0]
 80063de:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80063e0:	6063      	str	r3, [r4, #4]
 80063e2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80063e4:	4413      	add	r3, r2
 80063e6:	9328      	str	r3, [sp, #160]	; 0xa0
 80063e8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80063ea:	3301      	adds	r3, #1
 80063ec:	2b07      	cmp	r3, #7
 80063ee:	9327      	str	r3, [sp, #156]	; 0x9c
 80063f0:	dc49      	bgt.n	8006486 <_svfprintf_r+0x1102>
 80063f2:	3408      	adds	r4, #8
 80063f4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80063f8:	eb03 0802 	add.w	r8, r3, r2
 80063fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063fe:	eba8 0805 	sub.w	r8, r8, r5
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	4598      	cmp	r8, r3
 8006406:	bfa8      	it	ge
 8006408:	4698      	movge	r8, r3
 800640a:	f1b8 0f00 	cmp.w	r8, #0
 800640e:	dd0a      	ble.n	8006426 <_svfprintf_r+0x10a2>
 8006410:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006412:	e9c4 5800 	strd	r5, r8, [r4]
 8006416:	4443      	add	r3, r8
 8006418:	9328      	str	r3, [sp, #160]	; 0xa0
 800641a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800641c:	3301      	adds	r3, #1
 800641e:	2b07      	cmp	r3, #7
 8006420:	9327      	str	r3, [sp, #156]	; 0x9c
 8006422:	dc3a      	bgt.n	800649a <_svfprintf_r+0x1116>
 8006424:	3408      	adds	r4, #8
 8006426:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006428:	f1b8 0f00 	cmp.w	r8, #0
 800642c:	781b      	ldrb	r3, [r3, #0]
 800642e:	bfb4      	ite	lt
 8006430:	4698      	movlt	r8, r3
 8006432:	eba3 0808 	subge.w	r8, r3, r8
 8006436:	f1b8 0f00 	cmp.w	r8, #0
 800643a:	dd19      	ble.n	8006470 <_svfprintf_r+0x10ec>
 800643c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8006440:	f1b8 0f10 	cmp.w	r8, #16
 8006444:	f102 0201 	add.w	r2, r2, #1
 8006448:	f104 0108 	add.w	r1, r4, #8
 800644c:	6026      	str	r6, [r4, #0]
 800644e:	dc2e      	bgt.n	80064ae <_svfprintf_r+0x112a>
 8006450:	4443      	add	r3, r8
 8006452:	2a07      	cmp	r2, #7
 8006454:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006458:	f8c4 8004 	str.w	r8, [r4, #4]
 800645c:	dd3b      	ble.n	80064d6 <_svfprintf_r+0x1152>
 800645e:	4659      	mov	r1, fp
 8006460:	4648      	mov	r0, r9
 8006462:	aa26      	add	r2, sp, #152	; 0x98
 8006464:	f003 fc88 	bl	8009d78 <__ssprint_r>
 8006468:	2800      	cmp	r0, #0
 800646a:	f040 8103 	bne.w	8006674 <_svfprintf_r+0x12f0>
 800646e:	ac29      	add	r4, sp, #164	; 0xa4
 8006470:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	441d      	add	r5, r3
 8006476:	e727      	b.n	80062c8 <_svfprintf_r+0xf44>
 8006478:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800647a:	3b01      	subs	r3, #1
 800647c:	930e      	str	r3, [sp, #56]	; 0x38
 800647e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006480:	3b01      	subs	r3, #1
 8006482:	930d      	str	r3, [sp, #52]	; 0x34
 8006484:	e7a8      	b.n	80063d8 <_svfprintf_r+0x1054>
 8006486:	4659      	mov	r1, fp
 8006488:	4648      	mov	r0, r9
 800648a:	aa26      	add	r2, sp, #152	; 0x98
 800648c:	f003 fc74 	bl	8009d78 <__ssprint_r>
 8006490:	2800      	cmp	r0, #0
 8006492:	f040 80ef 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8006496:	ac29      	add	r4, sp, #164	; 0xa4
 8006498:	e7ac      	b.n	80063f4 <_svfprintf_r+0x1070>
 800649a:	4659      	mov	r1, fp
 800649c:	4648      	mov	r0, r9
 800649e:	aa26      	add	r2, sp, #152	; 0x98
 80064a0:	f003 fc6a 	bl	8009d78 <__ssprint_r>
 80064a4:	2800      	cmp	r0, #0
 80064a6:	f040 80e5 	bne.w	8006674 <_svfprintf_r+0x12f0>
 80064aa:	ac29      	add	r4, sp, #164	; 0xa4
 80064ac:	e7bb      	b.n	8006426 <_svfprintf_r+0x10a2>
 80064ae:	2010      	movs	r0, #16
 80064b0:	2a07      	cmp	r2, #7
 80064b2:	4403      	add	r3, r0
 80064b4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80064b8:	6060      	str	r0, [r4, #4]
 80064ba:	dd08      	ble.n	80064ce <_svfprintf_r+0x114a>
 80064bc:	4659      	mov	r1, fp
 80064be:	4648      	mov	r0, r9
 80064c0:	aa26      	add	r2, sp, #152	; 0x98
 80064c2:	f003 fc59 	bl	8009d78 <__ssprint_r>
 80064c6:	2800      	cmp	r0, #0
 80064c8:	f040 80d4 	bne.w	8006674 <_svfprintf_r+0x12f0>
 80064cc:	a929      	add	r1, sp, #164	; 0xa4
 80064ce:	460c      	mov	r4, r1
 80064d0:	f1a8 0810 	sub.w	r8, r8, #16
 80064d4:	e7b2      	b.n	800643c <_svfprintf_r+0x10b8>
 80064d6:	460c      	mov	r4, r1
 80064d8:	e7ca      	b.n	8006470 <_svfprintf_r+0x10ec>
 80064da:	4659      	mov	r1, fp
 80064dc:	4648      	mov	r0, r9
 80064de:	aa26      	add	r2, sp, #152	; 0x98
 80064e0:	f003 fc4a 	bl	8009d78 <__ssprint_r>
 80064e4:	2800      	cmp	r0, #0
 80064e6:	f040 80c5 	bne.w	8006674 <_svfprintf_r+0x12f0>
 80064ea:	ac29      	add	r4, sp, #164	; 0xa4
 80064ec:	e70e      	b.n	800630c <_svfprintf_r+0xf88>
 80064ee:	4659      	mov	r1, fp
 80064f0:	4648      	mov	r0, r9
 80064f2:	aa26      	add	r2, sp, #152	; 0x98
 80064f4:	f003 fc40 	bl	8009d78 <__ssprint_r>
 80064f8:	2800      	cmp	r0, #0
 80064fa:	f040 80bb 	bne.w	8006674 <_svfprintf_r+0x12f0>
 80064fe:	ac29      	add	r4, sp, #164	; 0xa4
 8006500:	e71b      	b.n	800633a <_svfprintf_r+0xfb6>
 8006502:	bf00      	nop
 8006504:	0800b498 	.word	0x0800b498
 8006508:	9a08      	ldr	r2, [sp, #32]
 800650a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800650c:	2a01      	cmp	r2, #1
 800650e:	9a07      	ldr	r2, [sp, #28]
 8006510:	f106 0601 	add.w	r6, r6, #1
 8006514:	6022      	str	r2, [r4, #0]
 8006516:	f04f 0201 	mov.w	r2, #1
 800651a:	f103 0301 	add.w	r3, r3, #1
 800651e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006522:	f104 0508 	add.w	r5, r4, #8
 8006526:	6062      	str	r2, [r4, #4]
 8006528:	dc02      	bgt.n	8006530 <_svfprintf_r+0x11ac>
 800652a:	f01a 0f01 	tst.w	sl, #1
 800652e:	d07a      	beq.n	8006626 <_svfprintf_r+0x12a2>
 8006530:	2b07      	cmp	r3, #7
 8006532:	dd08      	ble.n	8006546 <_svfprintf_r+0x11c2>
 8006534:	4659      	mov	r1, fp
 8006536:	4648      	mov	r0, r9
 8006538:	aa26      	add	r2, sp, #152	; 0x98
 800653a:	f003 fc1d 	bl	8009d78 <__ssprint_r>
 800653e:	2800      	cmp	r0, #0
 8006540:	f040 8098 	bne.w	8006674 <_svfprintf_r+0x12f0>
 8006544:	ad29      	add	r5, sp, #164	; 0xa4
 8006546:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006548:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800654a:	602b      	str	r3, [r5, #0]
 800654c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800654e:	606b      	str	r3, [r5, #4]
 8006550:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006552:	4413      	add	r3, r2
 8006554:	9328      	str	r3, [sp, #160]	; 0xa0
 8006556:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006558:	3301      	adds	r3, #1
 800655a:	2b07      	cmp	r3, #7
 800655c:	9327      	str	r3, [sp, #156]	; 0x9c
 800655e:	dc32      	bgt.n	80065c6 <_svfprintf_r+0x1242>
 8006560:	3508      	adds	r5, #8
 8006562:	9b08      	ldr	r3, [sp, #32]
 8006564:	2200      	movs	r2, #0
 8006566:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800656a:	1e5c      	subs	r4, r3, #1
 800656c:	2300      	movs	r3, #0
 800656e:	f7fa fa1b 	bl	80009a8 <__aeabi_dcmpeq>
 8006572:	2800      	cmp	r0, #0
 8006574:	d130      	bne.n	80065d8 <_svfprintf_r+0x1254>
 8006576:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006578:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800657a:	9807      	ldr	r0, [sp, #28]
 800657c:	9a08      	ldr	r2, [sp, #32]
 800657e:	3101      	adds	r1, #1
 8006580:	3b01      	subs	r3, #1
 8006582:	3001      	adds	r0, #1
 8006584:	4413      	add	r3, r2
 8006586:	2907      	cmp	r1, #7
 8006588:	e9c5 0400 	strd	r0, r4, [r5]
 800658c:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8006590:	dd4c      	ble.n	800662c <_svfprintf_r+0x12a8>
 8006592:	4659      	mov	r1, fp
 8006594:	4648      	mov	r0, r9
 8006596:	aa26      	add	r2, sp, #152	; 0x98
 8006598:	f003 fbee 	bl	8009d78 <__ssprint_r>
 800659c:	2800      	cmp	r0, #0
 800659e:	d169      	bne.n	8006674 <_svfprintf_r+0x12f0>
 80065a0:	ad29      	add	r5, sp, #164	; 0xa4
 80065a2:	ab22      	add	r3, sp, #136	; 0x88
 80065a4:	602b      	str	r3, [r5, #0]
 80065a6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80065a8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80065aa:	606b      	str	r3, [r5, #4]
 80065ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80065ae:	4413      	add	r3, r2
 80065b0:	9328      	str	r3, [sp, #160]	; 0xa0
 80065b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80065b4:	3301      	adds	r3, #1
 80065b6:	2b07      	cmp	r3, #7
 80065b8:	9327      	str	r3, [sp, #156]	; 0x9c
 80065ba:	f73f ad9d 	bgt.w	80060f8 <_svfprintf_r+0xd74>
 80065be:	f105 0408 	add.w	r4, r5, #8
 80065c2:	f7ff baa6 	b.w	8005b12 <_svfprintf_r+0x78e>
 80065c6:	4659      	mov	r1, fp
 80065c8:	4648      	mov	r0, r9
 80065ca:	aa26      	add	r2, sp, #152	; 0x98
 80065cc:	f003 fbd4 	bl	8009d78 <__ssprint_r>
 80065d0:	2800      	cmp	r0, #0
 80065d2:	d14f      	bne.n	8006674 <_svfprintf_r+0x12f0>
 80065d4:	ad29      	add	r5, sp, #164	; 0xa4
 80065d6:	e7c4      	b.n	8006562 <_svfprintf_r+0x11de>
 80065d8:	2c00      	cmp	r4, #0
 80065da:	dde2      	ble.n	80065a2 <_svfprintf_r+0x121e>
 80065dc:	f04f 0810 	mov.w	r8, #16
 80065e0:	4e51      	ldr	r6, [pc, #324]	; (8006728 <_svfprintf_r+0x13a4>)
 80065e2:	2c10      	cmp	r4, #16
 80065e4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80065e8:	f105 0108 	add.w	r1, r5, #8
 80065ec:	f103 0301 	add.w	r3, r3, #1
 80065f0:	602e      	str	r6, [r5, #0]
 80065f2:	dc07      	bgt.n	8006604 <_svfprintf_r+0x1280>
 80065f4:	606c      	str	r4, [r5, #4]
 80065f6:	2b07      	cmp	r3, #7
 80065f8:	4414      	add	r4, r2
 80065fa:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 80065fe:	dcc8      	bgt.n	8006592 <_svfprintf_r+0x120e>
 8006600:	460d      	mov	r5, r1
 8006602:	e7ce      	b.n	80065a2 <_svfprintf_r+0x121e>
 8006604:	3210      	adds	r2, #16
 8006606:	2b07      	cmp	r3, #7
 8006608:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800660c:	f8c5 8004 	str.w	r8, [r5, #4]
 8006610:	dd06      	ble.n	8006620 <_svfprintf_r+0x129c>
 8006612:	4659      	mov	r1, fp
 8006614:	4648      	mov	r0, r9
 8006616:	aa26      	add	r2, sp, #152	; 0x98
 8006618:	f003 fbae 	bl	8009d78 <__ssprint_r>
 800661c:	bb50      	cbnz	r0, 8006674 <_svfprintf_r+0x12f0>
 800661e:	a929      	add	r1, sp, #164	; 0xa4
 8006620:	460d      	mov	r5, r1
 8006622:	3c10      	subs	r4, #16
 8006624:	e7dd      	b.n	80065e2 <_svfprintf_r+0x125e>
 8006626:	2b07      	cmp	r3, #7
 8006628:	ddbb      	ble.n	80065a2 <_svfprintf_r+0x121e>
 800662a:	e7b2      	b.n	8006592 <_svfprintf_r+0x120e>
 800662c:	3508      	adds	r5, #8
 800662e:	e7b8      	b.n	80065a2 <_svfprintf_r+0x121e>
 8006630:	460c      	mov	r4, r1
 8006632:	f7ff ba6e 	b.w	8005b12 <_svfprintf_r+0x78e>
 8006636:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800663a:	1a9d      	subs	r5, r3, r2
 800663c:	2d00      	cmp	r5, #0
 800663e:	f77f aa6c 	ble.w	8005b1a <_svfprintf_r+0x796>
 8006642:	f04f 0810 	mov.w	r8, #16
 8006646:	4e39      	ldr	r6, [pc, #228]	; (800672c <_svfprintf_r+0x13a8>)
 8006648:	2d10      	cmp	r5, #16
 800664a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800664e:	6026      	str	r6, [r4, #0]
 8006650:	f103 0301 	add.w	r3, r3, #1
 8006654:	dc17      	bgt.n	8006686 <_svfprintf_r+0x1302>
 8006656:	6065      	str	r5, [r4, #4]
 8006658:	2b07      	cmp	r3, #7
 800665a:	4415      	add	r5, r2
 800665c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006660:	f77f aa5b 	ble.w	8005b1a <_svfprintf_r+0x796>
 8006664:	4659      	mov	r1, fp
 8006666:	4648      	mov	r0, r9
 8006668:	aa26      	add	r2, sp, #152	; 0x98
 800666a:	f003 fb85 	bl	8009d78 <__ssprint_r>
 800666e:	2800      	cmp	r0, #0
 8006670:	f43f aa53 	beq.w	8005b1a <_svfprintf_r+0x796>
 8006674:	2f00      	cmp	r7, #0
 8006676:	f43f a87e 	beq.w	8005776 <_svfprintf_r+0x3f2>
 800667a:	4639      	mov	r1, r7
 800667c:	4648      	mov	r0, r9
 800667e:	f002 fb3f 	bl	8008d00 <_free_r>
 8006682:	f7ff b878 	b.w	8005776 <_svfprintf_r+0x3f2>
 8006686:	3210      	adds	r2, #16
 8006688:	2b07      	cmp	r3, #7
 800668a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800668e:	f8c4 8004 	str.w	r8, [r4, #4]
 8006692:	dc02      	bgt.n	800669a <_svfprintf_r+0x1316>
 8006694:	3408      	adds	r4, #8
 8006696:	3d10      	subs	r5, #16
 8006698:	e7d6      	b.n	8006648 <_svfprintf_r+0x12c4>
 800669a:	4659      	mov	r1, fp
 800669c:	4648      	mov	r0, r9
 800669e:	aa26      	add	r2, sp, #152	; 0x98
 80066a0:	f003 fb6a 	bl	8009d78 <__ssprint_r>
 80066a4:	2800      	cmp	r0, #0
 80066a6:	d1e5      	bne.n	8006674 <_svfprintf_r+0x12f0>
 80066a8:	ac29      	add	r4, sp, #164	; 0xa4
 80066aa:	e7f4      	b.n	8006696 <_svfprintf_r+0x1312>
 80066ac:	4639      	mov	r1, r7
 80066ae:	4648      	mov	r0, r9
 80066b0:	f002 fb26 	bl	8008d00 <_free_r>
 80066b4:	f7ff ba48 	b.w	8005b48 <_svfprintf_r+0x7c4>
 80066b8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	f43f a85b 	beq.w	8005776 <_svfprintf_r+0x3f2>
 80066c0:	4659      	mov	r1, fp
 80066c2:	4648      	mov	r0, r9
 80066c4:	aa26      	add	r2, sp, #152	; 0x98
 80066c6:	f003 fb57 	bl	8009d78 <__ssprint_r>
 80066ca:	f7ff b854 	b.w	8005776 <_svfprintf_r+0x3f2>
 80066ce:	ea56 0207 	orrs.w	r2, r6, r7
 80066d2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80066d6:	f43f ab54 	beq.w	8005d82 <_svfprintf_r+0x9fe>
 80066da:	2b01      	cmp	r3, #1
 80066dc:	f43f abea 	beq.w	8005eb4 <_svfprintf_r+0xb30>
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	ab52      	add	r3, sp, #328	; 0x148
 80066e4:	9307      	str	r3, [sp, #28]
 80066e6:	f43f ac3d 	beq.w	8005f64 <_svfprintf_r+0xbe0>
 80066ea:	9907      	ldr	r1, [sp, #28]
 80066ec:	f006 0307 	and.w	r3, r6, #7
 80066f0:	460a      	mov	r2, r1
 80066f2:	3330      	adds	r3, #48	; 0x30
 80066f4:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80066f8:	9207      	str	r2, [sp, #28]
 80066fa:	08f2      	lsrs	r2, r6, #3
 80066fc:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8006700:	08f8      	lsrs	r0, r7, #3
 8006702:	4616      	mov	r6, r2
 8006704:	4607      	mov	r7, r0
 8006706:	ea56 0207 	orrs.w	r2, r6, r7
 800670a:	d1ee      	bne.n	80066ea <_svfprintf_r+0x1366>
 800670c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800670e:	07d2      	lsls	r2, r2, #31
 8006710:	f57f ac16 	bpl.w	8005f40 <_svfprintf_r+0xbbc>
 8006714:	2b30      	cmp	r3, #48	; 0x30
 8006716:	f43f ac13 	beq.w	8005f40 <_svfprintf_r+0xbbc>
 800671a:	2330      	movs	r3, #48	; 0x30
 800671c:	9a07      	ldr	r2, [sp, #28]
 800671e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006722:	1e8b      	subs	r3, r1, #2
 8006724:	9307      	str	r3, [sp, #28]
 8006726:	e40b      	b.n	8005f40 <_svfprintf_r+0xbbc>
 8006728:	0800b498 	.word	0x0800b498
 800672c:	0800b488 	.word	0x0800b488

08006730 <sysconf>:
 8006730:	2808      	cmp	r0, #8
 8006732:	b508      	push	{r3, lr}
 8006734:	d006      	beq.n	8006744 <sysconf+0x14>
 8006736:	f7fe fa85 	bl	8004c44 <__errno>
 800673a:	2316      	movs	r3, #22
 800673c:	6003      	str	r3, [r0, #0]
 800673e:	f04f 30ff 	mov.w	r0, #4294967295
 8006742:	bd08      	pop	{r3, pc}
 8006744:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006748:	e7fb      	b.n	8006742 <sysconf+0x12>
	...

0800674c <_vfprintf_r>:
 800674c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006750:	b0d3      	sub	sp, #332	; 0x14c
 8006752:	468a      	mov	sl, r1
 8006754:	4691      	mov	r9, r2
 8006756:	461c      	mov	r4, r3
 8006758:	461e      	mov	r6, r3
 800675a:	4683      	mov	fp, r0
 800675c:	f002 fcfa 	bl	8009154 <_localeconv_r>
 8006760:	6803      	ldr	r3, [r0, #0]
 8006762:	4618      	mov	r0, r3
 8006764:	9318      	str	r3, [sp, #96]	; 0x60
 8006766:	f7f9 fcf3 	bl	8000150 <strlen>
 800676a:	9012      	str	r0, [sp, #72]	; 0x48
 800676c:	f1bb 0f00 	cmp.w	fp, #0
 8006770:	d005      	beq.n	800677e <_vfprintf_r+0x32>
 8006772:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8006776:	b913      	cbnz	r3, 800677e <_vfprintf_r+0x32>
 8006778:	4658      	mov	r0, fp
 800677a:	f002 fa31 	bl	8008be0 <__sinit>
 800677e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006782:	07da      	lsls	r2, r3, #31
 8006784:	d407      	bmi.n	8006796 <_vfprintf_r+0x4a>
 8006786:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800678a:	059b      	lsls	r3, r3, #22
 800678c:	d403      	bmi.n	8006796 <_vfprintf_r+0x4a>
 800678e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006792:	f002 fce5 	bl	8009160 <__retarget_lock_acquire_recursive>
 8006796:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800679a:	049f      	lsls	r7, r3, #18
 800679c:	d409      	bmi.n	80067b2 <_vfprintf_r+0x66>
 800679e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80067a2:	f8aa 300c 	strh.w	r3, [sl, #12]
 80067a6:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80067aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067ae:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 80067b2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80067b6:	071d      	lsls	r5, r3, #28
 80067b8:	d502      	bpl.n	80067c0 <_vfprintf_r+0x74>
 80067ba:	f8da 3010 	ldr.w	r3, [sl, #16]
 80067be:	b9c3      	cbnz	r3, 80067f2 <_vfprintf_r+0xa6>
 80067c0:	4651      	mov	r1, sl
 80067c2:	4658      	mov	r0, fp
 80067c4:	f001 fa5c 	bl	8007c80 <__swsetup_r>
 80067c8:	b198      	cbz	r0, 80067f2 <_vfprintf_r+0xa6>
 80067ca:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80067ce:	07dc      	lsls	r4, r3, #31
 80067d0:	d506      	bpl.n	80067e0 <_vfprintf_r+0x94>
 80067d2:	f04f 33ff 	mov.w	r3, #4294967295
 80067d6:	9313      	str	r3, [sp, #76]	; 0x4c
 80067d8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80067da:	b053      	add	sp, #332	; 0x14c
 80067dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067e0:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80067e4:	0598      	lsls	r0, r3, #22
 80067e6:	d4f4      	bmi.n	80067d2 <_vfprintf_r+0x86>
 80067e8:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80067ec:	f002 fcb9 	bl	8009162 <__retarget_lock_release_recursive>
 80067f0:	e7ef      	b.n	80067d2 <_vfprintf_r+0x86>
 80067f2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80067f6:	f003 021a 	and.w	r2, r3, #26
 80067fa:	2a0a      	cmp	r2, #10
 80067fc:	d115      	bne.n	800682a <_vfprintf_r+0xde>
 80067fe:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8006802:	2a00      	cmp	r2, #0
 8006804:	db11      	blt.n	800682a <_vfprintf_r+0xde>
 8006806:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800680a:	07d1      	lsls	r1, r2, #31
 800680c:	d405      	bmi.n	800681a <_vfprintf_r+0xce>
 800680e:	059a      	lsls	r2, r3, #22
 8006810:	d403      	bmi.n	800681a <_vfprintf_r+0xce>
 8006812:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006816:	f002 fca4 	bl	8009162 <__retarget_lock_release_recursive>
 800681a:	4623      	mov	r3, r4
 800681c:	464a      	mov	r2, r9
 800681e:	4651      	mov	r1, sl
 8006820:	4658      	mov	r0, fp
 8006822:	f001 f9b3 	bl	8007b8c <__sbprintf>
 8006826:	9013      	str	r0, [sp, #76]	; 0x4c
 8006828:	e7d6      	b.n	80067d8 <_vfprintf_r+0x8c>
 800682a:	2500      	movs	r5, #0
 800682c:	2200      	movs	r2, #0
 800682e:	2300      	movs	r3, #0
 8006830:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8006834:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006838:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800683c:	ac29      	add	r4, sp, #164	; 0xa4
 800683e:	9426      	str	r4, [sp, #152]	; 0x98
 8006840:	9508      	str	r5, [sp, #32]
 8006842:	950e      	str	r5, [sp, #56]	; 0x38
 8006844:	9516      	str	r5, [sp, #88]	; 0x58
 8006846:	9519      	str	r5, [sp, #100]	; 0x64
 8006848:	9513      	str	r5, [sp, #76]	; 0x4c
 800684a:	464b      	mov	r3, r9
 800684c:	461d      	mov	r5, r3
 800684e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006852:	b10a      	cbz	r2, 8006858 <_vfprintf_r+0x10c>
 8006854:	2a25      	cmp	r2, #37	; 0x25
 8006856:	d1f9      	bne.n	800684c <_vfprintf_r+0x100>
 8006858:	ebb5 0709 	subs.w	r7, r5, r9
 800685c:	d00d      	beq.n	800687a <_vfprintf_r+0x12e>
 800685e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006860:	e9c4 9700 	strd	r9, r7, [r4]
 8006864:	443b      	add	r3, r7
 8006866:	9328      	str	r3, [sp, #160]	; 0xa0
 8006868:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800686a:	3301      	adds	r3, #1
 800686c:	2b07      	cmp	r3, #7
 800686e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006870:	dc7a      	bgt.n	8006968 <_vfprintf_r+0x21c>
 8006872:	3408      	adds	r4, #8
 8006874:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006876:	443b      	add	r3, r7
 8006878:	9313      	str	r3, [sp, #76]	; 0x4c
 800687a:	782b      	ldrb	r3, [r5, #0]
 800687c:	2b00      	cmp	r3, #0
 800687e:	f001 813d 	beq.w	8007afc <_vfprintf_r+0x13b0>
 8006882:	2300      	movs	r3, #0
 8006884:	f04f 32ff 	mov.w	r2, #4294967295
 8006888:	4698      	mov	r8, r3
 800688a:	270a      	movs	r7, #10
 800688c:	212b      	movs	r1, #43	; 0x2b
 800688e:	3501      	adds	r5, #1
 8006890:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006894:	9207      	str	r2, [sp, #28]
 8006896:	9314      	str	r3, [sp, #80]	; 0x50
 8006898:	462a      	mov	r2, r5
 800689a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800689e:	930b      	str	r3, [sp, #44]	; 0x2c
 80068a0:	4613      	mov	r3, r2
 80068a2:	930f      	str	r3, [sp, #60]	; 0x3c
 80068a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068a6:	3b20      	subs	r3, #32
 80068a8:	2b5a      	cmp	r3, #90	; 0x5a
 80068aa:	f200 85a6 	bhi.w	80073fa <_vfprintf_r+0xcae>
 80068ae:	e8df f013 	tbh	[pc, r3, lsl #1]
 80068b2:	007e      	.short	0x007e
 80068b4:	05a405a4 	.word	0x05a405a4
 80068b8:	05a40086 	.word	0x05a40086
 80068bc:	05a405a4 	.word	0x05a405a4
 80068c0:	05a40065 	.word	0x05a40065
 80068c4:	008905a4 	.word	0x008905a4
 80068c8:	05a40093 	.word	0x05a40093
 80068cc:	00960090 	.word	0x00960090
 80068d0:	00b205a4 	.word	0x00b205a4
 80068d4:	00b500b5 	.word	0x00b500b5
 80068d8:	00b500b5 	.word	0x00b500b5
 80068dc:	00b500b5 	.word	0x00b500b5
 80068e0:	00b500b5 	.word	0x00b500b5
 80068e4:	05a400b5 	.word	0x05a400b5
 80068e8:	05a405a4 	.word	0x05a405a4
 80068ec:	05a405a4 	.word	0x05a405a4
 80068f0:	05a405a4 	.word	0x05a405a4
 80068f4:	05a4011f 	.word	0x05a4011f
 80068f8:	00f500e2 	.word	0x00f500e2
 80068fc:	011f011f 	.word	0x011f011f
 8006900:	05a4011f 	.word	0x05a4011f
 8006904:	05a405a4 	.word	0x05a405a4
 8006908:	00c505a4 	.word	0x00c505a4
 800690c:	05a405a4 	.word	0x05a405a4
 8006910:	05a40484 	.word	0x05a40484
 8006914:	05a405a4 	.word	0x05a405a4
 8006918:	05a404cb 	.word	0x05a404cb
 800691c:	05a404ec 	.word	0x05a404ec
 8006920:	050b05a4 	.word	0x050b05a4
 8006924:	05a405a4 	.word	0x05a405a4
 8006928:	05a405a4 	.word	0x05a405a4
 800692c:	05a405a4 	.word	0x05a405a4
 8006930:	05a405a4 	.word	0x05a405a4
 8006934:	05a4011f 	.word	0x05a4011f
 8006938:	00f700e2 	.word	0x00f700e2
 800693c:	011f011f 	.word	0x011f011f
 8006940:	00c8011f 	.word	0x00c8011f
 8006944:	00dc00f7 	.word	0x00dc00f7
 8006948:	00d505a4 	.word	0x00d505a4
 800694c:	046105a4 	.word	0x046105a4
 8006950:	04ba0486 	.word	0x04ba0486
 8006954:	05a400dc 	.word	0x05a400dc
 8006958:	007c04cb 	.word	0x007c04cb
 800695c:	05a404ee 	.word	0x05a404ee
 8006960:	052805a4 	.word	0x052805a4
 8006964:	007c05a4 	.word	0x007c05a4
 8006968:	4651      	mov	r1, sl
 800696a:	4658      	mov	r0, fp
 800696c:	aa26      	add	r2, sp, #152	; 0x98
 800696e:	f003 fa7e 	bl	8009e6e <__sprint_r>
 8006972:	2800      	cmp	r0, #0
 8006974:	f040 8127 	bne.w	8006bc6 <_vfprintf_r+0x47a>
 8006978:	ac29      	add	r4, sp, #164	; 0xa4
 800697a:	e77b      	b.n	8006874 <_vfprintf_r+0x128>
 800697c:	4658      	mov	r0, fp
 800697e:	f002 fbe9 	bl	8009154 <_localeconv_r>
 8006982:	6843      	ldr	r3, [r0, #4]
 8006984:	4618      	mov	r0, r3
 8006986:	9319      	str	r3, [sp, #100]	; 0x64
 8006988:	f7f9 fbe2 	bl	8000150 <strlen>
 800698c:	9016      	str	r0, [sp, #88]	; 0x58
 800698e:	4658      	mov	r0, fp
 8006990:	f002 fbe0 	bl	8009154 <_localeconv_r>
 8006994:	6883      	ldr	r3, [r0, #8]
 8006996:	212b      	movs	r1, #43	; 0x2b
 8006998:	930e      	str	r3, [sp, #56]	; 0x38
 800699a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800699c:	b12b      	cbz	r3, 80069aa <_vfprintf_r+0x25e>
 800699e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069a0:	b11b      	cbz	r3, 80069aa <_vfprintf_r+0x25e>
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	b10b      	cbz	r3, 80069aa <_vfprintf_r+0x25e>
 80069a6:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 80069aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80069ac:	e774      	b.n	8006898 <_vfprintf_r+0x14c>
 80069ae:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1f9      	bne.n	80069aa <_vfprintf_r+0x25e>
 80069b6:	2320      	movs	r3, #32
 80069b8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80069bc:	e7f5      	b.n	80069aa <_vfprintf_r+0x25e>
 80069be:	f048 0801 	orr.w	r8, r8, #1
 80069c2:	e7f2      	b.n	80069aa <_vfprintf_r+0x25e>
 80069c4:	f856 3b04 	ldr.w	r3, [r6], #4
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	9314      	str	r3, [sp, #80]	; 0x50
 80069cc:	daed      	bge.n	80069aa <_vfprintf_r+0x25e>
 80069ce:	425b      	negs	r3, r3
 80069d0:	9314      	str	r3, [sp, #80]	; 0x50
 80069d2:	f048 0804 	orr.w	r8, r8, #4
 80069d6:	e7e8      	b.n	80069aa <_vfprintf_r+0x25e>
 80069d8:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80069dc:	e7e5      	b.n	80069aa <_vfprintf_r+0x25e>
 80069de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069e4:	2a2a      	cmp	r2, #42	; 0x2a
 80069e6:	920b      	str	r2, [sp, #44]	; 0x2c
 80069e8:	d112      	bne.n	8006a10 <_vfprintf_r+0x2c4>
 80069ea:	f856 0b04 	ldr.w	r0, [r6], #4
 80069ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80069f0:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 80069f4:	9207      	str	r2, [sp, #28]
 80069f6:	e7d8      	b.n	80069aa <_vfprintf_r+0x25e>
 80069f8:	9807      	ldr	r0, [sp, #28]
 80069fa:	fb07 2200 	mla	r2, r7, r0, r2
 80069fe:	9207      	str	r2, [sp, #28]
 8006a00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a04:	920b      	str	r2, [sp, #44]	; 0x2c
 8006a06:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a08:	3a30      	subs	r2, #48	; 0x30
 8006a0a:	2a09      	cmp	r2, #9
 8006a0c:	d9f4      	bls.n	80069f8 <_vfprintf_r+0x2ac>
 8006a0e:	e748      	b.n	80068a2 <_vfprintf_r+0x156>
 8006a10:	2200      	movs	r2, #0
 8006a12:	9207      	str	r2, [sp, #28]
 8006a14:	e7f7      	b.n	8006a06 <_vfprintf_r+0x2ba>
 8006a16:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8006a1a:	e7c6      	b.n	80069aa <_vfprintf_r+0x25e>
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a20:	9214      	str	r2, [sp, #80]	; 0x50
 8006a22:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a24:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006a26:	3a30      	subs	r2, #48	; 0x30
 8006a28:	fb07 2200 	mla	r2, r7, r0, r2
 8006a2c:	9214      	str	r2, [sp, #80]	; 0x50
 8006a2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a32:	920b      	str	r2, [sp, #44]	; 0x2c
 8006a34:	3a30      	subs	r2, #48	; 0x30
 8006a36:	2a09      	cmp	r2, #9
 8006a38:	d9f3      	bls.n	8006a22 <_vfprintf_r+0x2d6>
 8006a3a:	e732      	b.n	80068a2 <_vfprintf_r+0x156>
 8006a3c:	f048 0808 	orr.w	r8, r8, #8
 8006a40:	e7b3      	b.n	80069aa <_vfprintf_r+0x25e>
 8006a42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	2b68      	cmp	r3, #104	; 0x68
 8006a48:	bf01      	itttt	eq
 8006a4a:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8006a4c:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8006a50:	3301      	addeq	r3, #1
 8006a52:	930f      	streq	r3, [sp, #60]	; 0x3c
 8006a54:	bf18      	it	ne
 8006a56:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8006a5a:	e7a6      	b.n	80069aa <_vfprintf_r+0x25e>
 8006a5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	2b6c      	cmp	r3, #108	; 0x6c
 8006a62:	d105      	bne.n	8006a70 <_vfprintf_r+0x324>
 8006a64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a66:	3301      	adds	r3, #1
 8006a68:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a6a:	f048 0820 	orr.w	r8, r8, #32
 8006a6e:	e79c      	b.n	80069aa <_vfprintf_r+0x25e>
 8006a70:	f048 0810 	orr.w	r8, r8, #16
 8006a74:	e799      	b.n	80069aa <_vfprintf_r+0x25e>
 8006a76:	4632      	mov	r2, r6
 8006a78:	2000      	movs	r0, #0
 8006a7a:	f852 3b04 	ldr.w	r3, [r2], #4
 8006a7e:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006a82:	920a      	str	r2, [sp, #40]	; 0x28
 8006a84:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006a88:	2301      	movs	r3, #1
 8006a8a:	4607      	mov	r7, r0
 8006a8c:	4606      	mov	r6, r0
 8006a8e:	4605      	mov	r5, r0
 8006a90:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8006a94:	9307      	str	r3, [sp, #28]
 8006a96:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8006a9a:	e1b4      	b.n	8006e06 <_vfprintf_r+0x6ba>
 8006a9c:	f048 0810 	orr.w	r8, r8, #16
 8006aa0:	f018 0f20 	tst.w	r8, #32
 8006aa4:	d011      	beq.n	8006aca <_vfprintf_r+0x37e>
 8006aa6:	3607      	adds	r6, #7
 8006aa8:	f026 0307 	bic.w	r3, r6, #7
 8006aac:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006ab0:	930a      	str	r3, [sp, #40]	; 0x28
 8006ab2:	2e00      	cmp	r6, #0
 8006ab4:	f177 0300 	sbcs.w	r3, r7, #0
 8006ab8:	da05      	bge.n	8006ac6 <_vfprintf_r+0x37a>
 8006aba:	232d      	movs	r3, #45	; 0x2d
 8006abc:	4276      	negs	r6, r6
 8006abe:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006ac2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e388      	b.n	80071dc <_vfprintf_r+0xa90>
 8006aca:	1d33      	adds	r3, r6, #4
 8006acc:	f018 0f10 	tst.w	r8, #16
 8006ad0:	930a      	str	r3, [sp, #40]	; 0x28
 8006ad2:	d002      	beq.n	8006ada <_vfprintf_r+0x38e>
 8006ad4:	6836      	ldr	r6, [r6, #0]
 8006ad6:	17f7      	asrs	r7, r6, #31
 8006ad8:	e7eb      	b.n	8006ab2 <_vfprintf_r+0x366>
 8006ada:	f018 0f40 	tst.w	r8, #64	; 0x40
 8006ade:	6836      	ldr	r6, [r6, #0]
 8006ae0:	d001      	beq.n	8006ae6 <_vfprintf_r+0x39a>
 8006ae2:	b236      	sxth	r6, r6
 8006ae4:	e7f7      	b.n	8006ad6 <_vfprintf_r+0x38a>
 8006ae6:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006aea:	bf18      	it	ne
 8006aec:	b276      	sxtbne	r6, r6
 8006aee:	e7f2      	b.n	8006ad6 <_vfprintf_r+0x38a>
 8006af0:	3607      	adds	r6, #7
 8006af2:	f026 0307 	bic.w	r3, r6, #7
 8006af6:	4619      	mov	r1, r3
 8006af8:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006afc:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006b00:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8006b04:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006b08:	910a      	str	r1, [sp, #40]	; 0x28
 8006b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b0e:	4630      	mov	r0, r6
 8006b10:	4629      	mov	r1, r5
 8006b12:	4b3c      	ldr	r3, [pc, #240]	; (8006c04 <_vfprintf_r+0x4b8>)
 8006b14:	f7f9 ff7a 	bl	8000a0c <__aeabi_dcmpun>
 8006b18:	bb00      	cbnz	r0, 8006b5c <_vfprintf_r+0x410>
 8006b1a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b1e:	4630      	mov	r0, r6
 8006b20:	4629      	mov	r1, r5
 8006b22:	4b38      	ldr	r3, [pc, #224]	; (8006c04 <_vfprintf_r+0x4b8>)
 8006b24:	f7f9 ff54 	bl	80009d0 <__aeabi_dcmple>
 8006b28:	b9c0      	cbnz	r0, 8006b5c <_vfprintf_r+0x410>
 8006b2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006b2e:	2200      	movs	r2, #0
 8006b30:	2300      	movs	r3, #0
 8006b32:	f7f9 ff43 	bl	80009bc <__aeabi_dcmplt>
 8006b36:	b110      	cbz	r0, 8006b3e <_vfprintf_r+0x3f2>
 8006b38:	232d      	movs	r3, #45	; 0x2d
 8006b3a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006b3e:	4a32      	ldr	r2, [pc, #200]	; (8006c08 <_vfprintf_r+0x4bc>)
 8006b40:	4832      	ldr	r0, [pc, #200]	; (8006c0c <_vfprintf_r+0x4c0>)
 8006b42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b44:	2700      	movs	r7, #0
 8006b46:	2b47      	cmp	r3, #71	; 0x47
 8006b48:	bfd4      	ite	le
 8006b4a:	4691      	movle	r9, r2
 8006b4c:	4681      	movgt	r9, r0
 8006b4e:	2303      	movs	r3, #3
 8006b50:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8006b54:	9307      	str	r3, [sp, #28]
 8006b56:	463e      	mov	r6, r7
 8006b58:	f001 b80e 	b.w	8007b78 <_vfprintf_r+0x142c>
 8006b5c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b60:	4610      	mov	r0, r2
 8006b62:	4619      	mov	r1, r3
 8006b64:	f7f9 ff52 	bl	8000a0c <__aeabi_dcmpun>
 8006b68:	4607      	mov	r7, r0
 8006b6a:	b148      	cbz	r0, 8006b80 <_vfprintf_r+0x434>
 8006b6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b6e:	4a28      	ldr	r2, [pc, #160]	; (8006c10 <_vfprintf_r+0x4c4>)
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	bfb8      	it	lt
 8006b74:	232d      	movlt	r3, #45	; 0x2d
 8006b76:	4827      	ldr	r0, [pc, #156]	; (8006c14 <_vfprintf_r+0x4c8>)
 8006b78:	bfb8      	it	lt
 8006b7a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8006b7e:	e7e0      	b.n	8006b42 <_vfprintf_r+0x3f6>
 8006b80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b82:	f023 0320 	bic.w	r3, r3, #32
 8006b86:	2b41      	cmp	r3, #65	; 0x41
 8006b88:	930c      	str	r3, [sp, #48]	; 0x30
 8006b8a:	d12e      	bne.n	8006bea <_vfprintf_r+0x49e>
 8006b8c:	2330      	movs	r3, #48	; 0x30
 8006b8e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006b92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b94:	f048 0802 	orr.w	r8, r8, #2
 8006b98:	2b61      	cmp	r3, #97	; 0x61
 8006b9a:	bf0c      	ite	eq
 8006b9c:	2378      	moveq	r3, #120	; 0x78
 8006b9e:	2358      	movne	r3, #88	; 0x58
 8006ba0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006ba4:	9b07      	ldr	r3, [sp, #28]
 8006ba6:	2b63      	cmp	r3, #99	; 0x63
 8006ba8:	dd36      	ble.n	8006c18 <_vfprintf_r+0x4cc>
 8006baa:	4658      	mov	r0, fp
 8006bac:	1c59      	adds	r1, r3, #1
 8006bae:	f7fe f87b 	bl	8004ca8 <_malloc_r>
 8006bb2:	4681      	mov	r9, r0
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	f040 8201 	bne.w	8006fbc <_vfprintf_r+0x870>
 8006bba:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bc2:	f8aa 300c 	strh.w	r3, [sl, #12]
 8006bc6:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006bca:	07d9      	lsls	r1, r3, #31
 8006bcc:	d407      	bmi.n	8006bde <_vfprintf_r+0x492>
 8006bce:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006bd2:	059a      	lsls	r2, r3, #22
 8006bd4:	d403      	bmi.n	8006bde <_vfprintf_r+0x492>
 8006bd6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006bda:	f002 fac2 	bl	8009162 <__retarget_lock_release_recursive>
 8006bde:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006be2:	065b      	lsls	r3, r3, #25
 8006be4:	f57f adf8 	bpl.w	80067d8 <_vfprintf_r+0x8c>
 8006be8:	e5f3      	b.n	80067d2 <_vfprintf_r+0x86>
 8006bea:	9b07      	ldr	r3, [sp, #28]
 8006bec:	3301      	adds	r3, #1
 8006bee:	f000 81e7 	beq.w	8006fc0 <_vfprintf_r+0x874>
 8006bf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bf4:	2b47      	cmp	r3, #71	; 0x47
 8006bf6:	d111      	bne.n	8006c1c <_vfprintf_r+0x4d0>
 8006bf8:	9b07      	ldr	r3, [sp, #28]
 8006bfa:	b97b      	cbnz	r3, 8006c1c <_vfprintf_r+0x4d0>
 8006bfc:	461f      	mov	r7, r3
 8006bfe:	2301      	movs	r3, #1
 8006c00:	9307      	str	r3, [sp, #28]
 8006c02:	e00b      	b.n	8006c1c <_vfprintf_r+0x4d0>
 8006c04:	7fefffff 	.word	0x7fefffff
 8006c08:	0800b454 	.word	0x0800b454
 8006c0c:	0800b458 	.word	0x0800b458
 8006c10:	0800b45c 	.word	0x0800b45c
 8006c14:	0800b460 	.word	0x0800b460
 8006c18:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8006c1c:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8006c20:	9315      	str	r3, [sp, #84]	; 0x54
 8006c22:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c24:	1e1d      	subs	r5, r3, #0
 8006c26:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c28:	9308      	str	r3, [sp, #32]
 8006c2a:	bfb7      	itett	lt
 8006c2c:	462b      	movlt	r3, r5
 8006c2e:	2300      	movge	r3, #0
 8006c30:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8006c34:	232d      	movlt	r3, #45	; 0x2d
 8006c36:	931c      	str	r3, [sp, #112]	; 0x70
 8006c38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c3a:	2b41      	cmp	r3, #65	; 0x41
 8006c3c:	f040 81d8 	bne.w	8006ff0 <_vfprintf_r+0x8a4>
 8006c40:	aa20      	add	r2, sp, #128	; 0x80
 8006c42:	4629      	mov	r1, r5
 8006c44:	9808      	ldr	r0, [sp, #32]
 8006c46:	f003 f80d 	bl	8009c64 <frexp>
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006c50:	f7f9 fc42 	bl	80004d8 <__aeabi_dmul>
 8006c54:	4602      	mov	r2, r0
 8006c56:	460b      	mov	r3, r1
 8006c58:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	2300      	movs	r3, #0
 8006c60:	f7f9 fea2 	bl	80009a8 <__aeabi_dcmpeq>
 8006c64:	b108      	cbz	r0, 8006c6a <_vfprintf_r+0x51e>
 8006c66:	2301      	movs	r3, #1
 8006c68:	9320      	str	r3, [sp, #128]	; 0x80
 8006c6a:	4bb2      	ldr	r3, [pc, #712]	; (8006f34 <_vfprintf_r+0x7e8>)
 8006c6c:	4eb2      	ldr	r6, [pc, #712]	; (8006f38 <_vfprintf_r+0x7ec>)
 8006c6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c70:	464d      	mov	r5, r9
 8006c72:	2a61      	cmp	r2, #97	; 0x61
 8006c74:	bf18      	it	ne
 8006c76:	461e      	movne	r6, r3
 8006c78:	9b07      	ldr	r3, [sp, #28]
 8006c7a:	9617      	str	r6, [sp, #92]	; 0x5c
 8006c7c:	1e5e      	subs	r6, r3, #1
 8006c7e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c82:	2200      	movs	r2, #0
 8006c84:	4bad      	ldr	r3, [pc, #692]	; (8006f3c <_vfprintf_r+0x7f0>)
 8006c86:	f7f9 fc27 	bl	80004d8 <__aeabi_dmul>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006c92:	f7f9 fed1 	bl	8000a38 <__aeabi_d2iz>
 8006c96:	901d      	str	r0, [sp, #116]	; 0x74
 8006c98:	f7f9 fbb4 	bl	8000404 <__aeabi_i2d>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	460b      	mov	r3, r1
 8006ca0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006ca4:	f7f9 fa60 	bl	8000168 <__aeabi_dsub>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	460b      	mov	r3, r1
 8006cac:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006cb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006cb2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006cb4:	960d      	str	r6, [sp, #52]	; 0x34
 8006cb6:	5c9b      	ldrb	r3, [r3, r2]
 8006cb8:	f805 3b01 	strb.w	r3, [r5], #1
 8006cbc:	1c73      	adds	r3, r6, #1
 8006cbe:	d006      	beq.n	8006cce <_vfprintf_r+0x582>
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	3e01      	subs	r6, #1
 8006cc6:	f7f9 fe6f 	bl	80009a8 <__aeabi_dcmpeq>
 8006cca:	2800      	cmp	r0, #0
 8006ccc:	d0d7      	beq.n	8006c7e <_vfprintf_r+0x532>
 8006cce:	2200      	movs	r2, #0
 8006cd0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006cd4:	4b9a      	ldr	r3, [pc, #616]	; (8006f40 <_vfprintf_r+0x7f4>)
 8006cd6:	f7f9 fe8f 	bl	80009f8 <__aeabi_dcmpgt>
 8006cda:	b960      	cbnz	r0, 8006cf6 <_vfprintf_r+0x5aa>
 8006cdc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	4b97      	ldr	r3, [pc, #604]	; (8006f40 <_vfprintf_r+0x7f4>)
 8006ce4:	f7f9 fe60 	bl	80009a8 <__aeabi_dcmpeq>
 8006ce8:	2800      	cmp	r0, #0
 8006cea:	f000 817c 	beq.w	8006fe6 <_vfprintf_r+0x89a>
 8006cee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cf0:	07da      	lsls	r2, r3, #31
 8006cf2:	f140 8178 	bpl.w	8006fe6 <_vfprintf_r+0x89a>
 8006cf6:	2030      	movs	r0, #48	; 0x30
 8006cf8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006cfa:	9524      	str	r5, [sp, #144]	; 0x90
 8006cfc:	7bd9      	ldrb	r1, [r3, #15]
 8006cfe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006d00:	1e53      	subs	r3, r2, #1
 8006d02:	9324      	str	r3, [sp, #144]	; 0x90
 8006d04:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8006d08:	428b      	cmp	r3, r1
 8006d0a:	f000 815b 	beq.w	8006fc4 <_vfprintf_r+0x878>
 8006d0e:	2b39      	cmp	r3, #57	; 0x39
 8006d10:	bf0b      	itete	eq
 8006d12:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8006d14:	3301      	addne	r3, #1
 8006d16:	7a9b      	ldrbeq	r3, [r3, #10]
 8006d18:	b2db      	uxtbne	r3, r3
 8006d1a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006d1e:	eba5 0309 	sub.w	r3, r5, r9
 8006d22:	9308      	str	r3, [sp, #32]
 8006d24:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d26:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006d28:	2b47      	cmp	r3, #71	; 0x47
 8006d2a:	f040 81ae 	bne.w	800708a <_vfprintf_r+0x93e>
 8006d2e:	1ceb      	adds	r3, r5, #3
 8006d30:	db03      	blt.n	8006d3a <_vfprintf_r+0x5ee>
 8006d32:	9b07      	ldr	r3, [sp, #28]
 8006d34:	429d      	cmp	r5, r3
 8006d36:	f340 81d3 	ble.w	80070e0 <_vfprintf_r+0x994>
 8006d3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d3c:	3b02      	subs	r3, #2
 8006d3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d42:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8006d46:	f021 0120 	bic.w	r1, r1, #32
 8006d4a:	2941      	cmp	r1, #65	; 0x41
 8006d4c:	bf08      	it	eq
 8006d4e:	320f      	addeq	r2, #15
 8006d50:	f105 33ff 	add.w	r3, r5, #4294967295
 8006d54:	bf06      	itte	eq
 8006d56:	b2d2      	uxtbeq	r2, r2
 8006d58:	2101      	moveq	r1, #1
 8006d5a:	2100      	movne	r1, #0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8006d62:	bfb4      	ite	lt
 8006d64:	222d      	movlt	r2, #45	; 0x2d
 8006d66:	222b      	movge	r2, #43	; 0x2b
 8006d68:	9320      	str	r3, [sp, #128]	; 0x80
 8006d6a:	bfb8      	it	lt
 8006d6c:	f1c5 0301 	rsblt	r3, r5, #1
 8006d70:	2b09      	cmp	r3, #9
 8006d72:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8006d76:	f340 81a1 	ble.w	80070bc <_vfprintf_r+0x970>
 8006d7a:	260a      	movs	r6, #10
 8006d7c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8006d80:	fb93 f5f6 	sdiv	r5, r3, r6
 8006d84:	4611      	mov	r1, r2
 8006d86:	fb06 3015 	mls	r0, r6, r5, r3
 8006d8a:	3030      	adds	r0, #48	; 0x30
 8006d8c:	f801 0c01 	strb.w	r0, [r1, #-1]
 8006d90:	4618      	mov	r0, r3
 8006d92:	2863      	cmp	r0, #99	; 0x63
 8006d94:	462b      	mov	r3, r5
 8006d96:	f102 32ff 	add.w	r2, r2, #4294967295
 8006d9a:	dcf1      	bgt.n	8006d80 <_vfprintf_r+0x634>
 8006d9c:	3330      	adds	r3, #48	; 0x30
 8006d9e:	1e88      	subs	r0, r1, #2
 8006da0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006da4:	4603      	mov	r3, r0
 8006da6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8006daa:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8006dae:	42ab      	cmp	r3, r5
 8006db0:	f0c0 817f 	bcc.w	80070b2 <_vfprintf_r+0x966>
 8006db4:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8006db8:	1a52      	subs	r2, r2, r1
 8006dba:	42a8      	cmp	r0, r5
 8006dbc:	bf88      	it	hi
 8006dbe:	2200      	movhi	r2, #0
 8006dc0:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8006dc4:	441a      	add	r2, r3
 8006dc6:	ab22      	add	r3, sp, #136	; 0x88
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	9a08      	ldr	r2, [sp, #32]
 8006dcc:	931a      	str	r3, [sp, #104]	; 0x68
 8006dce:	2a01      	cmp	r2, #1
 8006dd0:	4413      	add	r3, r2
 8006dd2:	9307      	str	r3, [sp, #28]
 8006dd4:	dc02      	bgt.n	8006ddc <_vfprintf_r+0x690>
 8006dd6:	f018 0f01 	tst.w	r8, #1
 8006dda:	d003      	beq.n	8006de4 <_vfprintf_r+0x698>
 8006ddc:	9b07      	ldr	r3, [sp, #28]
 8006dde:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006de0:	4413      	add	r3, r2
 8006de2:	9307      	str	r3, [sp, #28]
 8006de4:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8006de8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dec:	9315      	str	r3, [sp, #84]	; 0x54
 8006dee:	2300      	movs	r3, #0
 8006df0:	461d      	mov	r5, r3
 8006df2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8006df6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006df8:	b113      	cbz	r3, 8006e00 <_vfprintf_r+0x6b4>
 8006dfa:	232d      	movs	r3, #45	; 0x2d
 8006dfc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006e00:	2600      	movs	r6, #0
 8006e02:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8006e06:	9b07      	ldr	r3, [sp, #28]
 8006e08:	42b3      	cmp	r3, r6
 8006e0a:	bfb8      	it	lt
 8006e0c:	4633      	movlt	r3, r6
 8006e0e:	9315      	str	r3, [sp, #84]	; 0x54
 8006e10:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006e14:	b113      	cbz	r3, 8006e1c <_vfprintf_r+0x6d0>
 8006e16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e18:	3301      	adds	r3, #1
 8006e1a:	9315      	str	r3, [sp, #84]	; 0x54
 8006e1c:	f018 0302 	ands.w	r3, r8, #2
 8006e20:	931c      	str	r3, [sp, #112]	; 0x70
 8006e22:	bf1e      	ittt	ne
 8006e24:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8006e26:	3302      	addne	r3, #2
 8006e28:	9315      	strne	r3, [sp, #84]	; 0x54
 8006e2a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8006e2e:	931d      	str	r3, [sp, #116]	; 0x74
 8006e30:	d121      	bne.n	8006e76 <_vfprintf_r+0x72a>
 8006e32:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006e36:	1a9b      	subs	r3, r3, r2
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	9317      	str	r3, [sp, #92]	; 0x5c
 8006e3c:	dd1b      	ble.n	8006e76 <_vfprintf_r+0x72a>
 8006e3e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006e42:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006e44:	3301      	adds	r3, #1
 8006e46:	2810      	cmp	r0, #16
 8006e48:	483e      	ldr	r0, [pc, #248]	; (8006f44 <_vfprintf_r+0x7f8>)
 8006e4a:	f104 0108 	add.w	r1, r4, #8
 8006e4e:	6020      	str	r0, [r4, #0]
 8006e50:	f300 82df 	bgt.w	8007412 <_vfprintf_r+0xcc6>
 8006e54:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006e56:	2b07      	cmp	r3, #7
 8006e58:	4402      	add	r2, r0
 8006e5a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006e5e:	6060      	str	r0, [r4, #4]
 8006e60:	f340 82ec 	ble.w	800743c <_vfprintf_r+0xcf0>
 8006e64:	4651      	mov	r1, sl
 8006e66:	4658      	mov	r0, fp
 8006e68:	aa26      	add	r2, sp, #152	; 0x98
 8006e6a:	f003 f800 	bl	8009e6e <__sprint_r>
 8006e6e:	2800      	cmp	r0, #0
 8006e70:	f040 8622 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8006e74:	ac29      	add	r4, sp, #164	; 0xa4
 8006e76:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006e7a:	b173      	cbz	r3, 8006e9a <_vfprintf_r+0x74e>
 8006e7c:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8006e80:	6023      	str	r3, [r4, #0]
 8006e82:	2301      	movs	r3, #1
 8006e84:	6063      	str	r3, [r4, #4]
 8006e86:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e88:	3301      	adds	r3, #1
 8006e8a:	9328      	str	r3, [sp, #160]	; 0xa0
 8006e8c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e8e:	3301      	adds	r3, #1
 8006e90:	2b07      	cmp	r3, #7
 8006e92:	9327      	str	r3, [sp, #156]	; 0x9c
 8006e94:	f300 82d4 	bgt.w	8007440 <_vfprintf_r+0xcf4>
 8006e98:	3408      	adds	r4, #8
 8006e9a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006e9c:	b16b      	cbz	r3, 8006eba <_vfprintf_r+0x76e>
 8006e9e:	ab1f      	add	r3, sp, #124	; 0x7c
 8006ea0:	6023      	str	r3, [r4, #0]
 8006ea2:	2302      	movs	r3, #2
 8006ea4:	6063      	str	r3, [r4, #4]
 8006ea6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006ea8:	3302      	adds	r3, #2
 8006eaa:	9328      	str	r3, [sp, #160]	; 0xa0
 8006eac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006eae:	3301      	adds	r3, #1
 8006eb0:	2b07      	cmp	r3, #7
 8006eb2:	9327      	str	r3, [sp, #156]	; 0x9c
 8006eb4:	f300 82ce 	bgt.w	8007454 <_vfprintf_r+0xd08>
 8006eb8:	3408      	adds	r4, #8
 8006eba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006ebc:	2b80      	cmp	r3, #128	; 0x80
 8006ebe:	d121      	bne.n	8006f04 <_vfprintf_r+0x7b8>
 8006ec0:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006ec4:	1a9b      	subs	r3, r3, r2
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	9317      	str	r3, [sp, #92]	; 0x5c
 8006eca:	dd1b      	ble.n	8006f04 <_vfprintf_r+0x7b8>
 8006ecc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006ed0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	2810      	cmp	r0, #16
 8006ed6:	481c      	ldr	r0, [pc, #112]	; (8006f48 <_vfprintf_r+0x7fc>)
 8006ed8:	f104 0108 	add.w	r1, r4, #8
 8006edc:	6020      	str	r0, [r4, #0]
 8006ede:	f300 82c3 	bgt.w	8007468 <_vfprintf_r+0xd1c>
 8006ee2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006ee4:	2b07      	cmp	r3, #7
 8006ee6:	4402      	add	r2, r0
 8006ee8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006eec:	6060      	str	r0, [r4, #4]
 8006eee:	f340 82d0 	ble.w	8007492 <_vfprintf_r+0xd46>
 8006ef2:	4651      	mov	r1, sl
 8006ef4:	4658      	mov	r0, fp
 8006ef6:	aa26      	add	r2, sp, #152	; 0x98
 8006ef8:	f002 ffb9 	bl	8009e6e <__sprint_r>
 8006efc:	2800      	cmp	r0, #0
 8006efe:	f040 85db 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8006f02:	ac29      	add	r4, sp, #164	; 0xa4
 8006f04:	9b07      	ldr	r3, [sp, #28]
 8006f06:	1af6      	subs	r6, r6, r3
 8006f08:	2e00      	cmp	r6, #0
 8006f0a:	dd28      	ble.n	8006f5e <_vfprintf_r+0x812>
 8006f0c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006f10:	480d      	ldr	r0, [pc, #52]	; (8006f48 <_vfprintf_r+0x7fc>)
 8006f12:	2e10      	cmp	r6, #16
 8006f14:	f103 0301 	add.w	r3, r3, #1
 8006f18:	f104 0108 	add.w	r1, r4, #8
 8006f1c:	6020      	str	r0, [r4, #0]
 8006f1e:	f300 82ba 	bgt.w	8007496 <_vfprintf_r+0xd4a>
 8006f22:	6066      	str	r6, [r4, #4]
 8006f24:	2b07      	cmp	r3, #7
 8006f26:	4416      	add	r6, r2
 8006f28:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006f2c:	f340 82c6 	ble.w	80074bc <_vfprintf_r+0xd70>
 8006f30:	e00c      	b.n	8006f4c <_vfprintf_r+0x800>
 8006f32:	bf00      	nop
 8006f34:	0800b475 	.word	0x0800b475
 8006f38:	0800b464 	.word	0x0800b464
 8006f3c:	40300000 	.word	0x40300000
 8006f40:	3fe00000 	.word	0x3fe00000
 8006f44:	0800b4a8 	.word	0x0800b4a8
 8006f48:	0800b4b8 	.word	0x0800b4b8
 8006f4c:	4651      	mov	r1, sl
 8006f4e:	4658      	mov	r0, fp
 8006f50:	aa26      	add	r2, sp, #152	; 0x98
 8006f52:	f002 ff8c 	bl	8009e6e <__sprint_r>
 8006f56:	2800      	cmp	r0, #0
 8006f58:	f040 85ae 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8006f5c:	ac29      	add	r4, sp, #164	; 0xa4
 8006f5e:	f418 7f80 	tst.w	r8, #256	; 0x100
 8006f62:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8006f64:	f040 82b0 	bne.w	80074c8 <_vfprintf_r+0xd7c>
 8006f68:	9b07      	ldr	r3, [sp, #28]
 8006f6a:	f8c4 9000 	str.w	r9, [r4]
 8006f6e:	441e      	add	r6, r3
 8006f70:	6063      	str	r3, [r4, #4]
 8006f72:	9628      	str	r6, [sp, #160]	; 0xa0
 8006f74:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006f76:	3301      	adds	r3, #1
 8006f78:	2b07      	cmp	r3, #7
 8006f7a:	9327      	str	r3, [sp, #156]	; 0x9c
 8006f7c:	f300 82ea 	bgt.w	8007554 <_vfprintf_r+0xe08>
 8006f80:	3408      	adds	r4, #8
 8006f82:	f018 0f04 	tst.w	r8, #4
 8006f86:	f040 8578 	bne.w	8007a7a <_vfprintf_r+0x132e>
 8006f8a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8006f8e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8006f90:	428a      	cmp	r2, r1
 8006f92:	bfac      	ite	ge
 8006f94:	189b      	addge	r3, r3, r2
 8006f96:	185b      	addlt	r3, r3, r1
 8006f98:	9313      	str	r3, [sp, #76]	; 0x4c
 8006f9a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006f9c:	b13b      	cbz	r3, 8006fae <_vfprintf_r+0x862>
 8006f9e:	4651      	mov	r1, sl
 8006fa0:	4658      	mov	r0, fp
 8006fa2:	aa26      	add	r2, sp, #152	; 0x98
 8006fa4:	f002 ff63 	bl	8009e6e <__sprint_r>
 8006fa8:	2800      	cmp	r0, #0
 8006faa:	f040 8585 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8006fae:	2300      	movs	r3, #0
 8006fb0:	9327      	str	r3, [sp, #156]	; 0x9c
 8006fb2:	2f00      	cmp	r7, #0
 8006fb4:	f040 859c 	bne.w	8007af0 <_vfprintf_r+0x13a4>
 8006fb8:	ac29      	add	r4, sp, #164	; 0xa4
 8006fba:	e0e7      	b.n	800718c <_vfprintf_r+0xa40>
 8006fbc:	4607      	mov	r7, r0
 8006fbe:	e62d      	b.n	8006c1c <_vfprintf_r+0x4d0>
 8006fc0:	2306      	movs	r3, #6
 8006fc2:	e61d      	b.n	8006c00 <_vfprintf_r+0x4b4>
 8006fc4:	f802 0c01 	strb.w	r0, [r2, #-1]
 8006fc8:	e699      	b.n	8006cfe <_vfprintf_r+0x5b2>
 8006fca:	f803 0b01 	strb.w	r0, [r3], #1
 8006fce:	1aca      	subs	r2, r1, r3
 8006fd0:	2a00      	cmp	r2, #0
 8006fd2:	dafa      	bge.n	8006fca <_vfprintf_r+0x87e>
 8006fd4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006fd6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fd8:	3201      	adds	r2, #1
 8006fda:	f103 0301 	add.w	r3, r3, #1
 8006fde:	bfb8      	it	lt
 8006fe0:	2300      	movlt	r3, #0
 8006fe2:	441d      	add	r5, r3
 8006fe4:	e69b      	b.n	8006d1e <_vfprintf_r+0x5d2>
 8006fe6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006fe8:	462b      	mov	r3, r5
 8006fea:	2030      	movs	r0, #48	; 0x30
 8006fec:	18a9      	adds	r1, r5, r2
 8006fee:	e7ee      	b.n	8006fce <_vfprintf_r+0x882>
 8006ff0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ff2:	2b46      	cmp	r3, #70	; 0x46
 8006ff4:	d005      	beq.n	8007002 <_vfprintf_r+0x8b6>
 8006ff6:	2b45      	cmp	r3, #69	; 0x45
 8006ff8:	d11b      	bne.n	8007032 <_vfprintf_r+0x8e6>
 8006ffa:	9b07      	ldr	r3, [sp, #28]
 8006ffc:	1c5e      	adds	r6, r3, #1
 8006ffe:	2302      	movs	r3, #2
 8007000:	e001      	b.n	8007006 <_vfprintf_r+0x8ba>
 8007002:	2303      	movs	r3, #3
 8007004:	9e07      	ldr	r6, [sp, #28]
 8007006:	aa24      	add	r2, sp, #144	; 0x90
 8007008:	9204      	str	r2, [sp, #16]
 800700a:	aa21      	add	r2, sp, #132	; 0x84
 800700c:	9203      	str	r2, [sp, #12]
 800700e:	aa20      	add	r2, sp, #128	; 0x80
 8007010:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007014:	9300      	str	r3, [sp, #0]
 8007016:	4658      	mov	r0, fp
 8007018:	462b      	mov	r3, r5
 800701a:	9a08      	ldr	r2, [sp, #32]
 800701c:	f000 ff28 	bl	8007e70 <_dtoa_r>
 8007020:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007022:	4681      	mov	r9, r0
 8007024:	2b47      	cmp	r3, #71	; 0x47
 8007026:	d106      	bne.n	8007036 <_vfprintf_r+0x8ea>
 8007028:	f018 0f01 	tst.w	r8, #1
 800702c:	d103      	bne.n	8007036 <_vfprintf_r+0x8ea>
 800702e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8007030:	e675      	b.n	8006d1e <_vfprintf_r+0x5d2>
 8007032:	9e07      	ldr	r6, [sp, #28]
 8007034:	e7e3      	b.n	8006ffe <_vfprintf_r+0x8b2>
 8007036:	eb09 0306 	add.w	r3, r9, r6
 800703a:	930d      	str	r3, [sp, #52]	; 0x34
 800703c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800703e:	2b46      	cmp	r3, #70	; 0x46
 8007040:	d111      	bne.n	8007066 <_vfprintf_r+0x91a>
 8007042:	f899 3000 	ldrb.w	r3, [r9]
 8007046:	2b30      	cmp	r3, #48	; 0x30
 8007048:	d109      	bne.n	800705e <_vfprintf_r+0x912>
 800704a:	2200      	movs	r2, #0
 800704c:	2300      	movs	r3, #0
 800704e:	4629      	mov	r1, r5
 8007050:	9808      	ldr	r0, [sp, #32]
 8007052:	f7f9 fca9 	bl	80009a8 <__aeabi_dcmpeq>
 8007056:	b910      	cbnz	r0, 800705e <_vfprintf_r+0x912>
 8007058:	f1c6 0601 	rsb	r6, r6, #1
 800705c:	9620      	str	r6, [sp, #128]	; 0x80
 800705e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007060:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007062:	441a      	add	r2, r3
 8007064:	920d      	str	r2, [sp, #52]	; 0x34
 8007066:	2200      	movs	r2, #0
 8007068:	2300      	movs	r3, #0
 800706a:	4629      	mov	r1, r5
 800706c:	9808      	ldr	r0, [sp, #32]
 800706e:	f7f9 fc9b 	bl	80009a8 <__aeabi_dcmpeq>
 8007072:	b108      	cbz	r0, 8007078 <_vfprintf_r+0x92c>
 8007074:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007076:	9324      	str	r3, [sp, #144]	; 0x90
 8007078:	2230      	movs	r2, #48	; 0x30
 800707a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800707c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800707e:	4299      	cmp	r1, r3
 8007080:	d9d5      	bls.n	800702e <_vfprintf_r+0x8e2>
 8007082:	1c59      	adds	r1, r3, #1
 8007084:	9124      	str	r1, [sp, #144]	; 0x90
 8007086:	701a      	strb	r2, [r3, #0]
 8007088:	e7f7      	b.n	800707a <_vfprintf_r+0x92e>
 800708a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800708c:	2b46      	cmp	r3, #70	; 0x46
 800708e:	f47f ae57 	bne.w	8006d40 <_vfprintf_r+0x5f4>
 8007092:	9a07      	ldr	r2, [sp, #28]
 8007094:	f008 0301 	and.w	r3, r8, #1
 8007098:	2d00      	cmp	r5, #0
 800709a:	ea43 0302 	orr.w	r3, r3, r2
 800709e:	dd1a      	ble.n	80070d6 <_vfprintf_r+0x98a>
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d034      	beq.n	800710e <_vfprintf_r+0x9c2>
 80070a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070a6:	18eb      	adds	r3, r5, r3
 80070a8:	441a      	add	r2, r3
 80070aa:	9207      	str	r2, [sp, #28]
 80070ac:	2366      	movs	r3, #102	; 0x66
 80070ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80070b0:	e033      	b.n	800711a <_vfprintf_r+0x9ce>
 80070b2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80070b6:	f802 6b01 	strb.w	r6, [r2], #1
 80070ba:	e678      	b.n	8006dae <_vfprintf_r+0x662>
 80070bc:	b941      	cbnz	r1, 80070d0 <_vfprintf_r+0x984>
 80070be:	2230      	movs	r2, #48	; 0x30
 80070c0:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80070c4:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80070c8:	3330      	adds	r3, #48	; 0x30
 80070ca:	f802 3b01 	strb.w	r3, [r2], #1
 80070ce:	e67a      	b.n	8006dc6 <_vfprintf_r+0x67a>
 80070d0:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80070d4:	e7f8      	b.n	80070c8 <_vfprintf_r+0x97c>
 80070d6:	b1e3      	cbz	r3, 8007112 <_vfprintf_r+0x9c6>
 80070d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070da:	9a07      	ldr	r2, [sp, #28]
 80070dc:	3301      	adds	r3, #1
 80070de:	e7e3      	b.n	80070a8 <_vfprintf_r+0x95c>
 80070e0:	9b08      	ldr	r3, [sp, #32]
 80070e2:	429d      	cmp	r5, r3
 80070e4:	db07      	blt.n	80070f6 <_vfprintf_r+0x9aa>
 80070e6:	f018 0f01 	tst.w	r8, #1
 80070ea:	d02d      	beq.n	8007148 <_vfprintf_r+0x9fc>
 80070ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070ee:	18eb      	adds	r3, r5, r3
 80070f0:	9307      	str	r3, [sp, #28]
 80070f2:	2367      	movs	r3, #103	; 0x67
 80070f4:	e7db      	b.n	80070ae <_vfprintf_r+0x962>
 80070f6:	9b08      	ldr	r3, [sp, #32]
 80070f8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80070fa:	2d00      	cmp	r5, #0
 80070fc:	4413      	add	r3, r2
 80070fe:	9307      	str	r3, [sp, #28]
 8007100:	dcf7      	bgt.n	80070f2 <_vfprintf_r+0x9a6>
 8007102:	9a07      	ldr	r2, [sp, #28]
 8007104:	f1c5 0301 	rsb	r3, r5, #1
 8007108:	441a      	add	r2, r3
 800710a:	4613      	mov	r3, r2
 800710c:	e7f0      	b.n	80070f0 <_vfprintf_r+0x9a4>
 800710e:	9507      	str	r5, [sp, #28]
 8007110:	e7cc      	b.n	80070ac <_vfprintf_r+0x960>
 8007112:	2366      	movs	r3, #102	; 0x66
 8007114:	930b      	str	r3, [sp, #44]	; 0x2c
 8007116:	2301      	movs	r3, #1
 8007118:	9307      	str	r3, [sp, #28]
 800711a:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800711e:	930d      	str	r3, [sp, #52]	; 0x34
 8007120:	d025      	beq.n	800716e <_vfprintf_r+0xa22>
 8007122:	2300      	movs	r3, #0
 8007124:	2d00      	cmp	r5, #0
 8007126:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800712a:	f77f ae64 	ble.w	8006df6 <_vfprintf_r+0x6aa>
 800712e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	2bff      	cmp	r3, #255	; 0xff
 8007134:	d10a      	bne.n	800714c <_vfprintf_r+0xa00>
 8007136:	9907      	ldr	r1, [sp, #28]
 8007138:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800713c:	4413      	add	r3, r2
 800713e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007140:	fb02 1303 	mla	r3, r2, r3, r1
 8007144:	9307      	str	r3, [sp, #28]
 8007146:	e656      	b.n	8006df6 <_vfprintf_r+0x6aa>
 8007148:	9507      	str	r5, [sp, #28]
 800714a:	e7d2      	b.n	80070f2 <_vfprintf_r+0x9a6>
 800714c:	42ab      	cmp	r3, r5
 800714e:	daf2      	bge.n	8007136 <_vfprintf_r+0x9ea>
 8007150:	1aed      	subs	r5, r5, r3
 8007152:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007154:	785b      	ldrb	r3, [r3, #1]
 8007156:	b133      	cbz	r3, 8007166 <_vfprintf_r+0xa1a>
 8007158:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800715a:	3301      	adds	r3, #1
 800715c:	930d      	str	r3, [sp, #52]	; 0x34
 800715e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007160:	3301      	adds	r3, #1
 8007162:	930e      	str	r3, [sp, #56]	; 0x38
 8007164:	e7e3      	b.n	800712e <_vfprintf_r+0x9e2>
 8007166:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007168:	3301      	adds	r3, #1
 800716a:	930c      	str	r3, [sp, #48]	; 0x30
 800716c:	e7df      	b.n	800712e <_vfprintf_r+0x9e2>
 800716e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007170:	930c      	str	r3, [sp, #48]	; 0x30
 8007172:	e640      	b.n	8006df6 <_vfprintf_r+0x6aa>
 8007174:	4632      	mov	r2, r6
 8007176:	f852 3b04 	ldr.w	r3, [r2], #4
 800717a:	f018 0f20 	tst.w	r8, #32
 800717e:	920a      	str	r2, [sp, #40]	; 0x28
 8007180:	d009      	beq.n	8007196 <_vfprintf_r+0xa4a>
 8007182:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007184:	4610      	mov	r0, r2
 8007186:	17d1      	asrs	r1, r2, #31
 8007188:	e9c3 0100 	strd	r0, r1, [r3]
 800718c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800718e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007192:	f7ff bb5a 	b.w	800684a <_vfprintf_r+0xfe>
 8007196:	f018 0f10 	tst.w	r8, #16
 800719a:	d002      	beq.n	80071a2 <_vfprintf_r+0xa56>
 800719c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800719e:	601a      	str	r2, [r3, #0]
 80071a0:	e7f4      	b.n	800718c <_vfprintf_r+0xa40>
 80071a2:	f018 0f40 	tst.w	r8, #64	; 0x40
 80071a6:	d002      	beq.n	80071ae <_vfprintf_r+0xa62>
 80071a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80071aa:	801a      	strh	r2, [r3, #0]
 80071ac:	e7ee      	b.n	800718c <_vfprintf_r+0xa40>
 80071ae:	f418 7f00 	tst.w	r8, #512	; 0x200
 80071b2:	d0f3      	beq.n	800719c <_vfprintf_r+0xa50>
 80071b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80071b6:	701a      	strb	r2, [r3, #0]
 80071b8:	e7e8      	b.n	800718c <_vfprintf_r+0xa40>
 80071ba:	f048 0810 	orr.w	r8, r8, #16
 80071be:	f018 0f20 	tst.w	r8, #32
 80071c2:	d01e      	beq.n	8007202 <_vfprintf_r+0xab6>
 80071c4:	3607      	adds	r6, #7
 80071c6:	f026 0307 	bic.w	r3, r6, #7
 80071ca:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80071ce:	930a      	str	r3, [sp, #40]	; 0x28
 80071d0:	2300      	movs	r3, #0
 80071d2:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 80071d6:	2200      	movs	r2, #0
 80071d8:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80071dc:	9a07      	ldr	r2, [sp, #28]
 80071de:	3201      	adds	r2, #1
 80071e0:	f000 849b 	beq.w	8007b1a <_vfprintf_r+0x13ce>
 80071e4:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 80071e8:	920c      	str	r2, [sp, #48]	; 0x30
 80071ea:	ea56 0207 	orrs.w	r2, r6, r7
 80071ee:	f040 849a 	bne.w	8007b26 <_vfprintf_r+0x13da>
 80071f2:	9a07      	ldr	r2, [sp, #28]
 80071f4:	2a00      	cmp	r2, #0
 80071f6:	f000 80f5 	beq.w	80073e4 <_vfprintf_r+0xc98>
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	f040 8496 	bne.w	8007b2c <_vfprintf_r+0x13e0>
 8007200:	e097      	b.n	8007332 <_vfprintf_r+0xbe6>
 8007202:	1d33      	adds	r3, r6, #4
 8007204:	f018 0f10 	tst.w	r8, #16
 8007208:	930a      	str	r3, [sp, #40]	; 0x28
 800720a:	d001      	beq.n	8007210 <_vfprintf_r+0xac4>
 800720c:	6836      	ldr	r6, [r6, #0]
 800720e:	e003      	b.n	8007218 <_vfprintf_r+0xacc>
 8007210:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007214:	d002      	beq.n	800721c <_vfprintf_r+0xad0>
 8007216:	8836      	ldrh	r6, [r6, #0]
 8007218:	2700      	movs	r7, #0
 800721a:	e7d9      	b.n	80071d0 <_vfprintf_r+0xa84>
 800721c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007220:	d0f4      	beq.n	800720c <_vfprintf_r+0xac0>
 8007222:	7836      	ldrb	r6, [r6, #0]
 8007224:	e7f8      	b.n	8007218 <_vfprintf_r+0xacc>
 8007226:	4633      	mov	r3, r6
 8007228:	f853 6b04 	ldr.w	r6, [r3], #4
 800722c:	2278      	movs	r2, #120	; 0x78
 800722e:	930a      	str	r3, [sp, #40]	; 0x28
 8007230:	f647 0330 	movw	r3, #30768	; 0x7830
 8007234:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007238:	4ba1      	ldr	r3, [pc, #644]	; (80074c0 <_vfprintf_r+0xd74>)
 800723a:	2700      	movs	r7, #0
 800723c:	931b      	str	r3, [sp, #108]	; 0x6c
 800723e:	f048 0802 	orr.w	r8, r8, #2
 8007242:	2302      	movs	r3, #2
 8007244:	920b      	str	r2, [sp, #44]	; 0x2c
 8007246:	e7c6      	b.n	80071d6 <_vfprintf_r+0xa8a>
 8007248:	4633      	mov	r3, r6
 800724a:	2500      	movs	r5, #0
 800724c:	f853 9b04 	ldr.w	r9, [r3], #4
 8007250:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007254:	930a      	str	r3, [sp, #40]	; 0x28
 8007256:	9b07      	ldr	r3, [sp, #28]
 8007258:	1c5e      	adds	r6, r3, #1
 800725a:	d010      	beq.n	800727e <_vfprintf_r+0xb32>
 800725c:	461a      	mov	r2, r3
 800725e:	4629      	mov	r1, r5
 8007260:	4648      	mov	r0, r9
 8007262:	f001 ffeb 	bl	800923c <memchr>
 8007266:	4607      	mov	r7, r0
 8007268:	2800      	cmp	r0, #0
 800726a:	f43f ac74 	beq.w	8006b56 <_vfprintf_r+0x40a>
 800726e:	eba0 0309 	sub.w	r3, r0, r9
 8007272:	462f      	mov	r7, r5
 8007274:	462e      	mov	r6, r5
 8007276:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800727a:	9307      	str	r3, [sp, #28]
 800727c:	e5c3      	b.n	8006e06 <_vfprintf_r+0x6ba>
 800727e:	4648      	mov	r0, r9
 8007280:	f7f8 ff66 	bl	8000150 <strlen>
 8007284:	462f      	mov	r7, r5
 8007286:	9007      	str	r0, [sp, #28]
 8007288:	e465      	b.n	8006b56 <_vfprintf_r+0x40a>
 800728a:	f048 0810 	orr.w	r8, r8, #16
 800728e:	f018 0f20 	tst.w	r8, #32
 8007292:	d007      	beq.n	80072a4 <_vfprintf_r+0xb58>
 8007294:	3607      	adds	r6, #7
 8007296:	f026 0307 	bic.w	r3, r6, #7
 800729a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800729e:	930a      	str	r3, [sp, #40]	; 0x28
 80072a0:	2301      	movs	r3, #1
 80072a2:	e798      	b.n	80071d6 <_vfprintf_r+0xa8a>
 80072a4:	1d33      	adds	r3, r6, #4
 80072a6:	f018 0f10 	tst.w	r8, #16
 80072aa:	930a      	str	r3, [sp, #40]	; 0x28
 80072ac:	d001      	beq.n	80072b2 <_vfprintf_r+0xb66>
 80072ae:	6836      	ldr	r6, [r6, #0]
 80072b0:	e003      	b.n	80072ba <_vfprintf_r+0xb6e>
 80072b2:	f018 0f40 	tst.w	r8, #64	; 0x40
 80072b6:	d002      	beq.n	80072be <_vfprintf_r+0xb72>
 80072b8:	8836      	ldrh	r6, [r6, #0]
 80072ba:	2700      	movs	r7, #0
 80072bc:	e7f0      	b.n	80072a0 <_vfprintf_r+0xb54>
 80072be:	f418 7f00 	tst.w	r8, #512	; 0x200
 80072c2:	d0f4      	beq.n	80072ae <_vfprintf_r+0xb62>
 80072c4:	7836      	ldrb	r6, [r6, #0]
 80072c6:	e7f8      	b.n	80072ba <_vfprintf_r+0xb6e>
 80072c8:	4b7e      	ldr	r3, [pc, #504]	; (80074c4 <_vfprintf_r+0xd78>)
 80072ca:	f018 0f20 	tst.w	r8, #32
 80072ce:	931b      	str	r3, [sp, #108]	; 0x6c
 80072d0:	d019      	beq.n	8007306 <_vfprintf_r+0xbba>
 80072d2:	3607      	adds	r6, #7
 80072d4:	f026 0307 	bic.w	r3, r6, #7
 80072d8:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80072dc:	930a      	str	r3, [sp, #40]	; 0x28
 80072de:	f018 0f01 	tst.w	r8, #1
 80072e2:	d00a      	beq.n	80072fa <_vfprintf_r+0xbae>
 80072e4:	ea56 0307 	orrs.w	r3, r6, r7
 80072e8:	d007      	beq.n	80072fa <_vfprintf_r+0xbae>
 80072ea:	2330      	movs	r3, #48	; 0x30
 80072ec:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80072f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072f2:	f048 0802 	orr.w	r8, r8, #2
 80072f6:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80072fa:	2302      	movs	r3, #2
 80072fc:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007300:	e769      	b.n	80071d6 <_vfprintf_r+0xa8a>
 8007302:	4b6f      	ldr	r3, [pc, #444]	; (80074c0 <_vfprintf_r+0xd74>)
 8007304:	e7e1      	b.n	80072ca <_vfprintf_r+0xb7e>
 8007306:	1d33      	adds	r3, r6, #4
 8007308:	f018 0f10 	tst.w	r8, #16
 800730c:	930a      	str	r3, [sp, #40]	; 0x28
 800730e:	d001      	beq.n	8007314 <_vfprintf_r+0xbc8>
 8007310:	6836      	ldr	r6, [r6, #0]
 8007312:	e003      	b.n	800731c <_vfprintf_r+0xbd0>
 8007314:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007318:	d002      	beq.n	8007320 <_vfprintf_r+0xbd4>
 800731a:	8836      	ldrh	r6, [r6, #0]
 800731c:	2700      	movs	r7, #0
 800731e:	e7de      	b.n	80072de <_vfprintf_r+0xb92>
 8007320:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007324:	d0f4      	beq.n	8007310 <_vfprintf_r+0xbc4>
 8007326:	7836      	ldrb	r6, [r6, #0]
 8007328:	e7f8      	b.n	800731c <_vfprintf_r+0xbd0>
 800732a:	2f00      	cmp	r7, #0
 800732c:	bf08      	it	eq
 800732e:	2e0a      	cmpeq	r6, #10
 8007330:	d206      	bcs.n	8007340 <_vfprintf_r+0xbf4>
 8007332:	3630      	adds	r6, #48	; 0x30
 8007334:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8007338:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800733c:	f000 bc14 	b.w	8007b68 <_vfprintf_r+0x141c>
 8007340:	2300      	movs	r3, #0
 8007342:	9308      	str	r3, [sp, #32]
 8007344:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007346:	ad52      	add	r5, sp, #328	; 0x148
 8007348:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800734c:	220a      	movs	r2, #10
 800734e:	2300      	movs	r3, #0
 8007350:	4630      	mov	r0, r6
 8007352:	4639      	mov	r1, r7
 8007354:	f7f9 fbe8 	bl	8000b28 <__aeabi_uldivmod>
 8007358:	9b08      	ldr	r3, [sp, #32]
 800735a:	3230      	adds	r2, #48	; 0x30
 800735c:	3301      	adds	r3, #1
 800735e:	f105 39ff 	add.w	r9, r5, #4294967295
 8007362:	f805 2c01 	strb.w	r2, [r5, #-1]
 8007366:	9308      	str	r3, [sp, #32]
 8007368:	f1b8 0f00 	cmp.w	r8, #0
 800736c:	d019      	beq.n	80073a2 <_vfprintf_r+0xc56>
 800736e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007370:	9a08      	ldr	r2, [sp, #32]
 8007372:	781b      	ldrb	r3, [r3, #0]
 8007374:	429a      	cmp	r2, r3
 8007376:	d114      	bne.n	80073a2 <_vfprintf_r+0xc56>
 8007378:	2aff      	cmp	r2, #255	; 0xff
 800737a:	d012      	beq.n	80073a2 <_vfprintf_r+0xc56>
 800737c:	2f00      	cmp	r7, #0
 800737e:	bf08      	it	eq
 8007380:	2e0a      	cmpeq	r6, #10
 8007382:	d30e      	bcc.n	80073a2 <_vfprintf_r+0xc56>
 8007384:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007386:	9919      	ldr	r1, [sp, #100]	; 0x64
 8007388:	eba9 0903 	sub.w	r9, r9, r3
 800738c:	461a      	mov	r2, r3
 800738e:	4648      	mov	r0, r9
 8007390:	f002 fcdf 	bl	8009d52 <strncpy>
 8007394:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007396:	785d      	ldrb	r5, [r3, #1]
 8007398:	b195      	cbz	r5, 80073c0 <_vfprintf_r+0xc74>
 800739a:	3301      	adds	r3, #1
 800739c:	930e      	str	r3, [sp, #56]	; 0x38
 800739e:	2300      	movs	r3, #0
 80073a0:	9308      	str	r3, [sp, #32]
 80073a2:	220a      	movs	r2, #10
 80073a4:	2300      	movs	r3, #0
 80073a6:	4630      	mov	r0, r6
 80073a8:	4639      	mov	r1, r7
 80073aa:	f7f9 fbbd 	bl	8000b28 <__aeabi_uldivmod>
 80073ae:	2f00      	cmp	r7, #0
 80073b0:	bf08      	it	eq
 80073b2:	2e0a      	cmpeq	r6, #10
 80073b4:	f0c0 83d8 	bcc.w	8007b68 <_vfprintf_r+0x141c>
 80073b8:	4606      	mov	r6, r0
 80073ba:	460f      	mov	r7, r1
 80073bc:	464d      	mov	r5, r9
 80073be:	e7c5      	b.n	800734c <_vfprintf_r+0xc00>
 80073c0:	9508      	str	r5, [sp, #32]
 80073c2:	e7ee      	b.n	80073a2 <_vfprintf_r+0xc56>
 80073c4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80073c6:	f006 030f 	and.w	r3, r6, #15
 80073ca:	5cd3      	ldrb	r3, [r2, r3]
 80073cc:	093a      	lsrs	r2, r7, #4
 80073ce:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80073d2:	0933      	lsrs	r3, r6, #4
 80073d4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80073d8:	461e      	mov	r6, r3
 80073da:	4617      	mov	r7, r2
 80073dc:	ea56 0307 	orrs.w	r3, r6, r7
 80073e0:	d1f0      	bne.n	80073c4 <_vfprintf_r+0xc78>
 80073e2:	e3c1      	b.n	8007b68 <_vfprintf_r+0x141c>
 80073e4:	b933      	cbnz	r3, 80073f4 <_vfprintf_r+0xca8>
 80073e6:	f018 0f01 	tst.w	r8, #1
 80073ea:	d003      	beq.n	80073f4 <_vfprintf_r+0xca8>
 80073ec:	2330      	movs	r3, #48	; 0x30
 80073ee:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 80073f2:	e7a1      	b.n	8007338 <_vfprintf_r+0xbec>
 80073f4:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80073f8:	e3b6      	b.n	8007b68 <_vfprintf_r+0x141c>
 80073fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f000 837d 	beq.w	8007afc <_vfprintf_r+0x13b0>
 8007402:	2000      	movs	r0, #0
 8007404:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007408:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800740c:	960a      	str	r6, [sp, #40]	; 0x28
 800740e:	f7ff bb3b 	b.w	8006a88 <_vfprintf_r+0x33c>
 8007412:	2010      	movs	r0, #16
 8007414:	2b07      	cmp	r3, #7
 8007416:	4402      	add	r2, r0
 8007418:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800741c:	6060      	str	r0, [r4, #4]
 800741e:	dd08      	ble.n	8007432 <_vfprintf_r+0xce6>
 8007420:	4651      	mov	r1, sl
 8007422:	4658      	mov	r0, fp
 8007424:	aa26      	add	r2, sp, #152	; 0x98
 8007426:	f002 fd22 	bl	8009e6e <__sprint_r>
 800742a:	2800      	cmp	r0, #0
 800742c:	f040 8344 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007430:	a929      	add	r1, sp, #164	; 0xa4
 8007432:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007434:	460c      	mov	r4, r1
 8007436:	3b10      	subs	r3, #16
 8007438:	9317      	str	r3, [sp, #92]	; 0x5c
 800743a:	e500      	b.n	8006e3e <_vfprintf_r+0x6f2>
 800743c:	460c      	mov	r4, r1
 800743e:	e51a      	b.n	8006e76 <_vfprintf_r+0x72a>
 8007440:	4651      	mov	r1, sl
 8007442:	4658      	mov	r0, fp
 8007444:	aa26      	add	r2, sp, #152	; 0x98
 8007446:	f002 fd12 	bl	8009e6e <__sprint_r>
 800744a:	2800      	cmp	r0, #0
 800744c:	f040 8334 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007450:	ac29      	add	r4, sp, #164	; 0xa4
 8007452:	e522      	b.n	8006e9a <_vfprintf_r+0x74e>
 8007454:	4651      	mov	r1, sl
 8007456:	4658      	mov	r0, fp
 8007458:	aa26      	add	r2, sp, #152	; 0x98
 800745a:	f002 fd08 	bl	8009e6e <__sprint_r>
 800745e:	2800      	cmp	r0, #0
 8007460:	f040 832a 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007464:	ac29      	add	r4, sp, #164	; 0xa4
 8007466:	e528      	b.n	8006eba <_vfprintf_r+0x76e>
 8007468:	2010      	movs	r0, #16
 800746a:	2b07      	cmp	r3, #7
 800746c:	4402      	add	r2, r0
 800746e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007472:	6060      	str	r0, [r4, #4]
 8007474:	dd08      	ble.n	8007488 <_vfprintf_r+0xd3c>
 8007476:	4651      	mov	r1, sl
 8007478:	4658      	mov	r0, fp
 800747a:	aa26      	add	r2, sp, #152	; 0x98
 800747c:	f002 fcf7 	bl	8009e6e <__sprint_r>
 8007480:	2800      	cmp	r0, #0
 8007482:	f040 8319 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007486:	a929      	add	r1, sp, #164	; 0xa4
 8007488:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800748a:	460c      	mov	r4, r1
 800748c:	3b10      	subs	r3, #16
 800748e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007490:	e51c      	b.n	8006ecc <_vfprintf_r+0x780>
 8007492:	460c      	mov	r4, r1
 8007494:	e536      	b.n	8006f04 <_vfprintf_r+0x7b8>
 8007496:	2010      	movs	r0, #16
 8007498:	2b07      	cmp	r3, #7
 800749a:	4402      	add	r2, r0
 800749c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80074a0:	6060      	str	r0, [r4, #4]
 80074a2:	dd08      	ble.n	80074b6 <_vfprintf_r+0xd6a>
 80074a4:	4651      	mov	r1, sl
 80074a6:	4658      	mov	r0, fp
 80074a8:	aa26      	add	r2, sp, #152	; 0x98
 80074aa:	f002 fce0 	bl	8009e6e <__sprint_r>
 80074ae:	2800      	cmp	r0, #0
 80074b0:	f040 8302 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 80074b4:	a929      	add	r1, sp, #164	; 0xa4
 80074b6:	460c      	mov	r4, r1
 80074b8:	3e10      	subs	r6, #16
 80074ba:	e527      	b.n	8006f0c <_vfprintf_r+0x7c0>
 80074bc:	460c      	mov	r4, r1
 80074be:	e54e      	b.n	8006f5e <_vfprintf_r+0x812>
 80074c0:	0800b464 	.word	0x0800b464
 80074c4:	0800b475 	.word	0x0800b475
 80074c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074ca:	2b65      	cmp	r3, #101	; 0x65
 80074cc:	f340 8238 	ble.w	8007940 <_vfprintf_r+0x11f4>
 80074d0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80074d4:	2200      	movs	r2, #0
 80074d6:	2300      	movs	r3, #0
 80074d8:	f7f9 fa66 	bl	80009a8 <__aeabi_dcmpeq>
 80074dc:	2800      	cmp	r0, #0
 80074de:	d06a      	beq.n	80075b6 <_vfprintf_r+0xe6a>
 80074e0:	4b6e      	ldr	r3, [pc, #440]	; (800769c <_vfprintf_r+0xf50>)
 80074e2:	6023      	str	r3, [r4, #0]
 80074e4:	2301      	movs	r3, #1
 80074e6:	441e      	add	r6, r3
 80074e8:	6063      	str	r3, [r4, #4]
 80074ea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80074ec:	9628      	str	r6, [sp, #160]	; 0xa0
 80074ee:	3301      	adds	r3, #1
 80074f0:	2b07      	cmp	r3, #7
 80074f2:	9327      	str	r3, [sp, #156]	; 0x9c
 80074f4:	dc38      	bgt.n	8007568 <_vfprintf_r+0xe1c>
 80074f6:	3408      	adds	r4, #8
 80074f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80074fa:	9a08      	ldr	r2, [sp, #32]
 80074fc:	4293      	cmp	r3, r2
 80074fe:	db03      	blt.n	8007508 <_vfprintf_r+0xdbc>
 8007500:	f018 0f01 	tst.w	r8, #1
 8007504:	f43f ad3d 	beq.w	8006f82 <_vfprintf_r+0x836>
 8007508:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800750a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800750c:	6023      	str	r3, [r4, #0]
 800750e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007510:	6063      	str	r3, [r4, #4]
 8007512:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007514:	4413      	add	r3, r2
 8007516:	9328      	str	r3, [sp, #160]	; 0xa0
 8007518:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800751a:	3301      	adds	r3, #1
 800751c:	2b07      	cmp	r3, #7
 800751e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007520:	dc2c      	bgt.n	800757c <_vfprintf_r+0xe30>
 8007522:	3408      	adds	r4, #8
 8007524:	9b08      	ldr	r3, [sp, #32]
 8007526:	1e5d      	subs	r5, r3, #1
 8007528:	2d00      	cmp	r5, #0
 800752a:	f77f ad2a 	ble.w	8006f82 <_vfprintf_r+0x836>
 800752e:	f04f 0910 	mov.w	r9, #16
 8007532:	4e5b      	ldr	r6, [pc, #364]	; (80076a0 <_vfprintf_r+0xf54>)
 8007534:	2d10      	cmp	r5, #16
 8007536:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800753a:	f104 0108 	add.w	r1, r4, #8
 800753e:	f103 0301 	add.w	r3, r3, #1
 8007542:	6026      	str	r6, [r4, #0]
 8007544:	dc24      	bgt.n	8007590 <_vfprintf_r+0xe44>
 8007546:	6065      	str	r5, [r4, #4]
 8007548:	2b07      	cmp	r3, #7
 800754a:	4415      	add	r5, r2
 800754c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007550:	f340 8290 	ble.w	8007a74 <_vfprintf_r+0x1328>
 8007554:	4651      	mov	r1, sl
 8007556:	4658      	mov	r0, fp
 8007558:	aa26      	add	r2, sp, #152	; 0x98
 800755a:	f002 fc88 	bl	8009e6e <__sprint_r>
 800755e:	2800      	cmp	r0, #0
 8007560:	f040 82aa 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007564:	ac29      	add	r4, sp, #164	; 0xa4
 8007566:	e50c      	b.n	8006f82 <_vfprintf_r+0x836>
 8007568:	4651      	mov	r1, sl
 800756a:	4658      	mov	r0, fp
 800756c:	aa26      	add	r2, sp, #152	; 0x98
 800756e:	f002 fc7e 	bl	8009e6e <__sprint_r>
 8007572:	2800      	cmp	r0, #0
 8007574:	f040 82a0 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007578:	ac29      	add	r4, sp, #164	; 0xa4
 800757a:	e7bd      	b.n	80074f8 <_vfprintf_r+0xdac>
 800757c:	4651      	mov	r1, sl
 800757e:	4658      	mov	r0, fp
 8007580:	aa26      	add	r2, sp, #152	; 0x98
 8007582:	f002 fc74 	bl	8009e6e <__sprint_r>
 8007586:	2800      	cmp	r0, #0
 8007588:	f040 8296 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 800758c:	ac29      	add	r4, sp, #164	; 0xa4
 800758e:	e7c9      	b.n	8007524 <_vfprintf_r+0xdd8>
 8007590:	3210      	adds	r2, #16
 8007592:	2b07      	cmp	r3, #7
 8007594:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007598:	f8c4 9004 	str.w	r9, [r4, #4]
 800759c:	dd08      	ble.n	80075b0 <_vfprintf_r+0xe64>
 800759e:	4651      	mov	r1, sl
 80075a0:	4658      	mov	r0, fp
 80075a2:	aa26      	add	r2, sp, #152	; 0x98
 80075a4:	f002 fc63 	bl	8009e6e <__sprint_r>
 80075a8:	2800      	cmp	r0, #0
 80075aa:	f040 8285 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 80075ae:	a929      	add	r1, sp, #164	; 0xa4
 80075b0:	460c      	mov	r4, r1
 80075b2:	3d10      	subs	r5, #16
 80075b4:	e7be      	b.n	8007534 <_vfprintf_r+0xde8>
 80075b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	dc73      	bgt.n	80076a4 <_vfprintf_r+0xf58>
 80075bc:	4b37      	ldr	r3, [pc, #220]	; (800769c <_vfprintf_r+0xf50>)
 80075be:	6023      	str	r3, [r4, #0]
 80075c0:	2301      	movs	r3, #1
 80075c2:	441e      	add	r6, r3
 80075c4:	6063      	str	r3, [r4, #4]
 80075c6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80075c8:	9628      	str	r6, [sp, #160]	; 0xa0
 80075ca:	3301      	adds	r3, #1
 80075cc:	2b07      	cmp	r3, #7
 80075ce:	9327      	str	r3, [sp, #156]	; 0x9c
 80075d0:	dc3c      	bgt.n	800764c <_vfprintf_r+0xf00>
 80075d2:	3408      	adds	r4, #8
 80075d4:	9908      	ldr	r1, [sp, #32]
 80075d6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80075d8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80075da:	430a      	orrs	r2, r1
 80075dc:	f008 0101 	and.w	r1, r8, #1
 80075e0:	430a      	orrs	r2, r1
 80075e2:	f43f acce 	beq.w	8006f82 <_vfprintf_r+0x836>
 80075e6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80075e8:	6022      	str	r2, [r4, #0]
 80075ea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80075ec:	4413      	add	r3, r2
 80075ee:	9328      	str	r3, [sp, #160]	; 0xa0
 80075f0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80075f2:	6062      	str	r2, [r4, #4]
 80075f4:	3301      	adds	r3, #1
 80075f6:	2b07      	cmp	r3, #7
 80075f8:	9327      	str	r3, [sp, #156]	; 0x9c
 80075fa:	dc31      	bgt.n	8007660 <_vfprintf_r+0xf14>
 80075fc:	3408      	adds	r4, #8
 80075fe:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007600:	2d00      	cmp	r5, #0
 8007602:	da1a      	bge.n	800763a <_vfprintf_r+0xeee>
 8007604:	4623      	mov	r3, r4
 8007606:	4e26      	ldr	r6, [pc, #152]	; (80076a0 <_vfprintf_r+0xf54>)
 8007608:	426d      	negs	r5, r5
 800760a:	2d10      	cmp	r5, #16
 800760c:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8007610:	f104 0408 	add.w	r4, r4, #8
 8007614:	f102 0201 	add.w	r2, r2, #1
 8007618:	601e      	str	r6, [r3, #0]
 800761a:	dc2b      	bgt.n	8007674 <_vfprintf_r+0xf28>
 800761c:	605d      	str	r5, [r3, #4]
 800761e:	2a07      	cmp	r2, #7
 8007620:	440d      	add	r5, r1
 8007622:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8007626:	dd08      	ble.n	800763a <_vfprintf_r+0xeee>
 8007628:	4651      	mov	r1, sl
 800762a:	4658      	mov	r0, fp
 800762c:	aa26      	add	r2, sp, #152	; 0x98
 800762e:	f002 fc1e 	bl	8009e6e <__sprint_r>
 8007632:	2800      	cmp	r0, #0
 8007634:	f040 8240 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007638:	ac29      	add	r4, sp, #164	; 0xa4
 800763a:	9b08      	ldr	r3, [sp, #32]
 800763c:	9a08      	ldr	r2, [sp, #32]
 800763e:	6063      	str	r3, [r4, #4]
 8007640:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007642:	f8c4 9000 	str.w	r9, [r4]
 8007646:	4413      	add	r3, r2
 8007648:	9328      	str	r3, [sp, #160]	; 0xa0
 800764a:	e493      	b.n	8006f74 <_vfprintf_r+0x828>
 800764c:	4651      	mov	r1, sl
 800764e:	4658      	mov	r0, fp
 8007650:	aa26      	add	r2, sp, #152	; 0x98
 8007652:	f002 fc0c 	bl	8009e6e <__sprint_r>
 8007656:	2800      	cmp	r0, #0
 8007658:	f040 822e 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 800765c:	ac29      	add	r4, sp, #164	; 0xa4
 800765e:	e7b9      	b.n	80075d4 <_vfprintf_r+0xe88>
 8007660:	4651      	mov	r1, sl
 8007662:	4658      	mov	r0, fp
 8007664:	aa26      	add	r2, sp, #152	; 0x98
 8007666:	f002 fc02 	bl	8009e6e <__sprint_r>
 800766a:	2800      	cmp	r0, #0
 800766c:	f040 8224 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007670:	ac29      	add	r4, sp, #164	; 0xa4
 8007672:	e7c4      	b.n	80075fe <_vfprintf_r+0xeb2>
 8007674:	2010      	movs	r0, #16
 8007676:	2a07      	cmp	r2, #7
 8007678:	4401      	add	r1, r0
 800767a:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800767e:	6058      	str	r0, [r3, #4]
 8007680:	dd08      	ble.n	8007694 <_vfprintf_r+0xf48>
 8007682:	4651      	mov	r1, sl
 8007684:	4658      	mov	r0, fp
 8007686:	aa26      	add	r2, sp, #152	; 0x98
 8007688:	f002 fbf1 	bl	8009e6e <__sprint_r>
 800768c:	2800      	cmp	r0, #0
 800768e:	f040 8213 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007692:	ac29      	add	r4, sp, #164	; 0xa4
 8007694:	4623      	mov	r3, r4
 8007696:	3d10      	subs	r5, #16
 8007698:	e7b7      	b.n	800760a <_vfprintf_r+0xebe>
 800769a:	bf00      	nop
 800769c:	0800b486 	.word	0x0800b486
 80076a0:	0800b4b8 	.word	0x0800b4b8
 80076a4:	9b08      	ldr	r3, [sp, #32]
 80076a6:	42ab      	cmp	r3, r5
 80076a8:	bfa8      	it	ge
 80076aa:	462b      	movge	r3, r5
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	9307      	str	r3, [sp, #28]
 80076b0:	dd0a      	ble.n	80076c8 <_vfprintf_r+0xf7c>
 80076b2:	441e      	add	r6, r3
 80076b4:	e9c4 9300 	strd	r9, r3, [r4]
 80076b8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80076ba:	9628      	str	r6, [sp, #160]	; 0xa0
 80076bc:	3301      	adds	r3, #1
 80076be:	2b07      	cmp	r3, #7
 80076c0:	9327      	str	r3, [sp, #156]	; 0x9c
 80076c2:	f300 8088 	bgt.w	80077d6 <_vfprintf_r+0x108a>
 80076c6:	3408      	adds	r4, #8
 80076c8:	9b07      	ldr	r3, [sp, #28]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	bfb4      	ite	lt
 80076ce:	462e      	movlt	r6, r5
 80076d0:	1aee      	subge	r6, r5, r3
 80076d2:	2e00      	cmp	r6, #0
 80076d4:	dd19      	ble.n	800770a <_vfprintf_r+0xfbe>
 80076d6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80076da:	4898      	ldr	r0, [pc, #608]	; (800793c <_vfprintf_r+0x11f0>)
 80076dc:	2e10      	cmp	r6, #16
 80076de:	f103 0301 	add.w	r3, r3, #1
 80076e2:	f104 0108 	add.w	r1, r4, #8
 80076e6:	6020      	str	r0, [r4, #0]
 80076e8:	dc7f      	bgt.n	80077ea <_vfprintf_r+0x109e>
 80076ea:	6066      	str	r6, [r4, #4]
 80076ec:	2b07      	cmp	r3, #7
 80076ee:	4416      	add	r6, r2
 80076f0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80076f4:	f340 808c 	ble.w	8007810 <_vfprintf_r+0x10c4>
 80076f8:	4651      	mov	r1, sl
 80076fa:	4658      	mov	r0, fp
 80076fc:	aa26      	add	r2, sp, #152	; 0x98
 80076fe:	f002 fbb6 	bl	8009e6e <__sprint_r>
 8007702:	2800      	cmp	r0, #0
 8007704:	f040 81d8 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007708:	ac29      	add	r4, sp, #164	; 0xa4
 800770a:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800770e:	444d      	add	r5, r9
 8007710:	d00a      	beq.n	8007728 <_vfprintf_r+0xfdc>
 8007712:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007714:	2b00      	cmp	r3, #0
 8007716:	d17d      	bne.n	8007814 <_vfprintf_r+0x10c8>
 8007718:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800771a:	2b00      	cmp	r3, #0
 800771c:	d17d      	bne.n	800781a <_vfprintf_r+0x10ce>
 800771e:	9b08      	ldr	r3, [sp, #32]
 8007720:	444b      	add	r3, r9
 8007722:	429d      	cmp	r5, r3
 8007724:	bf28      	it	cs
 8007726:	461d      	movcs	r5, r3
 8007728:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800772a:	9a08      	ldr	r2, [sp, #32]
 800772c:	4293      	cmp	r3, r2
 800772e:	db02      	blt.n	8007736 <_vfprintf_r+0xfea>
 8007730:	f018 0f01 	tst.w	r8, #1
 8007734:	d00e      	beq.n	8007754 <_vfprintf_r+0x1008>
 8007736:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007738:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800773a:	6023      	str	r3, [r4, #0]
 800773c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800773e:	6063      	str	r3, [r4, #4]
 8007740:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007742:	4413      	add	r3, r2
 8007744:	9328      	str	r3, [sp, #160]	; 0xa0
 8007746:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007748:	3301      	adds	r3, #1
 800774a:	2b07      	cmp	r3, #7
 800774c:	9327      	str	r3, [sp, #156]	; 0x9c
 800774e:	f300 80e0 	bgt.w	8007912 <_vfprintf_r+0x11c6>
 8007752:	3408      	adds	r4, #8
 8007754:	9b08      	ldr	r3, [sp, #32]
 8007756:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8007758:	eb09 0203 	add.w	r2, r9, r3
 800775c:	1b9e      	subs	r6, r3, r6
 800775e:	1b52      	subs	r2, r2, r5
 8007760:	4296      	cmp	r6, r2
 8007762:	bfa8      	it	ge
 8007764:	4616      	movge	r6, r2
 8007766:	2e00      	cmp	r6, #0
 8007768:	dd0b      	ble.n	8007782 <_vfprintf_r+0x1036>
 800776a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800776c:	e9c4 5600 	strd	r5, r6, [r4]
 8007770:	4433      	add	r3, r6
 8007772:	9328      	str	r3, [sp, #160]	; 0xa0
 8007774:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007776:	3301      	adds	r3, #1
 8007778:	2b07      	cmp	r3, #7
 800777a:	9327      	str	r3, [sp, #156]	; 0x9c
 800777c:	f300 80d3 	bgt.w	8007926 <_vfprintf_r+0x11da>
 8007780:	3408      	adds	r4, #8
 8007782:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007784:	9b08      	ldr	r3, [sp, #32]
 8007786:	2e00      	cmp	r6, #0
 8007788:	eba3 0505 	sub.w	r5, r3, r5
 800778c:	bfa8      	it	ge
 800778e:	1bad      	subge	r5, r5, r6
 8007790:	2d00      	cmp	r5, #0
 8007792:	f77f abf6 	ble.w	8006f82 <_vfprintf_r+0x836>
 8007796:	f04f 0910 	mov.w	r9, #16
 800779a:	4e68      	ldr	r6, [pc, #416]	; (800793c <_vfprintf_r+0x11f0>)
 800779c:	2d10      	cmp	r5, #16
 800779e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80077a2:	f104 0108 	add.w	r1, r4, #8
 80077a6:	f103 0301 	add.w	r3, r3, #1
 80077aa:	6026      	str	r6, [r4, #0]
 80077ac:	f77f aecb 	ble.w	8007546 <_vfprintf_r+0xdfa>
 80077b0:	3210      	adds	r2, #16
 80077b2:	2b07      	cmp	r3, #7
 80077b4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80077b8:	f8c4 9004 	str.w	r9, [r4, #4]
 80077bc:	dd08      	ble.n	80077d0 <_vfprintf_r+0x1084>
 80077be:	4651      	mov	r1, sl
 80077c0:	4658      	mov	r0, fp
 80077c2:	aa26      	add	r2, sp, #152	; 0x98
 80077c4:	f002 fb53 	bl	8009e6e <__sprint_r>
 80077c8:	2800      	cmp	r0, #0
 80077ca:	f040 8175 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 80077ce:	a929      	add	r1, sp, #164	; 0xa4
 80077d0:	460c      	mov	r4, r1
 80077d2:	3d10      	subs	r5, #16
 80077d4:	e7e2      	b.n	800779c <_vfprintf_r+0x1050>
 80077d6:	4651      	mov	r1, sl
 80077d8:	4658      	mov	r0, fp
 80077da:	aa26      	add	r2, sp, #152	; 0x98
 80077dc:	f002 fb47 	bl	8009e6e <__sprint_r>
 80077e0:	2800      	cmp	r0, #0
 80077e2:	f040 8169 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 80077e6:	ac29      	add	r4, sp, #164	; 0xa4
 80077e8:	e76e      	b.n	80076c8 <_vfprintf_r+0xf7c>
 80077ea:	2010      	movs	r0, #16
 80077ec:	2b07      	cmp	r3, #7
 80077ee:	4402      	add	r2, r0
 80077f0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80077f4:	6060      	str	r0, [r4, #4]
 80077f6:	dd08      	ble.n	800780a <_vfprintf_r+0x10be>
 80077f8:	4651      	mov	r1, sl
 80077fa:	4658      	mov	r0, fp
 80077fc:	aa26      	add	r2, sp, #152	; 0x98
 80077fe:	f002 fb36 	bl	8009e6e <__sprint_r>
 8007802:	2800      	cmp	r0, #0
 8007804:	f040 8158 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007808:	a929      	add	r1, sp, #164	; 0xa4
 800780a:	460c      	mov	r4, r1
 800780c:	3e10      	subs	r6, #16
 800780e:	e762      	b.n	80076d6 <_vfprintf_r+0xf8a>
 8007810:	460c      	mov	r4, r1
 8007812:	e77a      	b.n	800770a <_vfprintf_r+0xfbe>
 8007814:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007816:	2b00      	cmp	r3, #0
 8007818:	d04b      	beq.n	80078b2 <_vfprintf_r+0x1166>
 800781a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800781c:	3b01      	subs	r3, #1
 800781e:	930c      	str	r3, [sp, #48]	; 0x30
 8007820:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007822:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007824:	6023      	str	r3, [r4, #0]
 8007826:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007828:	6063      	str	r3, [r4, #4]
 800782a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800782c:	4413      	add	r3, r2
 800782e:	9328      	str	r3, [sp, #160]	; 0xa0
 8007830:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007832:	3301      	adds	r3, #1
 8007834:	2b07      	cmp	r3, #7
 8007836:	9327      	str	r3, [sp, #156]	; 0x9c
 8007838:	dc42      	bgt.n	80078c0 <_vfprintf_r+0x1174>
 800783a:	3408      	adds	r4, #8
 800783c:	9b08      	ldr	r3, [sp, #32]
 800783e:	444b      	add	r3, r9
 8007840:	1b5a      	subs	r2, r3, r5
 8007842:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007844:	781b      	ldrb	r3, [r3, #0]
 8007846:	4293      	cmp	r3, r2
 8007848:	bfa8      	it	ge
 800784a:	4613      	movge	r3, r2
 800784c:	2b00      	cmp	r3, #0
 800784e:	461e      	mov	r6, r3
 8007850:	dd0a      	ble.n	8007868 <_vfprintf_r+0x111c>
 8007852:	e9c4 5300 	strd	r5, r3, [r4]
 8007856:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007858:	4433      	add	r3, r6
 800785a:	9328      	str	r3, [sp, #160]	; 0xa0
 800785c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800785e:	3301      	adds	r3, #1
 8007860:	2b07      	cmp	r3, #7
 8007862:	9327      	str	r3, [sp, #156]	; 0x9c
 8007864:	dc36      	bgt.n	80078d4 <_vfprintf_r+0x1188>
 8007866:	3408      	adds	r4, #8
 8007868:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800786a:	2e00      	cmp	r6, #0
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	bfb4      	ite	lt
 8007870:	461e      	movlt	r6, r3
 8007872:	1b9e      	subge	r6, r3, r6
 8007874:	2e00      	cmp	r6, #0
 8007876:	dd18      	ble.n	80078aa <_vfprintf_r+0x115e>
 8007878:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800787c:	482f      	ldr	r0, [pc, #188]	; (800793c <_vfprintf_r+0x11f0>)
 800787e:	2e10      	cmp	r6, #16
 8007880:	f102 0201 	add.w	r2, r2, #1
 8007884:	f104 0108 	add.w	r1, r4, #8
 8007888:	6020      	str	r0, [r4, #0]
 800788a:	dc2d      	bgt.n	80078e8 <_vfprintf_r+0x119c>
 800788c:	4433      	add	r3, r6
 800788e:	2a07      	cmp	r2, #7
 8007890:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007894:	6066      	str	r6, [r4, #4]
 8007896:	dd3a      	ble.n	800790e <_vfprintf_r+0x11c2>
 8007898:	4651      	mov	r1, sl
 800789a:	4658      	mov	r0, fp
 800789c:	aa26      	add	r2, sp, #152	; 0x98
 800789e:	f002 fae6 	bl	8009e6e <__sprint_r>
 80078a2:	2800      	cmp	r0, #0
 80078a4:	f040 8108 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 80078a8:	ac29      	add	r4, sp, #164	; 0xa4
 80078aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	441d      	add	r5, r3
 80078b0:	e72f      	b.n	8007712 <_vfprintf_r+0xfc6>
 80078b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078b4:	3b01      	subs	r3, #1
 80078b6:	930e      	str	r3, [sp, #56]	; 0x38
 80078b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078ba:	3b01      	subs	r3, #1
 80078bc:	930d      	str	r3, [sp, #52]	; 0x34
 80078be:	e7af      	b.n	8007820 <_vfprintf_r+0x10d4>
 80078c0:	4651      	mov	r1, sl
 80078c2:	4658      	mov	r0, fp
 80078c4:	aa26      	add	r2, sp, #152	; 0x98
 80078c6:	f002 fad2 	bl	8009e6e <__sprint_r>
 80078ca:	2800      	cmp	r0, #0
 80078cc:	f040 80f4 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 80078d0:	ac29      	add	r4, sp, #164	; 0xa4
 80078d2:	e7b3      	b.n	800783c <_vfprintf_r+0x10f0>
 80078d4:	4651      	mov	r1, sl
 80078d6:	4658      	mov	r0, fp
 80078d8:	aa26      	add	r2, sp, #152	; 0x98
 80078da:	f002 fac8 	bl	8009e6e <__sprint_r>
 80078de:	2800      	cmp	r0, #0
 80078e0:	f040 80ea 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 80078e4:	ac29      	add	r4, sp, #164	; 0xa4
 80078e6:	e7bf      	b.n	8007868 <_vfprintf_r+0x111c>
 80078e8:	2010      	movs	r0, #16
 80078ea:	2a07      	cmp	r2, #7
 80078ec:	4403      	add	r3, r0
 80078ee:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80078f2:	6060      	str	r0, [r4, #4]
 80078f4:	dd08      	ble.n	8007908 <_vfprintf_r+0x11bc>
 80078f6:	4651      	mov	r1, sl
 80078f8:	4658      	mov	r0, fp
 80078fa:	aa26      	add	r2, sp, #152	; 0x98
 80078fc:	f002 fab7 	bl	8009e6e <__sprint_r>
 8007900:	2800      	cmp	r0, #0
 8007902:	f040 80d9 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007906:	a929      	add	r1, sp, #164	; 0xa4
 8007908:	460c      	mov	r4, r1
 800790a:	3e10      	subs	r6, #16
 800790c:	e7b4      	b.n	8007878 <_vfprintf_r+0x112c>
 800790e:	460c      	mov	r4, r1
 8007910:	e7cb      	b.n	80078aa <_vfprintf_r+0x115e>
 8007912:	4651      	mov	r1, sl
 8007914:	4658      	mov	r0, fp
 8007916:	aa26      	add	r2, sp, #152	; 0x98
 8007918:	f002 faa9 	bl	8009e6e <__sprint_r>
 800791c:	2800      	cmp	r0, #0
 800791e:	f040 80cb 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007922:	ac29      	add	r4, sp, #164	; 0xa4
 8007924:	e716      	b.n	8007754 <_vfprintf_r+0x1008>
 8007926:	4651      	mov	r1, sl
 8007928:	4658      	mov	r0, fp
 800792a:	aa26      	add	r2, sp, #152	; 0x98
 800792c:	f002 fa9f 	bl	8009e6e <__sprint_r>
 8007930:	2800      	cmp	r0, #0
 8007932:	f040 80c1 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 8007936:	ac29      	add	r4, sp, #164	; 0xa4
 8007938:	e723      	b.n	8007782 <_vfprintf_r+0x1036>
 800793a:	bf00      	nop
 800793c:	0800b4b8 	.word	0x0800b4b8
 8007940:	9a08      	ldr	r2, [sp, #32]
 8007942:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007944:	2a01      	cmp	r2, #1
 8007946:	f106 0601 	add.w	r6, r6, #1
 800794a:	f103 0301 	add.w	r3, r3, #1
 800794e:	f104 0508 	add.w	r5, r4, #8
 8007952:	dc03      	bgt.n	800795c <_vfprintf_r+0x1210>
 8007954:	f018 0f01 	tst.w	r8, #1
 8007958:	f000 8081 	beq.w	8007a5e <_vfprintf_r+0x1312>
 800795c:	2201      	movs	r2, #1
 800795e:	2b07      	cmp	r3, #7
 8007960:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007964:	f8c4 9000 	str.w	r9, [r4]
 8007968:	6062      	str	r2, [r4, #4]
 800796a:	dd08      	ble.n	800797e <_vfprintf_r+0x1232>
 800796c:	4651      	mov	r1, sl
 800796e:	4658      	mov	r0, fp
 8007970:	aa26      	add	r2, sp, #152	; 0x98
 8007972:	f002 fa7c 	bl	8009e6e <__sprint_r>
 8007976:	2800      	cmp	r0, #0
 8007978:	f040 809e 	bne.w	8007ab8 <_vfprintf_r+0x136c>
 800797c:	ad29      	add	r5, sp, #164	; 0xa4
 800797e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007980:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007982:	602b      	str	r3, [r5, #0]
 8007984:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007986:	606b      	str	r3, [r5, #4]
 8007988:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800798a:	4413      	add	r3, r2
 800798c:	9328      	str	r3, [sp, #160]	; 0xa0
 800798e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007990:	3301      	adds	r3, #1
 8007992:	2b07      	cmp	r3, #7
 8007994:	9327      	str	r3, [sp, #156]	; 0x9c
 8007996:	dc32      	bgt.n	80079fe <_vfprintf_r+0x12b2>
 8007998:	3508      	adds	r5, #8
 800799a:	9b08      	ldr	r3, [sp, #32]
 800799c:	2200      	movs	r2, #0
 800799e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80079a2:	1e5c      	subs	r4, r3, #1
 80079a4:	2300      	movs	r3, #0
 80079a6:	f7f8 ffff 	bl	80009a8 <__aeabi_dcmpeq>
 80079aa:	2800      	cmp	r0, #0
 80079ac:	d130      	bne.n	8007a10 <_vfprintf_r+0x12c4>
 80079ae:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80079b0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80079b2:	9a08      	ldr	r2, [sp, #32]
 80079b4:	3101      	adds	r1, #1
 80079b6:	3b01      	subs	r3, #1
 80079b8:	f109 0001 	add.w	r0, r9, #1
 80079bc:	4413      	add	r3, r2
 80079be:	2907      	cmp	r1, #7
 80079c0:	e9c5 0400 	strd	r0, r4, [r5]
 80079c4:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80079c8:	dd52      	ble.n	8007a70 <_vfprintf_r+0x1324>
 80079ca:	4651      	mov	r1, sl
 80079cc:	4658      	mov	r0, fp
 80079ce:	aa26      	add	r2, sp, #152	; 0x98
 80079d0:	f002 fa4d 	bl	8009e6e <__sprint_r>
 80079d4:	2800      	cmp	r0, #0
 80079d6:	d16f      	bne.n	8007ab8 <_vfprintf_r+0x136c>
 80079d8:	ad29      	add	r5, sp, #164	; 0xa4
 80079da:	ab22      	add	r3, sp, #136	; 0x88
 80079dc:	602b      	str	r3, [r5, #0]
 80079de:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80079e0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80079e2:	606b      	str	r3, [r5, #4]
 80079e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80079e6:	4413      	add	r3, r2
 80079e8:	9328      	str	r3, [sp, #160]	; 0xa0
 80079ea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80079ec:	3301      	adds	r3, #1
 80079ee:	2b07      	cmp	r3, #7
 80079f0:	9327      	str	r3, [sp, #156]	; 0x9c
 80079f2:	f73f adaf 	bgt.w	8007554 <_vfprintf_r+0xe08>
 80079f6:	f105 0408 	add.w	r4, r5, #8
 80079fa:	f7ff bac2 	b.w	8006f82 <_vfprintf_r+0x836>
 80079fe:	4651      	mov	r1, sl
 8007a00:	4658      	mov	r0, fp
 8007a02:	aa26      	add	r2, sp, #152	; 0x98
 8007a04:	f002 fa33 	bl	8009e6e <__sprint_r>
 8007a08:	2800      	cmp	r0, #0
 8007a0a:	d155      	bne.n	8007ab8 <_vfprintf_r+0x136c>
 8007a0c:	ad29      	add	r5, sp, #164	; 0xa4
 8007a0e:	e7c4      	b.n	800799a <_vfprintf_r+0x124e>
 8007a10:	2c00      	cmp	r4, #0
 8007a12:	dde2      	ble.n	80079da <_vfprintf_r+0x128e>
 8007a14:	f04f 0910 	mov.w	r9, #16
 8007a18:	4e5a      	ldr	r6, [pc, #360]	; (8007b84 <_vfprintf_r+0x1438>)
 8007a1a:	2c10      	cmp	r4, #16
 8007a1c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a20:	f105 0108 	add.w	r1, r5, #8
 8007a24:	f103 0301 	add.w	r3, r3, #1
 8007a28:	602e      	str	r6, [r5, #0]
 8007a2a:	dc07      	bgt.n	8007a3c <_vfprintf_r+0x12f0>
 8007a2c:	606c      	str	r4, [r5, #4]
 8007a2e:	2b07      	cmp	r3, #7
 8007a30:	4414      	add	r4, r2
 8007a32:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8007a36:	dcc8      	bgt.n	80079ca <_vfprintf_r+0x127e>
 8007a38:	460d      	mov	r5, r1
 8007a3a:	e7ce      	b.n	80079da <_vfprintf_r+0x128e>
 8007a3c:	3210      	adds	r2, #16
 8007a3e:	2b07      	cmp	r3, #7
 8007a40:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007a44:	f8c5 9004 	str.w	r9, [r5, #4]
 8007a48:	dd06      	ble.n	8007a58 <_vfprintf_r+0x130c>
 8007a4a:	4651      	mov	r1, sl
 8007a4c:	4658      	mov	r0, fp
 8007a4e:	aa26      	add	r2, sp, #152	; 0x98
 8007a50:	f002 fa0d 	bl	8009e6e <__sprint_r>
 8007a54:	bb80      	cbnz	r0, 8007ab8 <_vfprintf_r+0x136c>
 8007a56:	a929      	add	r1, sp, #164	; 0xa4
 8007a58:	460d      	mov	r5, r1
 8007a5a:	3c10      	subs	r4, #16
 8007a5c:	e7dd      	b.n	8007a1a <_vfprintf_r+0x12ce>
 8007a5e:	2201      	movs	r2, #1
 8007a60:	2b07      	cmp	r3, #7
 8007a62:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007a66:	f8c4 9000 	str.w	r9, [r4]
 8007a6a:	6062      	str	r2, [r4, #4]
 8007a6c:	ddb5      	ble.n	80079da <_vfprintf_r+0x128e>
 8007a6e:	e7ac      	b.n	80079ca <_vfprintf_r+0x127e>
 8007a70:	3508      	adds	r5, #8
 8007a72:	e7b2      	b.n	80079da <_vfprintf_r+0x128e>
 8007a74:	460c      	mov	r4, r1
 8007a76:	f7ff ba84 	b.w	8006f82 <_vfprintf_r+0x836>
 8007a7a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007a7e:	1a9d      	subs	r5, r3, r2
 8007a80:	2d00      	cmp	r5, #0
 8007a82:	f77f aa82 	ble.w	8006f8a <_vfprintf_r+0x83e>
 8007a86:	f04f 0810 	mov.w	r8, #16
 8007a8a:	4e3f      	ldr	r6, [pc, #252]	; (8007b88 <_vfprintf_r+0x143c>)
 8007a8c:	2d10      	cmp	r5, #16
 8007a8e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a92:	6026      	str	r6, [r4, #0]
 8007a94:	f103 0301 	add.w	r3, r3, #1
 8007a98:	dc17      	bgt.n	8007aca <_vfprintf_r+0x137e>
 8007a9a:	6065      	str	r5, [r4, #4]
 8007a9c:	2b07      	cmp	r3, #7
 8007a9e:	4415      	add	r5, r2
 8007aa0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007aa4:	f77f aa71 	ble.w	8006f8a <_vfprintf_r+0x83e>
 8007aa8:	4651      	mov	r1, sl
 8007aaa:	4658      	mov	r0, fp
 8007aac:	aa26      	add	r2, sp, #152	; 0x98
 8007aae:	f002 f9de 	bl	8009e6e <__sprint_r>
 8007ab2:	2800      	cmp	r0, #0
 8007ab4:	f43f aa69 	beq.w	8006f8a <_vfprintf_r+0x83e>
 8007ab8:	2f00      	cmp	r7, #0
 8007aba:	f43f a884 	beq.w	8006bc6 <_vfprintf_r+0x47a>
 8007abe:	4639      	mov	r1, r7
 8007ac0:	4658      	mov	r0, fp
 8007ac2:	f001 f91d 	bl	8008d00 <_free_r>
 8007ac6:	f7ff b87e 	b.w	8006bc6 <_vfprintf_r+0x47a>
 8007aca:	3210      	adds	r2, #16
 8007acc:	2b07      	cmp	r3, #7
 8007ace:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007ad2:	f8c4 8004 	str.w	r8, [r4, #4]
 8007ad6:	dc02      	bgt.n	8007ade <_vfprintf_r+0x1392>
 8007ad8:	3408      	adds	r4, #8
 8007ada:	3d10      	subs	r5, #16
 8007adc:	e7d6      	b.n	8007a8c <_vfprintf_r+0x1340>
 8007ade:	4651      	mov	r1, sl
 8007ae0:	4658      	mov	r0, fp
 8007ae2:	aa26      	add	r2, sp, #152	; 0x98
 8007ae4:	f002 f9c3 	bl	8009e6e <__sprint_r>
 8007ae8:	2800      	cmp	r0, #0
 8007aea:	d1e5      	bne.n	8007ab8 <_vfprintf_r+0x136c>
 8007aec:	ac29      	add	r4, sp, #164	; 0xa4
 8007aee:	e7f4      	b.n	8007ada <_vfprintf_r+0x138e>
 8007af0:	4639      	mov	r1, r7
 8007af2:	4658      	mov	r0, fp
 8007af4:	f001 f904 	bl	8008d00 <_free_r>
 8007af8:	f7ff ba5e 	b.w	8006fb8 <_vfprintf_r+0x86c>
 8007afc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007afe:	b91b      	cbnz	r3, 8007b08 <_vfprintf_r+0x13bc>
 8007b00:	2300      	movs	r3, #0
 8007b02:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b04:	f7ff b85f 	b.w	8006bc6 <_vfprintf_r+0x47a>
 8007b08:	4651      	mov	r1, sl
 8007b0a:	4658      	mov	r0, fp
 8007b0c:	aa26      	add	r2, sp, #152	; 0x98
 8007b0e:	f002 f9ae 	bl	8009e6e <__sprint_r>
 8007b12:	2800      	cmp	r0, #0
 8007b14:	d0f4      	beq.n	8007b00 <_vfprintf_r+0x13b4>
 8007b16:	f7ff b856 	b.w	8006bc6 <_vfprintf_r+0x47a>
 8007b1a:	ea56 0207 	orrs.w	r2, r6, r7
 8007b1e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8007b22:	f43f ab6a 	beq.w	80071fa <_vfprintf_r+0xaae>
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	f43f abff 	beq.w	800732a <_vfprintf_r+0xbde>
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007b32:	f43f ac47 	beq.w	80073c4 <_vfprintf_r+0xc78>
 8007b36:	08f2      	lsrs	r2, r6, #3
 8007b38:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8007b3c:	08f8      	lsrs	r0, r7, #3
 8007b3e:	f006 0307 	and.w	r3, r6, #7
 8007b42:	4607      	mov	r7, r0
 8007b44:	4616      	mov	r6, r2
 8007b46:	3330      	adds	r3, #48	; 0x30
 8007b48:	ea56 0207 	orrs.w	r2, r6, r7
 8007b4c:	4649      	mov	r1, r9
 8007b4e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8007b52:	d1f0      	bne.n	8007b36 <_vfprintf_r+0x13ea>
 8007b54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b56:	07d0      	lsls	r0, r2, #31
 8007b58:	d506      	bpl.n	8007b68 <_vfprintf_r+0x141c>
 8007b5a:	2b30      	cmp	r3, #48	; 0x30
 8007b5c:	d004      	beq.n	8007b68 <_vfprintf_r+0x141c>
 8007b5e:	2330      	movs	r3, #48	; 0x30
 8007b60:	f809 3c01 	strb.w	r3, [r9, #-1]
 8007b64:	f1a1 0902 	sub.w	r9, r1, #2
 8007b68:	2700      	movs	r7, #0
 8007b6a:	ab52      	add	r3, sp, #328	; 0x148
 8007b6c:	eba3 0309 	sub.w	r3, r3, r9
 8007b70:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8007b74:	9e07      	ldr	r6, [sp, #28]
 8007b76:	9307      	str	r3, [sp, #28]
 8007b78:	463d      	mov	r5, r7
 8007b7a:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8007b7e:	f7ff b942 	b.w	8006e06 <_vfprintf_r+0x6ba>
 8007b82:	bf00      	nop
 8007b84:	0800b4b8 	.word	0x0800b4b8
 8007b88:	0800b4a8 	.word	0x0800b4a8

08007b8c <__sbprintf>:
 8007b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b8e:	461f      	mov	r7, r3
 8007b90:	898b      	ldrh	r3, [r1, #12]
 8007b92:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8007b96:	f023 0302 	bic.w	r3, r3, #2
 8007b9a:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007b9e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8007ba0:	4615      	mov	r5, r2
 8007ba2:	9319      	str	r3, [sp, #100]	; 0x64
 8007ba4:	89cb      	ldrh	r3, [r1, #14]
 8007ba6:	4606      	mov	r6, r0
 8007ba8:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007bac:	69cb      	ldr	r3, [r1, #28]
 8007bae:	a816      	add	r0, sp, #88	; 0x58
 8007bb0:	9307      	str	r3, [sp, #28]
 8007bb2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8007bb4:	460c      	mov	r4, r1
 8007bb6:	9309      	str	r3, [sp, #36]	; 0x24
 8007bb8:	ab1a      	add	r3, sp, #104	; 0x68
 8007bba:	9300      	str	r3, [sp, #0]
 8007bbc:	9304      	str	r3, [sp, #16]
 8007bbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007bc2:	9302      	str	r3, [sp, #8]
 8007bc4:	9305      	str	r3, [sp, #20]
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	9306      	str	r3, [sp, #24]
 8007bca:	f001 fac7 	bl	800915c <__retarget_lock_init_recursive>
 8007bce:	462a      	mov	r2, r5
 8007bd0:	463b      	mov	r3, r7
 8007bd2:	4669      	mov	r1, sp
 8007bd4:	4630      	mov	r0, r6
 8007bd6:	f7fe fdb9 	bl	800674c <_vfprintf_r>
 8007bda:	1e05      	subs	r5, r0, #0
 8007bdc:	db07      	blt.n	8007bee <__sbprintf+0x62>
 8007bde:	4669      	mov	r1, sp
 8007be0:	4630      	mov	r0, r6
 8007be2:	f000 ff91 	bl	8008b08 <_fflush_r>
 8007be6:	2800      	cmp	r0, #0
 8007be8:	bf18      	it	ne
 8007bea:	f04f 35ff 	movne.w	r5, #4294967295
 8007bee:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8007bf2:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007bf4:	065b      	lsls	r3, r3, #25
 8007bf6:	bf42      	ittt	mi
 8007bf8:	89a3      	ldrhmi	r3, [r4, #12]
 8007bfa:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8007bfe:	81a3      	strhmi	r3, [r4, #12]
 8007c00:	f001 faad 	bl	800915e <__retarget_lock_close_recursive>
 8007c04:	4628      	mov	r0, r5
 8007c06:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8007c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007c0c <_vsnprintf_r>:
 8007c0c:	b530      	push	{r4, r5, lr}
 8007c0e:	1e14      	subs	r4, r2, #0
 8007c10:	4605      	mov	r5, r0
 8007c12:	b09b      	sub	sp, #108	; 0x6c
 8007c14:	4618      	mov	r0, r3
 8007c16:	da05      	bge.n	8007c24 <_vsnprintf_r+0x18>
 8007c18:	238b      	movs	r3, #139	; 0x8b
 8007c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c1e:	602b      	str	r3, [r5, #0]
 8007c20:	b01b      	add	sp, #108	; 0x6c
 8007c22:	bd30      	pop	{r4, r5, pc}
 8007c24:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007c28:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007c2c:	bf0c      	ite	eq
 8007c2e:	4623      	moveq	r3, r4
 8007c30:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007c34:	9302      	str	r3, [sp, #8]
 8007c36:	9305      	str	r3, [sp, #20]
 8007c38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	9100      	str	r1, [sp, #0]
 8007c40:	9104      	str	r1, [sp, #16]
 8007c42:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007c46:	4669      	mov	r1, sp
 8007c48:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007c4a:	4628      	mov	r0, r5
 8007c4c:	f7fd fb9a 	bl	8005384 <_svfprintf_r>
 8007c50:	1c43      	adds	r3, r0, #1
 8007c52:	bfbc      	itt	lt
 8007c54:	238b      	movlt	r3, #139	; 0x8b
 8007c56:	602b      	strlt	r3, [r5, #0]
 8007c58:	2c00      	cmp	r4, #0
 8007c5a:	d0e1      	beq.n	8007c20 <_vsnprintf_r+0x14>
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	9b00      	ldr	r3, [sp, #0]
 8007c60:	701a      	strb	r2, [r3, #0]
 8007c62:	e7dd      	b.n	8007c20 <_vsnprintf_r+0x14>

08007c64 <vsnprintf>:
 8007c64:	b507      	push	{r0, r1, r2, lr}
 8007c66:	9300      	str	r3, [sp, #0]
 8007c68:	4613      	mov	r3, r2
 8007c6a:	460a      	mov	r2, r1
 8007c6c:	4601      	mov	r1, r0
 8007c6e:	4803      	ldr	r0, [pc, #12]	; (8007c7c <vsnprintf+0x18>)
 8007c70:	6800      	ldr	r0, [r0, #0]
 8007c72:	f7ff ffcb 	bl	8007c0c <_vsnprintf_r>
 8007c76:	b003      	add	sp, #12
 8007c78:	f85d fb04 	ldr.w	pc, [sp], #4
 8007c7c:	2000002c 	.word	0x2000002c

08007c80 <__swsetup_r>:
 8007c80:	b538      	push	{r3, r4, r5, lr}
 8007c82:	4b2a      	ldr	r3, [pc, #168]	; (8007d2c <__swsetup_r+0xac>)
 8007c84:	4605      	mov	r5, r0
 8007c86:	6818      	ldr	r0, [r3, #0]
 8007c88:	460c      	mov	r4, r1
 8007c8a:	b118      	cbz	r0, 8007c94 <__swsetup_r+0x14>
 8007c8c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007c8e:	b90b      	cbnz	r3, 8007c94 <__swsetup_r+0x14>
 8007c90:	f000 ffa6 	bl	8008be0 <__sinit>
 8007c94:	89a3      	ldrh	r3, [r4, #12]
 8007c96:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c9a:	0718      	lsls	r0, r3, #28
 8007c9c:	d422      	bmi.n	8007ce4 <__swsetup_r+0x64>
 8007c9e:	06d9      	lsls	r1, r3, #27
 8007ca0:	d407      	bmi.n	8007cb2 <__swsetup_r+0x32>
 8007ca2:	2309      	movs	r3, #9
 8007ca4:	602b      	str	r3, [r5, #0]
 8007ca6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007caa:	f04f 30ff 	mov.w	r0, #4294967295
 8007cae:	81a3      	strh	r3, [r4, #12]
 8007cb0:	e034      	b.n	8007d1c <__swsetup_r+0x9c>
 8007cb2:	0758      	lsls	r0, r3, #29
 8007cb4:	d512      	bpl.n	8007cdc <__swsetup_r+0x5c>
 8007cb6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007cb8:	b141      	cbz	r1, 8007ccc <__swsetup_r+0x4c>
 8007cba:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8007cbe:	4299      	cmp	r1, r3
 8007cc0:	d002      	beq.n	8007cc8 <__swsetup_r+0x48>
 8007cc2:	4628      	mov	r0, r5
 8007cc4:	f001 f81c 	bl	8008d00 <_free_r>
 8007cc8:	2300      	movs	r3, #0
 8007cca:	6323      	str	r3, [r4, #48]	; 0x30
 8007ccc:	89a3      	ldrh	r3, [r4, #12]
 8007cce:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007cd2:	81a3      	strh	r3, [r4, #12]
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	6063      	str	r3, [r4, #4]
 8007cd8:	6923      	ldr	r3, [r4, #16]
 8007cda:	6023      	str	r3, [r4, #0]
 8007cdc:	89a3      	ldrh	r3, [r4, #12]
 8007cde:	f043 0308 	orr.w	r3, r3, #8
 8007ce2:	81a3      	strh	r3, [r4, #12]
 8007ce4:	6923      	ldr	r3, [r4, #16]
 8007ce6:	b94b      	cbnz	r3, 8007cfc <__swsetup_r+0x7c>
 8007ce8:	89a3      	ldrh	r3, [r4, #12]
 8007cea:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007cee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cf2:	d003      	beq.n	8007cfc <__swsetup_r+0x7c>
 8007cf4:	4621      	mov	r1, r4
 8007cf6:	4628      	mov	r0, r5
 8007cf8:	f001 fa60 	bl	80091bc <__smakebuf_r>
 8007cfc:	89a0      	ldrh	r0, [r4, #12]
 8007cfe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d02:	f010 0301 	ands.w	r3, r0, #1
 8007d06:	d00a      	beq.n	8007d1e <__swsetup_r+0x9e>
 8007d08:	2300      	movs	r3, #0
 8007d0a:	60a3      	str	r3, [r4, #8]
 8007d0c:	6963      	ldr	r3, [r4, #20]
 8007d0e:	425b      	negs	r3, r3
 8007d10:	61a3      	str	r3, [r4, #24]
 8007d12:	6923      	ldr	r3, [r4, #16]
 8007d14:	b943      	cbnz	r3, 8007d28 <__swsetup_r+0xa8>
 8007d16:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007d1a:	d1c4      	bne.n	8007ca6 <__swsetup_r+0x26>
 8007d1c:	bd38      	pop	{r3, r4, r5, pc}
 8007d1e:	0781      	lsls	r1, r0, #30
 8007d20:	bf58      	it	pl
 8007d22:	6963      	ldrpl	r3, [r4, #20]
 8007d24:	60a3      	str	r3, [r4, #8]
 8007d26:	e7f4      	b.n	8007d12 <__swsetup_r+0x92>
 8007d28:	2000      	movs	r0, #0
 8007d2a:	e7f7      	b.n	8007d1c <__swsetup_r+0x9c>
 8007d2c:	2000002c 	.word	0x2000002c

08007d30 <register_fini>:
 8007d30:	4b02      	ldr	r3, [pc, #8]	; (8007d3c <register_fini+0xc>)
 8007d32:	b113      	cbz	r3, 8007d3a <register_fini+0xa>
 8007d34:	4802      	ldr	r0, [pc, #8]	; (8007d40 <register_fini+0x10>)
 8007d36:	f000 b805 	b.w	8007d44 <atexit>
 8007d3a:	4770      	bx	lr
 8007d3c:	00000000 	.word	0x00000000
 8007d40:	08008c31 	.word	0x08008c31

08007d44 <atexit>:
 8007d44:	2300      	movs	r3, #0
 8007d46:	4601      	mov	r1, r0
 8007d48:	461a      	mov	r2, r3
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f002 bdde 	b.w	800a90c <__register_exitproc>

08007d50 <quorem>:
 8007d50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d54:	6903      	ldr	r3, [r0, #16]
 8007d56:	690c      	ldr	r4, [r1, #16]
 8007d58:	4607      	mov	r7, r0
 8007d5a:	42a3      	cmp	r3, r4
 8007d5c:	f2c0 8083 	blt.w	8007e66 <quorem+0x116>
 8007d60:	3c01      	subs	r4, #1
 8007d62:	f100 0514 	add.w	r5, r0, #20
 8007d66:	f101 0814 	add.w	r8, r1, #20
 8007d6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d6e:	9301      	str	r3, [sp, #4]
 8007d70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007d74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d78:	3301      	adds	r3, #1
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d80:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007d84:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d88:	d332      	bcc.n	8007df0 <quorem+0xa0>
 8007d8a:	f04f 0e00 	mov.w	lr, #0
 8007d8e:	4640      	mov	r0, r8
 8007d90:	46ac      	mov	ip, r5
 8007d92:	46f2      	mov	sl, lr
 8007d94:	f850 2b04 	ldr.w	r2, [r0], #4
 8007d98:	b293      	uxth	r3, r2
 8007d9a:	fb06 e303 	mla	r3, r6, r3, lr
 8007d9e:	0c12      	lsrs	r2, r2, #16
 8007da0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007da4:	fb06 e202 	mla	r2, r6, r2, lr
 8007da8:	b29b      	uxth	r3, r3
 8007daa:	ebaa 0303 	sub.w	r3, sl, r3
 8007dae:	f8dc a000 	ldr.w	sl, [ip]
 8007db2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007db6:	fa1f fa8a 	uxth.w	sl, sl
 8007dba:	4453      	add	r3, sl
 8007dbc:	fa1f fa82 	uxth.w	sl, r2
 8007dc0:	f8dc 2000 	ldr.w	r2, [ip]
 8007dc4:	4581      	cmp	r9, r0
 8007dc6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007dca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007dd4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007dd8:	f84c 3b04 	str.w	r3, [ip], #4
 8007ddc:	d2da      	bcs.n	8007d94 <quorem+0x44>
 8007dde:	f855 300b 	ldr.w	r3, [r5, fp]
 8007de2:	b92b      	cbnz	r3, 8007df0 <quorem+0xa0>
 8007de4:	9b01      	ldr	r3, [sp, #4]
 8007de6:	3b04      	subs	r3, #4
 8007de8:	429d      	cmp	r5, r3
 8007dea:	461a      	mov	r2, r3
 8007dec:	d32f      	bcc.n	8007e4e <quorem+0xfe>
 8007dee:	613c      	str	r4, [r7, #16]
 8007df0:	4638      	mov	r0, r7
 8007df2:	f001 fc85 	bl	8009700 <__mcmp>
 8007df6:	2800      	cmp	r0, #0
 8007df8:	db25      	blt.n	8007e46 <quorem+0xf6>
 8007dfa:	4628      	mov	r0, r5
 8007dfc:	f04f 0c00 	mov.w	ip, #0
 8007e00:	3601      	adds	r6, #1
 8007e02:	f858 1b04 	ldr.w	r1, [r8], #4
 8007e06:	f8d0 e000 	ldr.w	lr, [r0]
 8007e0a:	b28b      	uxth	r3, r1
 8007e0c:	ebac 0303 	sub.w	r3, ip, r3
 8007e10:	fa1f f28e 	uxth.w	r2, lr
 8007e14:	4413      	add	r3, r2
 8007e16:	0c0a      	lsrs	r2, r1, #16
 8007e18:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007e1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e26:	45c1      	cmp	r9, r8
 8007e28:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007e2c:	f840 3b04 	str.w	r3, [r0], #4
 8007e30:	d2e7      	bcs.n	8007e02 <quorem+0xb2>
 8007e32:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e3a:	b922      	cbnz	r2, 8007e46 <quorem+0xf6>
 8007e3c:	3b04      	subs	r3, #4
 8007e3e:	429d      	cmp	r5, r3
 8007e40:	461a      	mov	r2, r3
 8007e42:	d30a      	bcc.n	8007e5a <quorem+0x10a>
 8007e44:	613c      	str	r4, [r7, #16]
 8007e46:	4630      	mov	r0, r6
 8007e48:	b003      	add	sp, #12
 8007e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e4e:	6812      	ldr	r2, [r2, #0]
 8007e50:	3b04      	subs	r3, #4
 8007e52:	2a00      	cmp	r2, #0
 8007e54:	d1cb      	bne.n	8007dee <quorem+0x9e>
 8007e56:	3c01      	subs	r4, #1
 8007e58:	e7c6      	b.n	8007de8 <quorem+0x98>
 8007e5a:	6812      	ldr	r2, [r2, #0]
 8007e5c:	3b04      	subs	r3, #4
 8007e5e:	2a00      	cmp	r2, #0
 8007e60:	d1f0      	bne.n	8007e44 <quorem+0xf4>
 8007e62:	3c01      	subs	r4, #1
 8007e64:	e7eb      	b.n	8007e3e <quorem+0xee>
 8007e66:	2000      	movs	r0, #0
 8007e68:	e7ee      	b.n	8007e48 <quorem+0xf8>
 8007e6a:	0000      	movs	r0, r0
 8007e6c:	0000      	movs	r0, r0
	...

08007e70 <_dtoa_r>:
 8007e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e74:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8007e76:	b097      	sub	sp, #92	; 0x5c
 8007e78:	4681      	mov	r9, r0
 8007e7a:	4614      	mov	r4, r2
 8007e7c:	461d      	mov	r5, r3
 8007e7e:	4692      	mov	sl, r2
 8007e80:	469b      	mov	fp, r3
 8007e82:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8007e84:	b149      	cbz	r1, 8007e9a <_dtoa_r+0x2a>
 8007e86:	2301      	movs	r3, #1
 8007e88:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007e8a:	4093      	lsls	r3, r2
 8007e8c:	608b      	str	r3, [r1, #8]
 8007e8e:	604a      	str	r2, [r1, #4]
 8007e90:	f001 fa2f 	bl	80092f2 <_Bfree>
 8007e94:	2300      	movs	r3, #0
 8007e96:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8007e9a:	1e2b      	subs	r3, r5, #0
 8007e9c:	bfad      	iteet	ge
 8007e9e:	2300      	movge	r3, #0
 8007ea0:	2201      	movlt	r2, #1
 8007ea2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007ea6:	6033      	strge	r3, [r6, #0]
 8007ea8:	4ba3      	ldr	r3, [pc, #652]	; (8008138 <_dtoa_r+0x2c8>)
 8007eaa:	bfb8      	it	lt
 8007eac:	6032      	strlt	r2, [r6, #0]
 8007eae:	ea33 030b 	bics.w	r3, r3, fp
 8007eb2:	f8cd b00c 	str.w	fp, [sp, #12]
 8007eb6:	d119      	bne.n	8007eec <_dtoa_r+0x7c>
 8007eb8:	f242 730f 	movw	r3, #9999	; 0x270f
 8007ebc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007ebe:	6013      	str	r3, [r2, #0]
 8007ec0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ec4:	4323      	orrs	r3, r4
 8007ec6:	f000 857b 	beq.w	80089c0 <_dtoa_r+0xb50>
 8007eca:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007ecc:	b90b      	cbnz	r3, 8007ed2 <_dtoa_r+0x62>
 8007ece:	4b9b      	ldr	r3, [pc, #620]	; (800813c <_dtoa_r+0x2cc>)
 8007ed0:	e020      	b.n	8007f14 <_dtoa_r+0xa4>
 8007ed2:	4b9a      	ldr	r3, [pc, #616]	; (800813c <_dtoa_r+0x2cc>)
 8007ed4:	9306      	str	r3, [sp, #24]
 8007ed6:	3303      	adds	r3, #3
 8007ed8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007eda:	6013      	str	r3, [r2, #0]
 8007edc:	9806      	ldr	r0, [sp, #24]
 8007ede:	b017      	add	sp, #92	; 0x5c
 8007ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee4:	4b96      	ldr	r3, [pc, #600]	; (8008140 <_dtoa_r+0x2d0>)
 8007ee6:	9306      	str	r3, [sp, #24]
 8007ee8:	3308      	adds	r3, #8
 8007eea:	e7f5      	b.n	8007ed8 <_dtoa_r+0x68>
 8007eec:	2200      	movs	r2, #0
 8007eee:	2300      	movs	r3, #0
 8007ef0:	4650      	mov	r0, sl
 8007ef2:	4659      	mov	r1, fp
 8007ef4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8007ef8:	f7f8 fd56 	bl	80009a8 <__aeabi_dcmpeq>
 8007efc:	4607      	mov	r7, r0
 8007efe:	b158      	cbz	r0, 8007f18 <_dtoa_r+0xa8>
 8007f00:	2301      	movs	r3, #1
 8007f02:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007f04:	6013      	str	r3, [r2, #0]
 8007f06:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	f000 8556 	beq.w	80089ba <_dtoa_r+0xb4a>
 8007f0e:	488d      	ldr	r0, [pc, #564]	; (8008144 <_dtoa_r+0x2d4>)
 8007f10:	6018      	str	r0, [r3, #0]
 8007f12:	1e43      	subs	r3, r0, #1
 8007f14:	9306      	str	r3, [sp, #24]
 8007f16:	e7e1      	b.n	8007edc <_dtoa_r+0x6c>
 8007f18:	ab14      	add	r3, sp, #80	; 0x50
 8007f1a:	9301      	str	r3, [sp, #4]
 8007f1c:	ab15      	add	r3, sp, #84	; 0x54
 8007f1e:	9300      	str	r3, [sp, #0]
 8007f20:	4648      	mov	r0, r9
 8007f22:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007f26:	f001 fc97 	bl	8009858 <__d2b>
 8007f2a:	9b03      	ldr	r3, [sp, #12]
 8007f2c:	4680      	mov	r8, r0
 8007f2e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8007f32:	2e00      	cmp	r6, #0
 8007f34:	d07f      	beq.n	8008036 <_dtoa_r+0x1c6>
 8007f36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007f3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f3c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8007f40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f44:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007f48:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007f4c:	9713      	str	r7, [sp, #76]	; 0x4c
 8007f4e:	2200      	movs	r2, #0
 8007f50:	4b7d      	ldr	r3, [pc, #500]	; (8008148 <_dtoa_r+0x2d8>)
 8007f52:	f7f8 f909 	bl	8000168 <__aeabi_dsub>
 8007f56:	a372      	add	r3, pc, #456	; (adr r3, 8008120 <_dtoa_r+0x2b0>)
 8007f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5c:	f7f8 fabc 	bl	80004d8 <__aeabi_dmul>
 8007f60:	a371      	add	r3, pc, #452	; (adr r3, 8008128 <_dtoa_r+0x2b8>)
 8007f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f66:	f7f8 f901 	bl	800016c <__adddf3>
 8007f6a:	4604      	mov	r4, r0
 8007f6c:	4630      	mov	r0, r6
 8007f6e:	460d      	mov	r5, r1
 8007f70:	f7f8 fa48 	bl	8000404 <__aeabi_i2d>
 8007f74:	a36e      	add	r3, pc, #440	; (adr r3, 8008130 <_dtoa_r+0x2c0>)
 8007f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f7a:	f7f8 faad 	bl	80004d8 <__aeabi_dmul>
 8007f7e:	4602      	mov	r2, r0
 8007f80:	460b      	mov	r3, r1
 8007f82:	4620      	mov	r0, r4
 8007f84:	4629      	mov	r1, r5
 8007f86:	f7f8 f8f1 	bl	800016c <__adddf3>
 8007f8a:	4604      	mov	r4, r0
 8007f8c:	460d      	mov	r5, r1
 8007f8e:	f7f8 fd53 	bl	8000a38 <__aeabi_d2iz>
 8007f92:	2200      	movs	r2, #0
 8007f94:	9003      	str	r0, [sp, #12]
 8007f96:	2300      	movs	r3, #0
 8007f98:	4620      	mov	r0, r4
 8007f9a:	4629      	mov	r1, r5
 8007f9c:	f7f8 fd0e 	bl	80009bc <__aeabi_dcmplt>
 8007fa0:	b150      	cbz	r0, 8007fb8 <_dtoa_r+0x148>
 8007fa2:	9803      	ldr	r0, [sp, #12]
 8007fa4:	f7f8 fa2e 	bl	8000404 <__aeabi_i2d>
 8007fa8:	4622      	mov	r2, r4
 8007faa:	462b      	mov	r3, r5
 8007fac:	f7f8 fcfc 	bl	80009a8 <__aeabi_dcmpeq>
 8007fb0:	b910      	cbnz	r0, 8007fb8 <_dtoa_r+0x148>
 8007fb2:	9b03      	ldr	r3, [sp, #12]
 8007fb4:	3b01      	subs	r3, #1
 8007fb6:	9303      	str	r3, [sp, #12]
 8007fb8:	9b03      	ldr	r3, [sp, #12]
 8007fba:	2b16      	cmp	r3, #22
 8007fbc:	d858      	bhi.n	8008070 <_dtoa_r+0x200>
 8007fbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007fc2:	9a03      	ldr	r2, [sp, #12]
 8007fc4:	4b61      	ldr	r3, [pc, #388]	; (800814c <_dtoa_r+0x2dc>)
 8007fc6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fce:	f7f8 fcf5 	bl	80009bc <__aeabi_dcmplt>
 8007fd2:	2800      	cmp	r0, #0
 8007fd4:	d04e      	beq.n	8008074 <_dtoa_r+0x204>
 8007fd6:	9b03      	ldr	r3, [sp, #12]
 8007fd8:	3b01      	subs	r3, #1
 8007fda:	9303      	str	r3, [sp, #12]
 8007fdc:	2300      	movs	r3, #0
 8007fde:	930f      	str	r3, [sp, #60]	; 0x3c
 8007fe0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007fe2:	1b9e      	subs	r6, r3, r6
 8007fe4:	1e73      	subs	r3, r6, #1
 8007fe6:	9309      	str	r3, [sp, #36]	; 0x24
 8007fe8:	bf49      	itett	mi
 8007fea:	f1c6 0301 	rsbmi	r3, r6, #1
 8007fee:	2300      	movpl	r3, #0
 8007ff0:	9308      	strmi	r3, [sp, #32]
 8007ff2:	2300      	movmi	r3, #0
 8007ff4:	bf54      	ite	pl
 8007ff6:	9308      	strpl	r3, [sp, #32]
 8007ff8:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007ffa:	9b03      	ldr	r3, [sp, #12]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	db3b      	blt.n	8008078 <_dtoa_r+0x208>
 8008000:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008002:	9a03      	ldr	r2, [sp, #12]
 8008004:	4413      	add	r3, r2
 8008006:	9309      	str	r3, [sp, #36]	; 0x24
 8008008:	2300      	movs	r3, #0
 800800a:	920e      	str	r2, [sp, #56]	; 0x38
 800800c:	930a      	str	r3, [sp, #40]	; 0x28
 800800e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008010:	2b09      	cmp	r3, #9
 8008012:	d86b      	bhi.n	80080ec <_dtoa_r+0x27c>
 8008014:	2b05      	cmp	r3, #5
 8008016:	bfc4      	itt	gt
 8008018:	3b04      	subgt	r3, #4
 800801a:	9320      	strgt	r3, [sp, #128]	; 0x80
 800801c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800801e:	bfc8      	it	gt
 8008020:	2400      	movgt	r4, #0
 8008022:	f1a3 0302 	sub.w	r3, r3, #2
 8008026:	bfd8      	it	le
 8008028:	2401      	movle	r4, #1
 800802a:	2b03      	cmp	r3, #3
 800802c:	d869      	bhi.n	8008102 <_dtoa_r+0x292>
 800802e:	e8df f003 	tbb	[pc, r3]
 8008032:	392c      	.short	0x392c
 8008034:	5b37      	.short	0x5b37
 8008036:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800803a:	441e      	add	r6, r3
 800803c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8008040:	2b20      	cmp	r3, #32
 8008042:	dd10      	ble.n	8008066 <_dtoa_r+0x1f6>
 8008044:	9a03      	ldr	r2, [sp, #12]
 8008046:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800804a:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800804e:	409a      	lsls	r2, r3
 8008050:	fa24 f000 	lsr.w	r0, r4, r0
 8008054:	4310      	orrs	r0, r2
 8008056:	f7f8 f9c5 	bl	80003e4 <__aeabi_ui2d>
 800805a:	2301      	movs	r3, #1
 800805c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008060:	3e01      	subs	r6, #1
 8008062:	9313      	str	r3, [sp, #76]	; 0x4c
 8008064:	e773      	b.n	8007f4e <_dtoa_r+0xde>
 8008066:	f1c3 0320 	rsb	r3, r3, #32
 800806a:	fa04 f003 	lsl.w	r0, r4, r3
 800806e:	e7f2      	b.n	8008056 <_dtoa_r+0x1e6>
 8008070:	2301      	movs	r3, #1
 8008072:	e7b4      	b.n	8007fde <_dtoa_r+0x16e>
 8008074:	900f      	str	r0, [sp, #60]	; 0x3c
 8008076:	e7b3      	b.n	8007fe0 <_dtoa_r+0x170>
 8008078:	9b08      	ldr	r3, [sp, #32]
 800807a:	9a03      	ldr	r2, [sp, #12]
 800807c:	1a9b      	subs	r3, r3, r2
 800807e:	9308      	str	r3, [sp, #32]
 8008080:	4253      	negs	r3, r2
 8008082:	930a      	str	r3, [sp, #40]	; 0x28
 8008084:	2300      	movs	r3, #0
 8008086:	930e      	str	r3, [sp, #56]	; 0x38
 8008088:	e7c1      	b.n	800800e <_dtoa_r+0x19e>
 800808a:	2300      	movs	r3, #0
 800808c:	930b      	str	r3, [sp, #44]	; 0x2c
 800808e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008090:	2b00      	cmp	r3, #0
 8008092:	dc39      	bgt.n	8008108 <_dtoa_r+0x298>
 8008094:	2301      	movs	r3, #1
 8008096:	461a      	mov	r2, r3
 8008098:	9304      	str	r3, [sp, #16]
 800809a:	9307      	str	r3, [sp, #28]
 800809c:	9221      	str	r2, [sp, #132]	; 0x84
 800809e:	e00c      	b.n	80080ba <_dtoa_r+0x24a>
 80080a0:	2301      	movs	r3, #1
 80080a2:	e7f3      	b.n	800808c <_dtoa_r+0x21c>
 80080a4:	2300      	movs	r3, #0
 80080a6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80080a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80080aa:	9b03      	ldr	r3, [sp, #12]
 80080ac:	4413      	add	r3, r2
 80080ae:	9304      	str	r3, [sp, #16]
 80080b0:	3301      	adds	r3, #1
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	9307      	str	r3, [sp, #28]
 80080b6:	bfb8      	it	lt
 80080b8:	2301      	movlt	r3, #1
 80080ba:	2200      	movs	r2, #0
 80080bc:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 80080c0:	2204      	movs	r2, #4
 80080c2:	f102 0014 	add.w	r0, r2, #20
 80080c6:	4298      	cmp	r0, r3
 80080c8:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 80080cc:	d920      	bls.n	8008110 <_dtoa_r+0x2a0>
 80080ce:	4648      	mov	r0, r9
 80080d0:	f001 f8ea 	bl	80092a8 <_Balloc>
 80080d4:	9006      	str	r0, [sp, #24]
 80080d6:	2800      	cmp	r0, #0
 80080d8:	d13e      	bne.n	8008158 <_dtoa_r+0x2e8>
 80080da:	4602      	mov	r2, r0
 80080dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80080e0:	4b1b      	ldr	r3, [pc, #108]	; (8008150 <_dtoa_r+0x2e0>)
 80080e2:	481c      	ldr	r0, [pc, #112]	; (8008154 <_dtoa_r+0x2e4>)
 80080e4:	f002 fc52 	bl	800a98c <__assert_func>
 80080e8:	2301      	movs	r3, #1
 80080ea:	e7dc      	b.n	80080a6 <_dtoa_r+0x236>
 80080ec:	2401      	movs	r4, #1
 80080ee:	2300      	movs	r3, #0
 80080f0:	940b      	str	r4, [sp, #44]	; 0x2c
 80080f2:	9320      	str	r3, [sp, #128]	; 0x80
 80080f4:	f04f 33ff 	mov.w	r3, #4294967295
 80080f8:	2200      	movs	r2, #0
 80080fa:	9304      	str	r3, [sp, #16]
 80080fc:	9307      	str	r3, [sp, #28]
 80080fe:	2312      	movs	r3, #18
 8008100:	e7cc      	b.n	800809c <_dtoa_r+0x22c>
 8008102:	2301      	movs	r3, #1
 8008104:	930b      	str	r3, [sp, #44]	; 0x2c
 8008106:	e7f5      	b.n	80080f4 <_dtoa_r+0x284>
 8008108:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800810a:	9304      	str	r3, [sp, #16]
 800810c:	9307      	str	r3, [sp, #28]
 800810e:	e7d4      	b.n	80080ba <_dtoa_r+0x24a>
 8008110:	3101      	adds	r1, #1
 8008112:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008116:	0052      	lsls	r2, r2, #1
 8008118:	e7d3      	b.n	80080c2 <_dtoa_r+0x252>
 800811a:	bf00      	nop
 800811c:	f3af 8000 	nop.w
 8008120:	636f4361 	.word	0x636f4361
 8008124:	3fd287a7 	.word	0x3fd287a7
 8008128:	8b60c8b3 	.word	0x8b60c8b3
 800812c:	3fc68a28 	.word	0x3fc68a28
 8008130:	509f79fb 	.word	0x509f79fb
 8008134:	3fd34413 	.word	0x3fd34413
 8008138:	7ff00000 	.word	0x7ff00000
 800813c:	0800b4c8 	.word	0x0800b4c8
 8008140:	0800b4cc 	.word	0x0800b4cc
 8008144:	0800b487 	.word	0x0800b487
 8008148:	3ff80000 	.word	0x3ff80000
 800814c:	0800b5d0 	.word	0x0800b5d0
 8008150:	0800b4d5 	.word	0x0800b4d5
 8008154:	0800b4e6 	.word	0x0800b4e6
 8008158:	9b06      	ldr	r3, [sp, #24]
 800815a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800815e:	9b07      	ldr	r3, [sp, #28]
 8008160:	2b0e      	cmp	r3, #14
 8008162:	f200 80a1 	bhi.w	80082a8 <_dtoa_r+0x438>
 8008166:	2c00      	cmp	r4, #0
 8008168:	f000 809e 	beq.w	80082a8 <_dtoa_r+0x438>
 800816c:	9b03      	ldr	r3, [sp, #12]
 800816e:	2b00      	cmp	r3, #0
 8008170:	dd34      	ble.n	80081dc <_dtoa_r+0x36c>
 8008172:	4a96      	ldr	r2, [pc, #600]	; (80083cc <_dtoa_r+0x55c>)
 8008174:	f003 030f 	and.w	r3, r3, #15
 8008178:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800817c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008180:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008184:	9b03      	ldr	r3, [sp, #12]
 8008186:	05d8      	lsls	r0, r3, #23
 8008188:	ea4f 1523 	mov.w	r5, r3, asr #4
 800818c:	d516      	bpl.n	80081bc <_dtoa_r+0x34c>
 800818e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008192:	4b8f      	ldr	r3, [pc, #572]	; (80083d0 <_dtoa_r+0x560>)
 8008194:	2603      	movs	r6, #3
 8008196:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800819a:	f7f8 fac7 	bl	800072c <__aeabi_ddiv>
 800819e:	4682      	mov	sl, r0
 80081a0:	468b      	mov	fp, r1
 80081a2:	f005 050f 	and.w	r5, r5, #15
 80081a6:	4c8a      	ldr	r4, [pc, #552]	; (80083d0 <_dtoa_r+0x560>)
 80081a8:	b955      	cbnz	r5, 80081c0 <_dtoa_r+0x350>
 80081aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80081ae:	4650      	mov	r0, sl
 80081b0:	4659      	mov	r1, fp
 80081b2:	f7f8 fabb 	bl	800072c <__aeabi_ddiv>
 80081b6:	4682      	mov	sl, r0
 80081b8:	468b      	mov	fp, r1
 80081ba:	e028      	b.n	800820e <_dtoa_r+0x39e>
 80081bc:	2602      	movs	r6, #2
 80081be:	e7f2      	b.n	80081a6 <_dtoa_r+0x336>
 80081c0:	07e9      	lsls	r1, r5, #31
 80081c2:	d508      	bpl.n	80081d6 <_dtoa_r+0x366>
 80081c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80081c8:	e9d4 2300 	ldrd	r2, r3, [r4]
 80081cc:	f7f8 f984 	bl	80004d8 <__aeabi_dmul>
 80081d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80081d4:	3601      	adds	r6, #1
 80081d6:	106d      	asrs	r5, r5, #1
 80081d8:	3408      	adds	r4, #8
 80081da:	e7e5      	b.n	80081a8 <_dtoa_r+0x338>
 80081dc:	f000 809f 	beq.w	800831e <_dtoa_r+0x4ae>
 80081e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80081e4:	9b03      	ldr	r3, [sp, #12]
 80081e6:	2602      	movs	r6, #2
 80081e8:	425c      	negs	r4, r3
 80081ea:	4b78      	ldr	r3, [pc, #480]	; (80083cc <_dtoa_r+0x55c>)
 80081ec:	f004 020f 	and.w	r2, r4, #15
 80081f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f8:	f7f8 f96e 	bl	80004d8 <__aeabi_dmul>
 80081fc:	2300      	movs	r3, #0
 80081fe:	4682      	mov	sl, r0
 8008200:	468b      	mov	fp, r1
 8008202:	4d73      	ldr	r5, [pc, #460]	; (80083d0 <_dtoa_r+0x560>)
 8008204:	1124      	asrs	r4, r4, #4
 8008206:	2c00      	cmp	r4, #0
 8008208:	d17e      	bne.n	8008308 <_dtoa_r+0x498>
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1d3      	bne.n	80081b6 <_dtoa_r+0x346>
 800820e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008210:	2b00      	cmp	r3, #0
 8008212:	f000 8086 	beq.w	8008322 <_dtoa_r+0x4b2>
 8008216:	2200      	movs	r2, #0
 8008218:	4650      	mov	r0, sl
 800821a:	4659      	mov	r1, fp
 800821c:	4b6d      	ldr	r3, [pc, #436]	; (80083d4 <_dtoa_r+0x564>)
 800821e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8008222:	f7f8 fbcb 	bl	80009bc <__aeabi_dcmplt>
 8008226:	2800      	cmp	r0, #0
 8008228:	d07b      	beq.n	8008322 <_dtoa_r+0x4b2>
 800822a:	9b07      	ldr	r3, [sp, #28]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d078      	beq.n	8008322 <_dtoa_r+0x4b2>
 8008230:	9b04      	ldr	r3, [sp, #16]
 8008232:	2b00      	cmp	r3, #0
 8008234:	dd36      	ble.n	80082a4 <_dtoa_r+0x434>
 8008236:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800823a:	9b03      	ldr	r3, [sp, #12]
 800823c:	2200      	movs	r2, #0
 800823e:	1e5d      	subs	r5, r3, #1
 8008240:	4b65      	ldr	r3, [pc, #404]	; (80083d8 <_dtoa_r+0x568>)
 8008242:	f7f8 f949 	bl	80004d8 <__aeabi_dmul>
 8008246:	4682      	mov	sl, r0
 8008248:	468b      	mov	fp, r1
 800824a:	9c04      	ldr	r4, [sp, #16]
 800824c:	3601      	adds	r6, #1
 800824e:	4630      	mov	r0, r6
 8008250:	f7f8 f8d8 	bl	8000404 <__aeabi_i2d>
 8008254:	4652      	mov	r2, sl
 8008256:	465b      	mov	r3, fp
 8008258:	f7f8 f93e 	bl	80004d8 <__aeabi_dmul>
 800825c:	2200      	movs	r2, #0
 800825e:	4b5f      	ldr	r3, [pc, #380]	; (80083dc <_dtoa_r+0x56c>)
 8008260:	f7f7 ff84 	bl	800016c <__adddf3>
 8008264:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008268:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800826c:	9611      	str	r6, [sp, #68]	; 0x44
 800826e:	2c00      	cmp	r4, #0
 8008270:	d15a      	bne.n	8008328 <_dtoa_r+0x4b8>
 8008272:	2200      	movs	r2, #0
 8008274:	4650      	mov	r0, sl
 8008276:	4659      	mov	r1, fp
 8008278:	4b59      	ldr	r3, [pc, #356]	; (80083e0 <_dtoa_r+0x570>)
 800827a:	f7f7 ff75 	bl	8000168 <__aeabi_dsub>
 800827e:	4633      	mov	r3, r6
 8008280:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008282:	4682      	mov	sl, r0
 8008284:	468b      	mov	fp, r1
 8008286:	f7f8 fbb7 	bl	80009f8 <__aeabi_dcmpgt>
 800828a:	2800      	cmp	r0, #0
 800828c:	f040 828b 	bne.w	80087a6 <_dtoa_r+0x936>
 8008290:	4650      	mov	r0, sl
 8008292:	4659      	mov	r1, fp
 8008294:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008296:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800829a:	f7f8 fb8f 	bl	80009bc <__aeabi_dcmplt>
 800829e:	2800      	cmp	r0, #0
 80082a0:	f040 827f 	bne.w	80087a2 <_dtoa_r+0x932>
 80082a4:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 80082a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	f2c0 814d 	blt.w	800854a <_dtoa_r+0x6da>
 80082b0:	9a03      	ldr	r2, [sp, #12]
 80082b2:	2a0e      	cmp	r2, #14
 80082b4:	f300 8149 	bgt.w	800854a <_dtoa_r+0x6da>
 80082b8:	4b44      	ldr	r3, [pc, #272]	; (80083cc <_dtoa_r+0x55c>)
 80082ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082be:	e9d3 3400 	ldrd	r3, r4, [r3]
 80082c2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80082c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	f280 80d6 	bge.w	800847a <_dtoa_r+0x60a>
 80082ce:	9b07      	ldr	r3, [sp, #28]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	f300 80d2 	bgt.w	800847a <_dtoa_r+0x60a>
 80082d6:	f040 8263 	bne.w	80087a0 <_dtoa_r+0x930>
 80082da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082de:	2200      	movs	r2, #0
 80082e0:	4b3f      	ldr	r3, [pc, #252]	; (80083e0 <_dtoa_r+0x570>)
 80082e2:	f7f8 f8f9 	bl	80004d8 <__aeabi_dmul>
 80082e6:	4652      	mov	r2, sl
 80082e8:	465b      	mov	r3, fp
 80082ea:	f7f8 fb7b 	bl	80009e4 <__aeabi_dcmpge>
 80082ee:	9c07      	ldr	r4, [sp, #28]
 80082f0:	4625      	mov	r5, r4
 80082f2:	2800      	cmp	r0, #0
 80082f4:	f040 823c 	bne.w	8008770 <_dtoa_r+0x900>
 80082f8:	2331      	movs	r3, #49	; 0x31
 80082fa:	9e06      	ldr	r6, [sp, #24]
 80082fc:	f806 3b01 	strb.w	r3, [r6], #1
 8008300:	9b03      	ldr	r3, [sp, #12]
 8008302:	3301      	adds	r3, #1
 8008304:	9303      	str	r3, [sp, #12]
 8008306:	e237      	b.n	8008778 <_dtoa_r+0x908>
 8008308:	07e2      	lsls	r2, r4, #31
 800830a:	d505      	bpl.n	8008318 <_dtoa_r+0x4a8>
 800830c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008310:	f7f8 f8e2 	bl	80004d8 <__aeabi_dmul>
 8008314:	2301      	movs	r3, #1
 8008316:	3601      	adds	r6, #1
 8008318:	1064      	asrs	r4, r4, #1
 800831a:	3508      	adds	r5, #8
 800831c:	e773      	b.n	8008206 <_dtoa_r+0x396>
 800831e:	2602      	movs	r6, #2
 8008320:	e775      	b.n	800820e <_dtoa_r+0x39e>
 8008322:	9d03      	ldr	r5, [sp, #12]
 8008324:	9c07      	ldr	r4, [sp, #28]
 8008326:	e792      	b.n	800824e <_dtoa_r+0x3de>
 8008328:	9906      	ldr	r1, [sp, #24]
 800832a:	4b28      	ldr	r3, [pc, #160]	; (80083cc <_dtoa_r+0x55c>)
 800832c:	4421      	add	r1, r4
 800832e:	9112      	str	r1, [sp, #72]	; 0x48
 8008330:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008332:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008336:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800833a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800833e:	2900      	cmp	r1, #0
 8008340:	d052      	beq.n	80083e8 <_dtoa_r+0x578>
 8008342:	2000      	movs	r0, #0
 8008344:	4927      	ldr	r1, [pc, #156]	; (80083e4 <_dtoa_r+0x574>)
 8008346:	f7f8 f9f1 	bl	800072c <__aeabi_ddiv>
 800834a:	4632      	mov	r2, r6
 800834c:	463b      	mov	r3, r7
 800834e:	f7f7 ff0b 	bl	8000168 <__aeabi_dsub>
 8008352:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008356:	9e06      	ldr	r6, [sp, #24]
 8008358:	4659      	mov	r1, fp
 800835a:	4650      	mov	r0, sl
 800835c:	f7f8 fb6c 	bl	8000a38 <__aeabi_d2iz>
 8008360:	4604      	mov	r4, r0
 8008362:	f7f8 f84f 	bl	8000404 <__aeabi_i2d>
 8008366:	4602      	mov	r2, r0
 8008368:	460b      	mov	r3, r1
 800836a:	4650      	mov	r0, sl
 800836c:	4659      	mov	r1, fp
 800836e:	f7f7 fefb 	bl	8000168 <__aeabi_dsub>
 8008372:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008376:	3430      	adds	r4, #48	; 0x30
 8008378:	f806 4b01 	strb.w	r4, [r6], #1
 800837c:	4682      	mov	sl, r0
 800837e:	468b      	mov	fp, r1
 8008380:	f7f8 fb1c 	bl	80009bc <__aeabi_dcmplt>
 8008384:	2800      	cmp	r0, #0
 8008386:	d170      	bne.n	800846a <_dtoa_r+0x5fa>
 8008388:	4652      	mov	r2, sl
 800838a:	465b      	mov	r3, fp
 800838c:	2000      	movs	r0, #0
 800838e:	4911      	ldr	r1, [pc, #68]	; (80083d4 <_dtoa_r+0x564>)
 8008390:	f7f7 feea 	bl	8000168 <__aeabi_dsub>
 8008394:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008398:	f7f8 fb10 	bl	80009bc <__aeabi_dcmplt>
 800839c:	2800      	cmp	r0, #0
 800839e:	f040 80b6 	bne.w	800850e <_dtoa_r+0x69e>
 80083a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80083a4:	429e      	cmp	r6, r3
 80083a6:	f43f af7d 	beq.w	80082a4 <_dtoa_r+0x434>
 80083aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80083ae:	2200      	movs	r2, #0
 80083b0:	4b09      	ldr	r3, [pc, #36]	; (80083d8 <_dtoa_r+0x568>)
 80083b2:	f7f8 f891 	bl	80004d8 <__aeabi_dmul>
 80083b6:	2200      	movs	r2, #0
 80083b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80083bc:	4b06      	ldr	r3, [pc, #24]	; (80083d8 <_dtoa_r+0x568>)
 80083be:	4650      	mov	r0, sl
 80083c0:	4659      	mov	r1, fp
 80083c2:	f7f8 f889 	bl	80004d8 <__aeabi_dmul>
 80083c6:	4682      	mov	sl, r0
 80083c8:	468b      	mov	fp, r1
 80083ca:	e7c5      	b.n	8008358 <_dtoa_r+0x4e8>
 80083cc:	0800b5d0 	.word	0x0800b5d0
 80083d0:	0800b5a8 	.word	0x0800b5a8
 80083d4:	3ff00000 	.word	0x3ff00000
 80083d8:	40240000 	.word	0x40240000
 80083dc:	401c0000 	.word	0x401c0000
 80083e0:	40140000 	.word	0x40140000
 80083e4:	3fe00000 	.word	0x3fe00000
 80083e8:	4630      	mov	r0, r6
 80083ea:	4639      	mov	r1, r7
 80083ec:	f7f8 f874 	bl	80004d8 <__aeabi_dmul>
 80083f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80083f4:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80083f6:	9e06      	ldr	r6, [sp, #24]
 80083f8:	4659      	mov	r1, fp
 80083fa:	4650      	mov	r0, sl
 80083fc:	f7f8 fb1c 	bl	8000a38 <__aeabi_d2iz>
 8008400:	4604      	mov	r4, r0
 8008402:	f7f7 ffff 	bl	8000404 <__aeabi_i2d>
 8008406:	4602      	mov	r2, r0
 8008408:	460b      	mov	r3, r1
 800840a:	4650      	mov	r0, sl
 800840c:	4659      	mov	r1, fp
 800840e:	f7f7 feab 	bl	8000168 <__aeabi_dsub>
 8008412:	3430      	adds	r4, #48	; 0x30
 8008414:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008416:	f806 4b01 	strb.w	r4, [r6], #1
 800841a:	429e      	cmp	r6, r3
 800841c:	4682      	mov	sl, r0
 800841e:	468b      	mov	fp, r1
 8008420:	f04f 0200 	mov.w	r2, #0
 8008424:	d123      	bne.n	800846e <_dtoa_r+0x5fe>
 8008426:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800842a:	4bb2      	ldr	r3, [pc, #712]	; (80086f4 <_dtoa_r+0x884>)
 800842c:	f7f7 fe9e 	bl	800016c <__adddf3>
 8008430:	4602      	mov	r2, r0
 8008432:	460b      	mov	r3, r1
 8008434:	4650      	mov	r0, sl
 8008436:	4659      	mov	r1, fp
 8008438:	f7f8 fade 	bl	80009f8 <__aeabi_dcmpgt>
 800843c:	2800      	cmp	r0, #0
 800843e:	d166      	bne.n	800850e <_dtoa_r+0x69e>
 8008440:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008444:	2000      	movs	r0, #0
 8008446:	49ab      	ldr	r1, [pc, #684]	; (80086f4 <_dtoa_r+0x884>)
 8008448:	f7f7 fe8e 	bl	8000168 <__aeabi_dsub>
 800844c:	4602      	mov	r2, r0
 800844e:	460b      	mov	r3, r1
 8008450:	4650      	mov	r0, sl
 8008452:	4659      	mov	r1, fp
 8008454:	f7f8 fab2 	bl	80009bc <__aeabi_dcmplt>
 8008458:	2800      	cmp	r0, #0
 800845a:	f43f af23 	beq.w	80082a4 <_dtoa_r+0x434>
 800845e:	463e      	mov	r6, r7
 8008460:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008464:	3f01      	subs	r7, #1
 8008466:	2b30      	cmp	r3, #48	; 0x30
 8008468:	d0f9      	beq.n	800845e <_dtoa_r+0x5ee>
 800846a:	9503      	str	r5, [sp, #12]
 800846c:	e03e      	b.n	80084ec <_dtoa_r+0x67c>
 800846e:	4ba2      	ldr	r3, [pc, #648]	; (80086f8 <_dtoa_r+0x888>)
 8008470:	f7f8 f832 	bl	80004d8 <__aeabi_dmul>
 8008474:	4682      	mov	sl, r0
 8008476:	468b      	mov	fp, r1
 8008478:	e7be      	b.n	80083f8 <_dtoa_r+0x588>
 800847a:	4654      	mov	r4, sl
 800847c:	f04f 0a00 	mov.w	sl, #0
 8008480:	465d      	mov	r5, fp
 8008482:	9e06      	ldr	r6, [sp, #24]
 8008484:	f8df b270 	ldr.w	fp, [pc, #624]	; 80086f8 <_dtoa_r+0x888>
 8008488:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800848c:	4620      	mov	r0, r4
 800848e:	4629      	mov	r1, r5
 8008490:	f7f8 f94c 	bl	800072c <__aeabi_ddiv>
 8008494:	f7f8 fad0 	bl	8000a38 <__aeabi_d2iz>
 8008498:	4607      	mov	r7, r0
 800849a:	f7f7 ffb3 	bl	8000404 <__aeabi_i2d>
 800849e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084a2:	f7f8 f819 	bl	80004d8 <__aeabi_dmul>
 80084a6:	4602      	mov	r2, r0
 80084a8:	460b      	mov	r3, r1
 80084aa:	4620      	mov	r0, r4
 80084ac:	4629      	mov	r1, r5
 80084ae:	f7f7 fe5b 	bl	8000168 <__aeabi_dsub>
 80084b2:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80084b6:	f806 4b01 	strb.w	r4, [r6], #1
 80084ba:	9c06      	ldr	r4, [sp, #24]
 80084bc:	9d07      	ldr	r5, [sp, #28]
 80084be:	1b34      	subs	r4, r6, r4
 80084c0:	42a5      	cmp	r5, r4
 80084c2:	4602      	mov	r2, r0
 80084c4:	460b      	mov	r3, r1
 80084c6:	d133      	bne.n	8008530 <_dtoa_r+0x6c0>
 80084c8:	f7f7 fe50 	bl	800016c <__adddf3>
 80084cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084d0:	4604      	mov	r4, r0
 80084d2:	460d      	mov	r5, r1
 80084d4:	f7f8 fa90 	bl	80009f8 <__aeabi_dcmpgt>
 80084d8:	b9c0      	cbnz	r0, 800850c <_dtoa_r+0x69c>
 80084da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084de:	4620      	mov	r0, r4
 80084e0:	4629      	mov	r1, r5
 80084e2:	f7f8 fa61 	bl	80009a8 <__aeabi_dcmpeq>
 80084e6:	b108      	cbz	r0, 80084ec <_dtoa_r+0x67c>
 80084e8:	07fb      	lsls	r3, r7, #31
 80084ea:	d40f      	bmi.n	800850c <_dtoa_r+0x69c>
 80084ec:	4648      	mov	r0, r9
 80084ee:	4641      	mov	r1, r8
 80084f0:	f000 feff 	bl	80092f2 <_Bfree>
 80084f4:	2300      	movs	r3, #0
 80084f6:	9803      	ldr	r0, [sp, #12]
 80084f8:	7033      	strb	r3, [r6, #0]
 80084fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084fc:	3001      	adds	r0, #1
 80084fe:	6018      	str	r0, [r3, #0]
 8008500:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008502:	2b00      	cmp	r3, #0
 8008504:	f43f acea 	beq.w	8007edc <_dtoa_r+0x6c>
 8008508:	601e      	str	r6, [r3, #0]
 800850a:	e4e7      	b.n	8007edc <_dtoa_r+0x6c>
 800850c:	9d03      	ldr	r5, [sp, #12]
 800850e:	4633      	mov	r3, r6
 8008510:	461e      	mov	r6, r3
 8008512:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008516:	2a39      	cmp	r2, #57	; 0x39
 8008518:	d106      	bne.n	8008528 <_dtoa_r+0x6b8>
 800851a:	9a06      	ldr	r2, [sp, #24]
 800851c:	429a      	cmp	r2, r3
 800851e:	d1f7      	bne.n	8008510 <_dtoa_r+0x6a0>
 8008520:	2230      	movs	r2, #48	; 0x30
 8008522:	9906      	ldr	r1, [sp, #24]
 8008524:	3501      	adds	r5, #1
 8008526:	700a      	strb	r2, [r1, #0]
 8008528:	781a      	ldrb	r2, [r3, #0]
 800852a:	3201      	adds	r2, #1
 800852c:	701a      	strb	r2, [r3, #0]
 800852e:	e79c      	b.n	800846a <_dtoa_r+0x5fa>
 8008530:	4652      	mov	r2, sl
 8008532:	465b      	mov	r3, fp
 8008534:	f7f7 ffd0 	bl	80004d8 <__aeabi_dmul>
 8008538:	2200      	movs	r2, #0
 800853a:	2300      	movs	r3, #0
 800853c:	4604      	mov	r4, r0
 800853e:	460d      	mov	r5, r1
 8008540:	f7f8 fa32 	bl	80009a8 <__aeabi_dcmpeq>
 8008544:	2800      	cmp	r0, #0
 8008546:	d09f      	beq.n	8008488 <_dtoa_r+0x618>
 8008548:	e7d0      	b.n	80084ec <_dtoa_r+0x67c>
 800854a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800854c:	2a00      	cmp	r2, #0
 800854e:	f000 80cb 	beq.w	80086e8 <_dtoa_r+0x878>
 8008552:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008554:	2a01      	cmp	r2, #1
 8008556:	f300 80ae 	bgt.w	80086b6 <_dtoa_r+0x846>
 800855a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800855c:	2a00      	cmp	r2, #0
 800855e:	f000 80a6 	beq.w	80086ae <_dtoa_r+0x83e>
 8008562:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008566:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008568:	9e08      	ldr	r6, [sp, #32]
 800856a:	9a08      	ldr	r2, [sp, #32]
 800856c:	2101      	movs	r1, #1
 800856e:	441a      	add	r2, r3
 8008570:	9208      	str	r2, [sp, #32]
 8008572:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008574:	4648      	mov	r0, r9
 8008576:	441a      	add	r2, r3
 8008578:	9209      	str	r2, [sp, #36]	; 0x24
 800857a:	f000 ff5b 	bl	8009434 <__i2b>
 800857e:	4605      	mov	r5, r0
 8008580:	2e00      	cmp	r6, #0
 8008582:	dd0c      	ble.n	800859e <_dtoa_r+0x72e>
 8008584:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008586:	2b00      	cmp	r3, #0
 8008588:	dd09      	ble.n	800859e <_dtoa_r+0x72e>
 800858a:	42b3      	cmp	r3, r6
 800858c:	bfa8      	it	ge
 800858e:	4633      	movge	r3, r6
 8008590:	9a08      	ldr	r2, [sp, #32]
 8008592:	1af6      	subs	r6, r6, r3
 8008594:	1ad2      	subs	r2, r2, r3
 8008596:	9208      	str	r2, [sp, #32]
 8008598:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800859a:	1ad3      	subs	r3, r2, r3
 800859c:	9309      	str	r3, [sp, #36]	; 0x24
 800859e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085a0:	b1f3      	cbz	r3, 80085e0 <_dtoa_r+0x770>
 80085a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f000 80a3 	beq.w	80086f0 <_dtoa_r+0x880>
 80085aa:	2c00      	cmp	r4, #0
 80085ac:	dd10      	ble.n	80085d0 <_dtoa_r+0x760>
 80085ae:	4629      	mov	r1, r5
 80085b0:	4622      	mov	r2, r4
 80085b2:	4648      	mov	r0, r9
 80085b4:	f000 fff8 	bl	80095a8 <__pow5mult>
 80085b8:	4642      	mov	r2, r8
 80085ba:	4601      	mov	r1, r0
 80085bc:	4605      	mov	r5, r0
 80085be:	4648      	mov	r0, r9
 80085c0:	f000 ff4e 	bl	8009460 <__multiply>
 80085c4:	4607      	mov	r7, r0
 80085c6:	4641      	mov	r1, r8
 80085c8:	4648      	mov	r0, r9
 80085ca:	f000 fe92 	bl	80092f2 <_Bfree>
 80085ce:	46b8      	mov	r8, r7
 80085d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085d2:	1b1a      	subs	r2, r3, r4
 80085d4:	d004      	beq.n	80085e0 <_dtoa_r+0x770>
 80085d6:	4641      	mov	r1, r8
 80085d8:	4648      	mov	r0, r9
 80085da:	f000 ffe5 	bl	80095a8 <__pow5mult>
 80085de:	4680      	mov	r8, r0
 80085e0:	2101      	movs	r1, #1
 80085e2:	4648      	mov	r0, r9
 80085e4:	f000 ff26 	bl	8009434 <__i2b>
 80085e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085ea:	4604      	mov	r4, r0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f340 8085 	ble.w	80086fc <_dtoa_r+0x88c>
 80085f2:	461a      	mov	r2, r3
 80085f4:	4601      	mov	r1, r0
 80085f6:	4648      	mov	r0, r9
 80085f8:	f000 ffd6 	bl	80095a8 <__pow5mult>
 80085fc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80085fe:	4604      	mov	r4, r0
 8008600:	2b01      	cmp	r3, #1
 8008602:	dd7e      	ble.n	8008702 <_dtoa_r+0x892>
 8008604:	2700      	movs	r7, #0
 8008606:	6923      	ldr	r3, [r4, #16]
 8008608:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800860c:	6918      	ldr	r0, [r3, #16]
 800860e:	f000 fec3 	bl	8009398 <__hi0bits>
 8008612:	f1c0 0020 	rsb	r0, r0, #32
 8008616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008618:	4418      	add	r0, r3
 800861a:	f010 001f 	ands.w	r0, r0, #31
 800861e:	f000 808e 	beq.w	800873e <_dtoa_r+0x8ce>
 8008622:	f1c0 0320 	rsb	r3, r0, #32
 8008626:	2b04      	cmp	r3, #4
 8008628:	f340 8087 	ble.w	800873a <_dtoa_r+0x8ca>
 800862c:	f1c0 001c 	rsb	r0, r0, #28
 8008630:	9b08      	ldr	r3, [sp, #32]
 8008632:	4406      	add	r6, r0
 8008634:	4403      	add	r3, r0
 8008636:	9308      	str	r3, [sp, #32]
 8008638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800863a:	4403      	add	r3, r0
 800863c:	9309      	str	r3, [sp, #36]	; 0x24
 800863e:	9b08      	ldr	r3, [sp, #32]
 8008640:	2b00      	cmp	r3, #0
 8008642:	dd05      	ble.n	8008650 <_dtoa_r+0x7e0>
 8008644:	4641      	mov	r1, r8
 8008646:	461a      	mov	r2, r3
 8008648:	4648      	mov	r0, r9
 800864a:	f000 ffed 	bl	8009628 <__lshift>
 800864e:	4680      	mov	r8, r0
 8008650:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008652:	2b00      	cmp	r3, #0
 8008654:	dd05      	ble.n	8008662 <_dtoa_r+0x7f2>
 8008656:	4621      	mov	r1, r4
 8008658:	461a      	mov	r2, r3
 800865a:	4648      	mov	r0, r9
 800865c:	f000 ffe4 	bl	8009628 <__lshift>
 8008660:	4604      	mov	r4, r0
 8008662:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008664:	2b00      	cmp	r3, #0
 8008666:	d06c      	beq.n	8008742 <_dtoa_r+0x8d2>
 8008668:	4621      	mov	r1, r4
 800866a:	4640      	mov	r0, r8
 800866c:	f001 f848 	bl	8009700 <__mcmp>
 8008670:	2800      	cmp	r0, #0
 8008672:	da66      	bge.n	8008742 <_dtoa_r+0x8d2>
 8008674:	9b03      	ldr	r3, [sp, #12]
 8008676:	4641      	mov	r1, r8
 8008678:	3b01      	subs	r3, #1
 800867a:	9303      	str	r3, [sp, #12]
 800867c:	220a      	movs	r2, #10
 800867e:	2300      	movs	r3, #0
 8008680:	4648      	mov	r0, r9
 8008682:	f000 fe3f 	bl	8009304 <__multadd>
 8008686:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008688:	4680      	mov	r8, r0
 800868a:	2b00      	cmp	r3, #0
 800868c:	f000 819f 	beq.w	80089ce <_dtoa_r+0xb5e>
 8008690:	2300      	movs	r3, #0
 8008692:	4629      	mov	r1, r5
 8008694:	220a      	movs	r2, #10
 8008696:	4648      	mov	r0, r9
 8008698:	f000 fe34 	bl	8009304 <__multadd>
 800869c:	9b04      	ldr	r3, [sp, #16]
 800869e:	4605      	mov	r5, r0
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	f300 8089 	bgt.w	80087b8 <_dtoa_r+0x948>
 80086a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	dc52      	bgt.n	8008752 <_dtoa_r+0x8e2>
 80086ac:	e084      	b.n	80087b8 <_dtoa_r+0x948>
 80086ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80086b0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80086b4:	e757      	b.n	8008566 <_dtoa_r+0x6f6>
 80086b6:	9b07      	ldr	r3, [sp, #28]
 80086b8:	1e5c      	subs	r4, r3, #1
 80086ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086bc:	42a3      	cmp	r3, r4
 80086be:	bfb7      	itett	lt
 80086c0:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80086c2:	1b1c      	subge	r4, r3, r4
 80086c4:	1ae2      	sublt	r2, r4, r3
 80086c6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80086c8:	bfbe      	ittt	lt
 80086ca:	940a      	strlt	r4, [sp, #40]	; 0x28
 80086cc:	189b      	addlt	r3, r3, r2
 80086ce:	930e      	strlt	r3, [sp, #56]	; 0x38
 80086d0:	9b07      	ldr	r3, [sp, #28]
 80086d2:	bfb8      	it	lt
 80086d4:	2400      	movlt	r4, #0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	bfb7      	itett	lt
 80086da:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 80086de:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 80086e2:	1a9e      	sublt	r6, r3, r2
 80086e4:	2300      	movlt	r3, #0
 80086e6:	e740      	b.n	800856a <_dtoa_r+0x6fa>
 80086e8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80086ea:	9e08      	ldr	r6, [sp, #32]
 80086ec:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80086ee:	e747      	b.n	8008580 <_dtoa_r+0x710>
 80086f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086f2:	e770      	b.n	80085d6 <_dtoa_r+0x766>
 80086f4:	3fe00000 	.word	0x3fe00000
 80086f8:	40240000 	.word	0x40240000
 80086fc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80086fe:	2b01      	cmp	r3, #1
 8008700:	dc17      	bgt.n	8008732 <_dtoa_r+0x8c2>
 8008702:	f1ba 0f00 	cmp.w	sl, #0
 8008706:	d114      	bne.n	8008732 <_dtoa_r+0x8c2>
 8008708:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800870c:	b99b      	cbnz	r3, 8008736 <_dtoa_r+0x8c6>
 800870e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8008712:	0d3f      	lsrs	r7, r7, #20
 8008714:	053f      	lsls	r7, r7, #20
 8008716:	b137      	cbz	r7, 8008726 <_dtoa_r+0x8b6>
 8008718:	2701      	movs	r7, #1
 800871a:	9b08      	ldr	r3, [sp, #32]
 800871c:	3301      	adds	r3, #1
 800871e:	9308      	str	r3, [sp, #32]
 8008720:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008722:	3301      	adds	r3, #1
 8008724:	9309      	str	r3, [sp, #36]	; 0x24
 8008726:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008728:	2b00      	cmp	r3, #0
 800872a:	f47f af6c 	bne.w	8008606 <_dtoa_r+0x796>
 800872e:	2001      	movs	r0, #1
 8008730:	e771      	b.n	8008616 <_dtoa_r+0x7a6>
 8008732:	2700      	movs	r7, #0
 8008734:	e7f7      	b.n	8008726 <_dtoa_r+0x8b6>
 8008736:	4657      	mov	r7, sl
 8008738:	e7f5      	b.n	8008726 <_dtoa_r+0x8b6>
 800873a:	d080      	beq.n	800863e <_dtoa_r+0x7ce>
 800873c:	4618      	mov	r0, r3
 800873e:	301c      	adds	r0, #28
 8008740:	e776      	b.n	8008630 <_dtoa_r+0x7c0>
 8008742:	9b07      	ldr	r3, [sp, #28]
 8008744:	2b00      	cmp	r3, #0
 8008746:	dc31      	bgt.n	80087ac <_dtoa_r+0x93c>
 8008748:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800874a:	2b02      	cmp	r3, #2
 800874c:	dd2e      	ble.n	80087ac <_dtoa_r+0x93c>
 800874e:	9b07      	ldr	r3, [sp, #28]
 8008750:	9304      	str	r3, [sp, #16]
 8008752:	9b04      	ldr	r3, [sp, #16]
 8008754:	b963      	cbnz	r3, 8008770 <_dtoa_r+0x900>
 8008756:	4621      	mov	r1, r4
 8008758:	2205      	movs	r2, #5
 800875a:	4648      	mov	r0, r9
 800875c:	f000 fdd2 	bl	8009304 <__multadd>
 8008760:	4601      	mov	r1, r0
 8008762:	4604      	mov	r4, r0
 8008764:	4640      	mov	r0, r8
 8008766:	f000 ffcb 	bl	8009700 <__mcmp>
 800876a:	2800      	cmp	r0, #0
 800876c:	f73f adc4 	bgt.w	80082f8 <_dtoa_r+0x488>
 8008770:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008772:	9e06      	ldr	r6, [sp, #24]
 8008774:	43db      	mvns	r3, r3
 8008776:	9303      	str	r3, [sp, #12]
 8008778:	2700      	movs	r7, #0
 800877a:	4621      	mov	r1, r4
 800877c:	4648      	mov	r0, r9
 800877e:	f000 fdb8 	bl	80092f2 <_Bfree>
 8008782:	2d00      	cmp	r5, #0
 8008784:	f43f aeb2 	beq.w	80084ec <_dtoa_r+0x67c>
 8008788:	b12f      	cbz	r7, 8008796 <_dtoa_r+0x926>
 800878a:	42af      	cmp	r7, r5
 800878c:	d003      	beq.n	8008796 <_dtoa_r+0x926>
 800878e:	4639      	mov	r1, r7
 8008790:	4648      	mov	r0, r9
 8008792:	f000 fdae 	bl	80092f2 <_Bfree>
 8008796:	4629      	mov	r1, r5
 8008798:	4648      	mov	r0, r9
 800879a:	f000 fdaa 	bl	80092f2 <_Bfree>
 800879e:	e6a5      	b.n	80084ec <_dtoa_r+0x67c>
 80087a0:	2400      	movs	r4, #0
 80087a2:	4625      	mov	r5, r4
 80087a4:	e7e4      	b.n	8008770 <_dtoa_r+0x900>
 80087a6:	9503      	str	r5, [sp, #12]
 80087a8:	4625      	mov	r5, r4
 80087aa:	e5a5      	b.n	80082f8 <_dtoa_r+0x488>
 80087ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	f000 80c4 	beq.w	800893c <_dtoa_r+0xacc>
 80087b4:	9b07      	ldr	r3, [sp, #28]
 80087b6:	9304      	str	r3, [sp, #16]
 80087b8:	2e00      	cmp	r6, #0
 80087ba:	dd05      	ble.n	80087c8 <_dtoa_r+0x958>
 80087bc:	4629      	mov	r1, r5
 80087be:	4632      	mov	r2, r6
 80087c0:	4648      	mov	r0, r9
 80087c2:	f000 ff31 	bl	8009628 <__lshift>
 80087c6:	4605      	mov	r5, r0
 80087c8:	2f00      	cmp	r7, #0
 80087ca:	d058      	beq.n	800887e <_dtoa_r+0xa0e>
 80087cc:	4648      	mov	r0, r9
 80087ce:	6869      	ldr	r1, [r5, #4]
 80087d0:	f000 fd6a 	bl	80092a8 <_Balloc>
 80087d4:	4606      	mov	r6, r0
 80087d6:	b920      	cbnz	r0, 80087e2 <_dtoa_r+0x972>
 80087d8:	4602      	mov	r2, r0
 80087da:	f240 21ea 	movw	r1, #746	; 0x2ea
 80087de:	4b80      	ldr	r3, [pc, #512]	; (80089e0 <_dtoa_r+0xb70>)
 80087e0:	e47f      	b.n	80080e2 <_dtoa_r+0x272>
 80087e2:	692a      	ldr	r2, [r5, #16]
 80087e4:	f105 010c 	add.w	r1, r5, #12
 80087e8:	3202      	adds	r2, #2
 80087ea:	0092      	lsls	r2, r2, #2
 80087ec:	300c      	adds	r0, #12
 80087ee:	f000 fd33 	bl	8009258 <memcpy>
 80087f2:	2201      	movs	r2, #1
 80087f4:	4631      	mov	r1, r6
 80087f6:	4648      	mov	r0, r9
 80087f8:	f000 ff16 	bl	8009628 <__lshift>
 80087fc:	462f      	mov	r7, r5
 80087fe:	4605      	mov	r5, r0
 8008800:	9b06      	ldr	r3, [sp, #24]
 8008802:	9a06      	ldr	r2, [sp, #24]
 8008804:	3301      	adds	r3, #1
 8008806:	9307      	str	r3, [sp, #28]
 8008808:	9b04      	ldr	r3, [sp, #16]
 800880a:	4413      	add	r3, r2
 800880c:	930a      	str	r3, [sp, #40]	; 0x28
 800880e:	f00a 0301 	and.w	r3, sl, #1
 8008812:	9309      	str	r3, [sp, #36]	; 0x24
 8008814:	9b07      	ldr	r3, [sp, #28]
 8008816:	4621      	mov	r1, r4
 8008818:	4640      	mov	r0, r8
 800881a:	f103 3bff 	add.w	fp, r3, #4294967295
 800881e:	f7ff fa97 	bl	8007d50 <quorem>
 8008822:	4639      	mov	r1, r7
 8008824:	9004      	str	r0, [sp, #16]
 8008826:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800882a:	4640      	mov	r0, r8
 800882c:	f000 ff68 	bl	8009700 <__mcmp>
 8008830:	462a      	mov	r2, r5
 8008832:	9008      	str	r0, [sp, #32]
 8008834:	4621      	mov	r1, r4
 8008836:	4648      	mov	r0, r9
 8008838:	f000 ff7e 	bl	8009738 <__mdiff>
 800883c:	68c2      	ldr	r2, [r0, #12]
 800883e:	4606      	mov	r6, r0
 8008840:	b9fa      	cbnz	r2, 8008882 <_dtoa_r+0xa12>
 8008842:	4601      	mov	r1, r0
 8008844:	4640      	mov	r0, r8
 8008846:	f000 ff5b 	bl	8009700 <__mcmp>
 800884a:	4602      	mov	r2, r0
 800884c:	4631      	mov	r1, r6
 800884e:	4648      	mov	r0, r9
 8008850:	920b      	str	r2, [sp, #44]	; 0x2c
 8008852:	f000 fd4e 	bl	80092f2 <_Bfree>
 8008856:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008858:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800885a:	9e07      	ldr	r6, [sp, #28]
 800885c:	ea43 0102 	orr.w	r1, r3, r2
 8008860:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008862:	430b      	orrs	r3, r1
 8008864:	d10f      	bne.n	8008886 <_dtoa_r+0xa16>
 8008866:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800886a:	d028      	beq.n	80088be <_dtoa_r+0xa4e>
 800886c:	9b08      	ldr	r3, [sp, #32]
 800886e:	2b00      	cmp	r3, #0
 8008870:	dd02      	ble.n	8008878 <_dtoa_r+0xa08>
 8008872:	9b04      	ldr	r3, [sp, #16]
 8008874:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008878:	f88b a000 	strb.w	sl, [fp]
 800887c:	e77d      	b.n	800877a <_dtoa_r+0x90a>
 800887e:	4628      	mov	r0, r5
 8008880:	e7bc      	b.n	80087fc <_dtoa_r+0x98c>
 8008882:	2201      	movs	r2, #1
 8008884:	e7e2      	b.n	800884c <_dtoa_r+0x9dc>
 8008886:	9b08      	ldr	r3, [sp, #32]
 8008888:	2b00      	cmp	r3, #0
 800888a:	db04      	blt.n	8008896 <_dtoa_r+0xa26>
 800888c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800888e:	430b      	orrs	r3, r1
 8008890:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008892:	430b      	orrs	r3, r1
 8008894:	d120      	bne.n	80088d8 <_dtoa_r+0xa68>
 8008896:	2a00      	cmp	r2, #0
 8008898:	ddee      	ble.n	8008878 <_dtoa_r+0xa08>
 800889a:	4641      	mov	r1, r8
 800889c:	2201      	movs	r2, #1
 800889e:	4648      	mov	r0, r9
 80088a0:	f000 fec2 	bl	8009628 <__lshift>
 80088a4:	4621      	mov	r1, r4
 80088a6:	4680      	mov	r8, r0
 80088a8:	f000 ff2a 	bl	8009700 <__mcmp>
 80088ac:	2800      	cmp	r0, #0
 80088ae:	dc03      	bgt.n	80088b8 <_dtoa_r+0xa48>
 80088b0:	d1e2      	bne.n	8008878 <_dtoa_r+0xa08>
 80088b2:	f01a 0f01 	tst.w	sl, #1
 80088b6:	d0df      	beq.n	8008878 <_dtoa_r+0xa08>
 80088b8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80088bc:	d1d9      	bne.n	8008872 <_dtoa_r+0xa02>
 80088be:	2339      	movs	r3, #57	; 0x39
 80088c0:	f88b 3000 	strb.w	r3, [fp]
 80088c4:	4633      	mov	r3, r6
 80088c6:	461e      	mov	r6, r3
 80088c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80088cc:	3b01      	subs	r3, #1
 80088ce:	2a39      	cmp	r2, #57	; 0x39
 80088d0:	d06a      	beq.n	80089a8 <_dtoa_r+0xb38>
 80088d2:	3201      	adds	r2, #1
 80088d4:	701a      	strb	r2, [r3, #0]
 80088d6:	e750      	b.n	800877a <_dtoa_r+0x90a>
 80088d8:	2a00      	cmp	r2, #0
 80088da:	dd07      	ble.n	80088ec <_dtoa_r+0xa7c>
 80088dc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80088e0:	d0ed      	beq.n	80088be <_dtoa_r+0xa4e>
 80088e2:	f10a 0301 	add.w	r3, sl, #1
 80088e6:	f88b 3000 	strb.w	r3, [fp]
 80088ea:	e746      	b.n	800877a <_dtoa_r+0x90a>
 80088ec:	9b07      	ldr	r3, [sp, #28]
 80088ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088f0:	f803 ac01 	strb.w	sl, [r3, #-1]
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d041      	beq.n	800897c <_dtoa_r+0xb0c>
 80088f8:	4641      	mov	r1, r8
 80088fa:	2300      	movs	r3, #0
 80088fc:	220a      	movs	r2, #10
 80088fe:	4648      	mov	r0, r9
 8008900:	f000 fd00 	bl	8009304 <__multadd>
 8008904:	42af      	cmp	r7, r5
 8008906:	4680      	mov	r8, r0
 8008908:	f04f 0300 	mov.w	r3, #0
 800890c:	f04f 020a 	mov.w	r2, #10
 8008910:	4639      	mov	r1, r7
 8008912:	4648      	mov	r0, r9
 8008914:	d107      	bne.n	8008926 <_dtoa_r+0xab6>
 8008916:	f000 fcf5 	bl	8009304 <__multadd>
 800891a:	4607      	mov	r7, r0
 800891c:	4605      	mov	r5, r0
 800891e:	9b07      	ldr	r3, [sp, #28]
 8008920:	3301      	adds	r3, #1
 8008922:	9307      	str	r3, [sp, #28]
 8008924:	e776      	b.n	8008814 <_dtoa_r+0x9a4>
 8008926:	f000 fced 	bl	8009304 <__multadd>
 800892a:	4629      	mov	r1, r5
 800892c:	4607      	mov	r7, r0
 800892e:	2300      	movs	r3, #0
 8008930:	220a      	movs	r2, #10
 8008932:	4648      	mov	r0, r9
 8008934:	f000 fce6 	bl	8009304 <__multadd>
 8008938:	4605      	mov	r5, r0
 800893a:	e7f0      	b.n	800891e <_dtoa_r+0xaae>
 800893c:	9b07      	ldr	r3, [sp, #28]
 800893e:	9304      	str	r3, [sp, #16]
 8008940:	9e06      	ldr	r6, [sp, #24]
 8008942:	4621      	mov	r1, r4
 8008944:	4640      	mov	r0, r8
 8008946:	f7ff fa03 	bl	8007d50 <quorem>
 800894a:	9b06      	ldr	r3, [sp, #24]
 800894c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008950:	f806 ab01 	strb.w	sl, [r6], #1
 8008954:	1af2      	subs	r2, r6, r3
 8008956:	9b04      	ldr	r3, [sp, #16]
 8008958:	4293      	cmp	r3, r2
 800895a:	dd07      	ble.n	800896c <_dtoa_r+0xafc>
 800895c:	4641      	mov	r1, r8
 800895e:	2300      	movs	r3, #0
 8008960:	220a      	movs	r2, #10
 8008962:	4648      	mov	r0, r9
 8008964:	f000 fcce 	bl	8009304 <__multadd>
 8008968:	4680      	mov	r8, r0
 800896a:	e7ea      	b.n	8008942 <_dtoa_r+0xad2>
 800896c:	9b04      	ldr	r3, [sp, #16]
 800896e:	2700      	movs	r7, #0
 8008970:	2b00      	cmp	r3, #0
 8008972:	bfcc      	ite	gt
 8008974:	461e      	movgt	r6, r3
 8008976:	2601      	movle	r6, #1
 8008978:	9b06      	ldr	r3, [sp, #24]
 800897a:	441e      	add	r6, r3
 800897c:	4641      	mov	r1, r8
 800897e:	2201      	movs	r2, #1
 8008980:	4648      	mov	r0, r9
 8008982:	f000 fe51 	bl	8009628 <__lshift>
 8008986:	4621      	mov	r1, r4
 8008988:	4680      	mov	r8, r0
 800898a:	f000 feb9 	bl	8009700 <__mcmp>
 800898e:	2800      	cmp	r0, #0
 8008990:	dc98      	bgt.n	80088c4 <_dtoa_r+0xa54>
 8008992:	d102      	bne.n	800899a <_dtoa_r+0xb2a>
 8008994:	f01a 0f01 	tst.w	sl, #1
 8008998:	d194      	bne.n	80088c4 <_dtoa_r+0xa54>
 800899a:	4633      	mov	r3, r6
 800899c:	461e      	mov	r6, r3
 800899e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089a2:	2a30      	cmp	r2, #48	; 0x30
 80089a4:	d0fa      	beq.n	800899c <_dtoa_r+0xb2c>
 80089a6:	e6e8      	b.n	800877a <_dtoa_r+0x90a>
 80089a8:	9a06      	ldr	r2, [sp, #24]
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d18b      	bne.n	80088c6 <_dtoa_r+0xa56>
 80089ae:	9b03      	ldr	r3, [sp, #12]
 80089b0:	3301      	adds	r3, #1
 80089b2:	9303      	str	r3, [sp, #12]
 80089b4:	2331      	movs	r3, #49	; 0x31
 80089b6:	7013      	strb	r3, [r2, #0]
 80089b8:	e6df      	b.n	800877a <_dtoa_r+0x90a>
 80089ba:	4b0a      	ldr	r3, [pc, #40]	; (80089e4 <_dtoa_r+0xb74>)
 80089bc:	f7ff baaa 	b.w	8007f14 <_dtoa_r+0xa4>
 80089c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	f47f aa8e 	bne.w	8007ee4 <_dtoa_r+0x74>
 80089c8:	4b07      	ldr	r3, [pc, #28]	; (80089e8 <_dtoa_r+0xb78>)
 80089ca:	f7ff baa3 	b.w	8007f14 <_dtoa_r+0xa4>
 80089ce:	9b04      	ldr	r3, [sp, #16]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	dcb5      	bgt.n	8008940 <_dtoa_r+0xad0>
 80089d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80089d6:	2b02      	cmp	r3, #2
 80089d8:	f73f aebb 	bgt.w	8008752 <_dtoa_r+0x8e2>
 80089dc:	e7b0      	b.n	8008940 <_dtoa_r+0xad0>
 80089de:	bf00      	nop
 80089e0:	0800b4d5 	.word	0x0800b4d5
 80089e4:	0800b486 	.word	0x0800b486
 80089e8:	0800b4cc 	.word	0x0800b4cc

080089ec <__sflush_r>:
 80089ec:	898b      	ldrh	r3, [r1, #12]
 80089ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089f2:	4605      	mov	r5, r0
 80089f4:	0718      	lsls	r0, r3, #28
 80089f6:	460c      	mov	r4, r1
 80089f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80089fc:	d45f      	bmi.n	8008abe <__sflush_r+0xd2>
 80089fe:	684b      	ldr	r3, [r1, #4]
 8008a00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	818a      	strh	r2, [r1, #12]
 8008a08:	dc05      	bgt.n	8008a16 <__sflush_r+0x2a>
 8008a0a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	dc02      	bgt.n	8008a16 <__sflush_r+0x2a>
 8008a10:	2000      	movs	r0, #0
 8008a12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a18:	2e00      	cmp	r6, #0
 8008a1a:	d0f9      	beq.n	8008a10 <__sflush_r+0x24>
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008a22:	682f      	ldr	r7, [r5, #0]
 8008a24:	602b      	str	r3, [r5, #0]
 8008a26:	d036      	beq.n	8008a96 <__sflush_r+0xaa>
 8008a28:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8008a2a:	89a3      	ldrh	r3, [r4, #12]
 8008a2c:	075a      	lsls	r2, r3, #29
 8008a2e:	d505      	bpl.n	8008a3c <__sflush_r+0x50>
 8008a30:	6863      	ldr	r3, [r4, #4]
 8008a32:	1ac0      	subs	r0, r0, r3
 8008a34:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008a36:	b10b      	cbz	r3, 8008a3c <__sflush_r+0x50>
 8008a38:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008a3a:	1ac0      	subs	r0, r0, r3
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	4602      	mov	r2, r0
 8008a40:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a42:	4628      	mov	r0, r5
 8008a44:	69e1      	ldr	r1, [r4, #28]
 8008a46:	47b0      	blx	r6
 8008a48:	1c43      	adds	r3, r0, #1
 8008a4a:	89a3      	ldrh	r3, [r4, #12]
 8008a4c:	d106      	bne.n	8008a5c <__sflush_r+0x70>
 8008a4e:	6829      	ldr	r1, [r5, #0]
 8008a50:	291d      	cmp	r1, #29
 8008a52:	d830      	bhi.n	8008ab6 <__sflush_r+0xca>
 8008a54:	4a2b      	ldr	r2, [pc, #172]	; (8008b04 <__sflush_r+0x118>)
 8008a56:	40ca      	lsrs	r2, r1
 8008a58:	07d6      	lsls	r6, r2, #31
 8008a5a:	d52c      	bpl.n	8008ab6 <__sflush_r+0xca>
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008a62:	b21b      	sxth	r3, r3
 8008a64:	6062      	str	r2, [r4, #4]
 8008a66:	6922      	ldr	r2, [r4, #16]
 8008a68:	04d9      	lsls	r1, r3, #19
 8008a6a:	81a3      	strh	r3, [r4, #12]
 8008a6c:	6022      	str	r2, [r4, #0]
 8008a6e:	d504      	bpl.n	8008a7a <__sflush_r+0x8e>
 8008a70:	1c42      	adds	r2, r0, #1
 8008a72:	d101      	bne.n	8008a78 <__sflush_r+0x8c>
 8008a74:	682b      	ldr	r3, [r5, #0]
 8008a76:	b903      	cbnz	r3, 8008a7a <__sflush_r+0x8e>
 8008a78:	6520      	str	r0, [r4, #80]	; 0x50
 8008a7a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008a7c:	602f      	str	r7, [r5, #0]
 8008a7e:	2900      	cmp	r1, #0
 8008a80:	d0c6      	beq.n	8008a10 <__sflush_r+0x24>
 8008a82:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008a86:	4299      	cmp	r1, r3
 8008a88:	d002      	beq.n	8008a90 <__sflush_r+0xa4>
 8008a8a:	4628      	mov	r0, r5
 8008a8c:	f000 f938 	bl	8008d00 <_free_r>
 8008a90:	2000      	movs	r0, #0
 8008a92:	6320      	str	r0, [r4, #48]	; 0x30
 8008a94:	e7bd      	b.n	8008a12 <__sflush_r+0x26>
 8008a96:	69e1      	ldr	r1, [r4, #28]
 8008a98:	2301      	movs	r3, #1
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	47b0      	blx	r6
 8008a9e:	1c41      	adds	r1, r0, #1
 8008aa0:	d1c3      	bne.n	8008a2a <__sflush_r+0x3e>
 8008aa2:	682b      	ldr	r3, [r5, #0]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d0c0      	beq.n	8008a2a <__sflush_r+0x3e>
 8008aa8:	2b1d      	cmp	r3, #29
 8008aaa:	d001      	beq.n	8008ab0 <__sflush_r+0xc4>
 8008aac:	2b16      	cmp	r3, #22
 8008aae:	d101      	bne.n	8008ab4 <__sflush_r+0xc8>
 8008ab0:	602f      	str	r7, [r5, #0]
 8008ab2:	e7ad      	b.n	8008a10 <__sflush_r+0x24>
 8008ab4:	89a3      	ldrh	r3, [r4, #12]
 8008ab6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008aba:	81a3      	strh	r3, [r4, #12]
 8008abc:	e7a9      	b.n	8008a12 <__sflush_r+0x26>
 8008abe:	690f      	ldr	r7, [r1, #16]
 8008ac0:	2f00      	cmp	r7, #0
 8008ac2:	d0a5      	beq.n	8008a10 <__sflush_r+0x24>
 8008ac4:	079b      	lsls	r3, r3, #30
 8008ac6:	bf18      	it	ne
 8008ac8:	2300      	movne	r3, #0
 8008aca:	680e      	ldr	r6, [r1, #0]
 8008acc:	bf08      	it	eq
 8008ace:	694b      	ldreq	r3, [r1, #20]
 8008ad0:	eba6 0807 	sub.w	r8, r6, r7
 8008ad4:	600f      	str	r7, [r1, #0]
 8008ad6:	608b      	str	r3, [r1, #8]
 8008ad8:	f1b8 0f00 	cmp.w	r8, #0
 8008adc:	dd98      	ble.n	8008a10 <__sflush_r+0x24>
 8008ade:	4643      	mov	r3, r8
 8008ae0:	463a      	mov	r2, r7
 8008ae2:	4628      	mov	r0, r5
 8008ae4:	69e1      	ldr	r1, [r4, #28]
 8008ae6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008ae8:	47b0      	blx	r6
 8008aea:	2800      	cmp	r0, #0
 8008aec:	dc06      	bgt.n	8008afc <__sflush_r+0x110>
 8008aee:	89a3      	ldrh	r3, [r4, #12]
 8008af0:	f04f 30ff 	mov.w	r0, #4294967295
 8008af4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008af8:	81a3      	strh	r3, [r4, #12]
 8008afa:	e78a      	b.n	8008a12 <__sflush_r+0x26>
 8008afc:	4407      	add	r7, r0
 8008afe:	eba8 0800 	sub.w	r8, r8, r0
 8008b02:	e7e9      	b.n	8008ad8 <__sflush_r+0xec>
 8008b04:	20400001 	.word	0x20400001

08008b08 <_fflush_r>:
 8008b08:	b538      	push	{r3, r4, r5, lr}
 8008b0a:	460c      	mov	r4, r1
 8008b0c:	4605      	mov	r5, r0
 8008b0e:	b118      	cbz	r0, 8008b18 <_fflush_r+0x10>
 8008b10:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008b12:	b90b      	cbnz	r3, 8008b18 <_fflush_r+0x10>
 8008b14:	f000 f864 	bl	8008be0 <__sinit>
 8008b18:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8008b1c:	b1b8      	cbz	r0, 8008b4e <_fflush_r+0x46>
 8008b1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b20:	07db      	lsls	r3, r3, #31
 8008b22:	d404      	bmi.n	8008b2e <_fflush_r+0x26>
 8008b24:	0581      	lsls	r1, r0, #22
 8008b26:	d402      	bmi.n	8008b2e <_fflush_r+0x26>
 8008b28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b2a:	f000 fb19 	bl	8009160 <__retarget_lock_acquire_recursive>
 8008b2e:	4628      	mov	r0, r5
 8008b30:	4621      	mov	r1, r4
 8008b32:	f7ff ff5b 	bl	80089ec <__sflush_r>
 8008b36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b38:	4605      	mov	r5, r0
 8008b3a:	07da      	lsls	r2, r3, #31
 8008b3c:	d405      	bmi.n	8008b4a <_fflush_r+0x42>
 8008b3e:	89a3      	ldrh	r3, [r4, #12]
 8008b40:	059b      	lsls	r3, r3, #22
 8008b42:	d402      	bmi.n	8008b4a <_fflush_r+0x42>
 8008b44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b46:	f000 fb0c 	bl	8009162 <__retarget_lock_release_recursive>
 8008b4a:	4628      	mov	r0, r5
 8008b4c:	bd38      	pop	{r3, r4, r5, pc}
 8008b4e:	4605      	mov	r5, r0
 8008b50:	e7fb      	b.n	8008b4a <_fflush_r+0x42>
	...

08008b54 <std>:
 8008b54:	2300      	movs	r3, #0
 8008b56:	b510      	push	{r4, lr}
 8008b58:	4604      	mov	r4, r0
 8008b5a:	e9c0 3300 	strd	r3, r3, [r0]
 8008b5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b62:	6083      	str	r3, [r0, #8]
 8008b64:	8181      	strh	r1, [r0, #12]
 8008b66:	6643      	str	r3, [r0, #100]	; 0x64
 8008b68:	81c2      	strh	r2, [r0, #14]
 8008b6a:	6183      	str	r3, [r0, #24]
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	2208      	movs	r2, #8
 8008b70:	305c      	adds	r0, #92	; 0x5c
 8008b72:	f7fc fadb 	bl	800512c <memset>
 8008b76:	4b07      	ldr	r3, [pc, #28]	; (8008b94 <std+0x40>)
 8008b78:	61e4      	str	r4, [r4, #28]
 8008b7a:	6223      	str	r3, [r4, #32]
 8008b7c:	4b06      	ldr	r3, [pc, #24]	; (8008b98 <std+0x44>)
 8008b7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008b82:	6263      	str	r3, [r4, #36]	; 0x24
 8008b84:	4b05      	ldr	r3, [pc, #20]	; (8008b9c <std+0x48>)
 8008b86:	62a3      	str	r3, [r4, #40]	; 0x28
 8008b88:	4b05      	ldr	r3, [pc, #20]	; (8008ba0 <std+0x4c>)
 8008b8a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b90:	f000 bae4 	b.w	800915c <__retarget_lock_init_recursive>
 8008b94:	08009ccd 	.word	0x08009ccd
 8008b98:	08009cef 	.word	0x08009cef
 8008b9c:	08009d27 	.word	0x08009d27
 8008ba0:	08009d4b 	.word	0x08009d4b

08008ba4 <_cleanup_r>:
 8008ba4:	4901      	ldr	r1, [pc, #4]	; (8008bac <_cleanup_r+0x8>)
 8008ba6:	f000 bab5 	b.w	8009114 <_fwalk_reent>
 8008baa:	bf00      	nop
 8008bac:	0800aa45 	.word	0x0800aa45

08008bb0 <__sfp_lock_acquire>:
 8008bb0:	4801      	ldr	r0, [pc, #4]	; (8008bb8 <__sfp_lock_acquire+0x8>)
 8008bb2:	f000 bad5 	b.w	8009160 <__retarget_lock_acquire_recursive>
 8008bb6:	bf00      	nop
 8008bb8:	20000fcc 	.word	0x20000fcc

08008bbc <__sfp_lock_release>:
 8008bbc:	4801      	ldr	r0, [pc, #4]	; (8008bc4 <__sfp_lock_release+0x8>)
 8008bbe:	f000 bad0 	b.w	8009162 <__retarget_lock_release_recursive>
 8008bc2:	bf00      	nop
 8008bc4:	20000fcc 	.word	0x20000fcc

08008bc8 <__sinit_lock_acquire>:
 8008bc8:	4801      	ldr	r0, [pc, #4]	; (8008bd0 <__sinit_lock_acquire+0x8>)
 8008bca:	f000 bac9 	b.w	8009160 <__retarget_lock_acquire_recursive>
 8008bce:	bf00      	nop
 8008bd0:	20000fc7 	.word	0x20000fc7

08008bd4 <__sinit_lock_release>:
 8008bd4:	4801      	ldr	r0, [pc, #4]	; (8008bdc <__sinit_lock_release+0x8>)
 8008bd6:	f000 bac4 	b.w	8009162 <__retarget_lock_release_recursive>
 8008bda:	bf00      	nop
 8008bdc:	20000fc7 	.word	0x20000fc7

08008be0 <__sinit>:
 8008be0:	b510      	push	{r4, lr}
 8008be2:	4604      	mov	r4, r0
 8008be4:	f7ff fff0 	bl	8008bc8 <__sinit_lock_acquire>
 8008be8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008bea:	b11a      	cbz	r2, 8008bf4 <__sinit+0x14>
 8008bec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bf0:	f7ff bff0 	b.w	8008bd4 <__sinit_lock_release>
 8008bf4:	4b0d      	ldr	r3, [pc, #52]	; (8008c2c <__sinit+0x4c>)
 8008bf6:	2104      	movs	r1, #4
 8008bf8:	63e3      	str	r3, [r4, #60]	; 0x3c
 8008bfa:	2303      	movs	r3, #3
 8008bfc:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8008c00:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8008c04:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8008c08:	6860      	ldr	r0, [r4, #4]
 8008c0a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8008c0e:	f7ff ffa1 	bl	8008b54 <std>
 8008c12:	2201      	movs	r2, #1
 8008c14:	2109      	movs	r1, #9
 8008c16:	68a0      	ldr	r0, [r4, #8]
 8008c18:	f7ff ff9c 	bl	8008b54 <std>
 8008c1c:	2202      	movs	r2, #2
 8008c1e:	2112      	movs	r1, #18
 8008c20:	68e0      	ldr	r0, [r4, #12]
 8008c22:	f7ff ff97 	bl	8008b54 <std>
 8008c26:	2301      	movs	r3, #1
 8008c28:	63a3      	str	r3, [r4, #56]	; 0x38
 8008c2a:	e7df      	b.n	8008bec <__sinit+0xc>
 8008c2c:	08008ba5 	.word	0x08008ba5

08008c30 <__libc_fini_array>:
 8008c30:	b538      	push	{r3, r4, r5, lr}
 8008c32:	4d07      	ldr	r5, [pc, #28]	; (8008c50 <__libc_fini_array+0x20>)
 8008c34:	4c07      	ldr	r4, [pc, #28]	; (8008c54 <__libc_fini_array+0x24>)
 8008c36:	1b64      	subs	r4, r4, r5
 8008c38:	10a4      	asrs	r4, r4, #2
 8008c3a:	b91c      	cbnz	r4, 8008c44 <__libc_fini_array+0x14>
 8008c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c40:	f002 b960 	b.w	800af04 <_fini>
 8008c44:	3c01      	subs	r4, #1
 8008c46:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8008c4a:	4798      	blx	r3
 8008c4c:	e7f5      	b.n	8008c3a <__libc_fini_array+0xa>
 8008c4e:	bf00      	nop
 8008c50:	0800b81c 	.word	0x0800b81c
 8008c54:	0800b820 	.word	0x0800b820

08008c58 <_malloc_trim_r>:
 8008c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c5c:	4606      	mov	r6, r0
 8008c5e:	2008      	movs	r0, #8
 8008c60:	460c      	mov	r4, r1
 8008c62:	f7fd fd65 	bl	8006730 <sysconf>
 8008c66:	4680      	mov	r8, r0
 8008c68:	4f22      	ldr	r7, [pc, #136]	; (8008cf4 <_malloc_trim_r+0x9c>)
 8008c6a:	4630      	mov	r0, r6
 8008c6c:	f7fc fa66 	bl	800513c <__malloc_lock>
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	685d      	ldr	r5, [r3, #4]
 8008c74:	f025 0503 	bic.w	r5, r5, #3
 8008c78:	1b2c      	subs	r4, r5, r4
 8008c7a:	3c11      	subs	r4, #17
 8008c7c:	4444      	add	r4, r8
 8008c7e:	fbb4 f4f8 	udiv	r4, r4, r8
 8008c82:	3c01      	subs	r4, #1
 8008c84:	fb08 f404 	mul.w	r4, r8, r4
 8008c88:	45a0      	cmp	r8, r4
 8008c8a:	dd05      	ble.n	8008c98 <_malloc_trim_r+0x40>
 8008c8c:	4630      	mov	r0, r6
 8008c8e:	f7fc fa5b 	bl	8005148 <__malloc_unlock>
 8008c92:	2000      	movs	r0, #0
 8008c94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c98:	2100      	movs	r1, #0
 8008c9a:	4630      	mov	r0, r6
 8008c9c:	f7f8 ffba 	bl	8001c14 <_sbrk_r>
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	442b      	add	r3, r5
 8008ca4:	4298      	cmp	r0, r3
 8008ca6:	d1f1      	bne.n	8008c8c <_malloc_trim_r+0x34>
 8008ca8:	4630      	mov	r0, r6
 8008caa:	4261      	negs	r1, r4
 8008cac:	f7f8 ffb2 	bl	8001c14 <_sbrk_r>
 8008cb0:	3001      	adds	r0, #1
 8008cb2:	d110      	bne.n	8008cd6 <_malloc_trim_r+0x7e>
 8008cb4:	2100      	movs	r1, #0
 8008cb6:	4630      	mov	r0, r6
 8008cb8:	f7f8 ffac 	bl	8001c14 <_sbrk_r>
 8008cbc:	68ba      	ldr	r2, [r7, #8]
 8008cbe:	1a83      	subs	r3, r0, r2
 8008cc0:	2b0f      	cmp	r3, #15
 8008cc2:	dde3      	ble.n	8008c8c <_malloc_trim_r+0x34>
 8008cc4:	490c      	ldr	r1, [pc, #48]	; (8008cf8 <_malloc_trim_r+0xa0>)
 8008cc6:	f043 0301 	orr.w	r3, r3, #1
 8008cca:	6809      	ldr	r1, [r1, #0]
 8008ccc:	6053      	str	r3, [r2, #4]
 8008cce:	1a40      	subs	r0, r0, r1
 8008cd0:	490a      	ldr	r1, [pc, #40]	; (8008cfc <_malloc_trim_r+0xa4>)
 8008cd2:	6008      	str	r0, [r1, #0]
 8008cd4:	e7da      	b.n	8008c8c <_malloc_trim_r+0x34>
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	4a08      	ldr	r2, [pc, #32]	; (8008cfc <_malloc_trim_r+0xa4>)
 8008cda:	1b2d      	subs	r5, r5, r4
 8008cdc:	f045 0501 	orr.w	r5, r5, #1
 8008ce0:	605d      	str	r5, [r3, #4]
 8008ce2:	6813      	ldr	r3, [r2, #0]
 8008ce4:	4630      	mov	r0, r6
 8008ce6:	1b1c      	subs	r4, r3, r4
 8008ce8:	6014      	str	r4, [r2, #0]
 8008cea:	f7fc fa2d 	bl	8005148 <__malloc_unlock>
 8008cee:	2001      	movs	r0, #1
 8008cf0:	e7d0      	b.n	8008c94 <_malloc_trim_r+0x3c>
 8008cf2:	bf00      	nop
 8008cf4:	20000458 	.word	0x20000458
 8008cf8:	20000860 	.word	0x20000860
 8008cfc:	20000eec 	.word	0x20000eec

08008d00 <_free_r>:
 8008d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d02:	4605      	mov	r5, r0
 8008d04:	460f      	mov	r7, r1
 8008d06:	2900      	cmp	r1, #0
 8008d08:	f000 80b1 	beq.w	8008e6e <_free_r+0x16e>
 8008d0c:	f7fc fa16 	bl	800513c <__malloc_lock>
 8008d10:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008d14:	4856      	ldr	r0, [pc, #344]	; (8008e70 <_free_r+0x170>)
 8008d16:	f022 0401 	bic.w	r4, r2, #1
 8008d1a:	f1a7 0308 	sub.w	r3, r7, #8
 8008d1e:	eb03 0c04 	add.w	ip, r3, r4
 8008d22:	6881      	ldr	r1, [r0, #8]
 8008d24:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8008d28:	4561      	cmp	r1, ip
 8008d2a:	f026 0603 	bic.w	r6, r6, #3
 8008d2e:	f002 0201 	and.w	r2, r2, #1
 8008d32:	d11b      	bne.n	8008d6c <_free_r+0x6c>
 8008d34:	4434      	add	r4, r6
 8008d36:	b93a      	cbnz	r2, 8008d48 <_free_r+0x48>
 8008d38:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8008d3c:	1a9b      	subs	r3, r3, r2
 8008d3e:	4414      	add	r4, r2
 8008d40:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8008d44:	60ca      	str	r2, [r1, #12]
 8008d46:	6091      	str	r1, [r2, #8]
 8008d48:	f044 0201 	orr.w	r2, r4, #1
 8008d4c:	605a      	str	r2, [r3, #4]
 8008d4e:	6083      	str	r3, [r0, #8]
 8008d50:	4b48      	ldr	r3, [pc, #288]	; (8008e74 <_free_r+0x174>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	42a3      	cmp	r3, r4
 8008d56:	d804      	bhi.n	8008d62 <_free_r+0x62>
 8008d58:	4b47      	ldr	r3, [pc, #284]	; (8008e78 <_free_r+0x178>)
 8008d5a:	4628      	mov	r0, r5
 8008d5c:	6819      	ldr	r1, [r3, #0]
 8008d5e:	f7ff ff7b 	bl	8008c58 <_malloc_trim_r>
 8008d62:	4628      	mov	r0, r5
 8008d64:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008d68:	f7fc b9ee 	b.w	8005148 <__malloc_unlock>
 8008d6c:	f8cc 6004 	str.w	r6, [ip, #4]
 8008d70:	2a00      	cmp	r2, #0
 8008d72:	d138      	bne.n	8008de6 <_free_r+0xe6>
 8008d74:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8008d78:	f100 0708 	add.w	r7, r0, #8
 8008d7c:	1a5b      	subs	r3, r3, r1
 8008d7e:	440c      	add	r4, r1
 8008d80:	6899      	ldr	r1, [r3, #8]
 8008d82:	42b9      	cmp	r1, r7
 8008d84:	d031      	beq.n	8008dea <_free_r+0xea>
 8008d86:	68df      	ldr	r7, [r3, #12]
 8008d88:	60cf      	str	r7, [r1, #12]
 8008d8a:	60b9      	str	r1, [r7, #8]
 8008d8c:	eb0c 0106 	add.w	r1, ip, r6
 8008d90:	6849      	ldr	r1, [r1, #4]
 8008d92:	07c9      	lsls	r1, r1, #31
 8008d94:	d40b      	bmi.n	8008dae <_free_r+0xae>
 8008d96:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8008d9a:	4434      	add	r4, r6
 8008d9c:	bb3a      	cbnz	r2, 8008dee <_free_r+0xee>
 8008d9e:	4e37      	ldr	r6, [pc, #220]	; (8008e7c <_free_r+0x17c>)
 8008da0:	42b1      	cmp	r1, r6
 8008da2:	d124      	bne.n	8008dee <_free_r+0xee>
 8008da4:	2201      	movs	r2, #1
 8008da6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008daa:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8008dae:	f044 0101 	orr.w	r1, r4, #1
 8008db2:	6059      	str	r1, [r3, #4]
 8008db4:	511c      	str	r4, [r3, r4]
 8008db6:	2a00      	cmp	r2, #0
 8008db8:	d1d3      	bne.n	8008d62 <_free_r+0x62>
 8008dba:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8008dbe:	d21b      	bcs.n	8008df8 <_free_r+0xf8>
 8008dc0:	0961      	lsrs	r1, r4, #5
 8008dc2:	08e2      	lsrs	r2, r4, #3
 8008dc4:	2401      	movs	r4, #1
 8008dc6:	408c      	lsls	r4, r1
 8008dc8:	6841      	ldr	r1, [r0, #4]
 8008dca:	3201      	adds	r2, #1
 8008dcc:	430c      	orrs	r4, r1
 8008dce:	6044      	str	r4, [r0, #4]
 8008dd0:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8008dd4:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8008dd8:	3908      	subs	r1, #8
 8008dda:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8008dde:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8008de2:	60e3      	str	r3, [r4, #12]
 8008de4:	e7bd      	b.n	8008d62 <_free_r+0x62>
 8008de6:	2200      	movs	r2, #0
 8008de8:	e7d0      	b.n	8008d8c <_free_r+0x8c>
 8008dea:	2201      	movs	r2, #1
 8008dec:	e7ce      	b.n	8008d8c <_free_r+0x8c>
 8008dee:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8008df2:	60ce      	str	r6, [r1, #12]
 8008df4:	60b1      	str	r1, [r6, #8]
 8008df6:	e7da      	b.n	8008dae <_free_r+0xae>
 8008df8:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8008dfc:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8008e00:	d214      	bcs.n	8008e2c <_free_r+0x12c>
 8008e02:	09a2      	lsrs	r2, r4, #6
 8008e04:	3238      	adds	r2, #56	; 0x38
 8008e06:	1c51      	adds	r1, r2, #1
 8008e08:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8008e0c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8008e10:	428e      	cmp	r6, r1
 8008e12:	d125      	bne.n	8008e60 <_free_r+0x160>
 8008e14:	2401      	movs	r4, #1
 8008e16:	1092      	asrs	r2, r2, #2
 8008e18:	fa04 f202 	lsl.w	r2, r4, r2
 8008e1c:	6844      	ldr	r4, [r0, #4]
 8008e1e:	4322      	orrs	r2, r4
 8008e20:	6042      	str	r2, [r0, #4]
 8008e22:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8008e26:	60b3      	str	r3, [r6, #8]
 8008e28:	60cb      	str	r3, [r1, #12]
 8008e2a:	e79a      	b.n	8008d62 <_free_r+0x62>
 8008e2c:	2a14      	cmp	r2, #20
 8008e2e:	d801      	bhi.n	8008e34 <_free_r+0x134>
 8008e30:	325b      	adds	r2, #91	; 0x5b
 8008e32:	e7e8      	b.n	8008e06 <_free_r+0x106>
 8008e34:	2a54      	cmp	r2, #84	; 0x54
 8008e36:	d802      	bhi.n	8008e3e <_free_r+0x13e>
 8008e38:	0b22      	lsrs	r2, r4, #12
 8008e3a:	326e      	adds	r2, #110	; 0x6e
 8008e3c:	e7e3      	b.n	8008e06 <_free_r+0x106>
 8008e3e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008e42:	d802      	bhi.n	8008e4a <_free_r+0x14a>
 8008e44:	0be2      	lsrs	r2, r4, #15
 8008e46:	3277      	adds	r2, #119	; 0x77
 8008e48:	e7dd      	b.n	8008e06 <_free_r+0x106>
 8008e4a:	f240 5154 	movw	r1, #1364	; 0x554
 8008e4e:	428a      	cmp	r2, r1
 8008e50:	bf96      	itet	ls
 8008e52:	0ca2      	lsrls	r2, r4, #18
 8008e54:	227e      	movhi	r2, #126	; 0x7e
 8008e56:	327c      	addls	r2, #124	; 0x7c
 8008e58:	e7d5      	b.n	8008e06 <_free_r+0x106>
 8008e5a:	6889      	ldr	r1, [r1, #8]
 8008e5c:	428e      	cmp	r6, r1
 8008e5e:	d004      	beq.n	8008e6a <_free_r+0x16a>
 8008e60:	684a      	ldr	r2, [r1, #4]
 8008e62:	f022 0203 	bic.w	r2, r2, #3
 8008e66:	42a2      	cmp	r2, r4
 8008e68:	d8f7      	bhi.n	8008e5a <_free_r+0x15a>
 8008e6a:	68ce      	ldr	r6, [r1, #12]
 8008e6c:	e7d9      	b.n	8008e22 <_free_r+0x122>
 8008e6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e70:	20000458 	.word	0x20000458
 8008e74:	20000864 	.word	0x20000864
 8008e78:	20000f1c 	.word	0x20000f1c
 8008e7c:	20000460 	.word	0x20000460

08008e80 <__sfvwrite_r>:
 8008e80:	6893      	ldr	r3, [r2, #8]
 8008e82:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e86:	4606      	mov	r6, r0
 8008e88:	460c      	mov	r4, r1
 8008e8a:	4690      	mov	r8, r2
 8008e8c:	b91b      	cbnz	r3, 8008e96 <__sfvwrite_r+0x16>
 8008e8e:	2000      	movs	r0, #0
 8008e90:	b003      	add	sp, #12
 8008e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e96:	898b      	ldrh	r3, [r1, #12]
 8008e98:	0718      	lsls	r0, r3, #28
 8008e9a:	d550      	bpl.n	8008f3e <__sfvwrite_r+0xbe>
 8008e9c:	690b      	ldr	r3, [r1, #16]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d04d      	beq.n	8008f3e <__sfvwrite_r+0xbe>
 8008ea2:	89a3      	ldrh	r3, [r4, #12]
 8008ea4:	f8d8 7000 	ldr.w	r7, [r8]
 8008ea8:	f013 0902 	ands.w	r9, r3, #2
 8008eac:	d16c      	bne.n	8008f88 <__sfvwrite_r+0x108>
 8008eae:	f013 0301 	ands.w	r3, r3, #1
 8008eb2:	f000 809c 	beq.w	8008fee <__sfvwrite_r+0x16e>
 8008eb6:	4648      	mov	r0, r9
 8008eb8:	46ca      	mov	sl, r9
 8008eba:	46cb      	mov	fp, r9
 8008ebc:	f1bb 0f00 	cmp.w	fp, #0
 8008ec0:	f000 8103 	beq.w	80090ca <__sfvwrite_r+0x24a>
 8008ec4:	b950      	cbnz	r0, 8008edc <__sfvwrite_r+0x5c>
 8008ec6:	465a      	mov	r2, fp
 8008ec8:	210a      	movs	r1, #10
 8008eca:	4650      	mov	r0, sl
 8008ecc:	f000 f9b6 	bl	800923c <memchr>
 8008ed0:	2800      	cmp	r0, #0
 8008ed2:	f000 80ff 	beq.w	80090d4 <__sfvwrite_r+0x254>
 8008ed6:	3001      	adds	r0, #1
 8008ed8:	eba0 090a 	sub.w	r9, r0, sl
 8008edc:	6820      	ldr	r0, [r4, #0]
 8008ede:	6921      	ldr	r1, [r4, #16]
 8008ee0:	45d9      	cmp	r9, fp
 8008ee2:	464a      	mov	r2, r9
 8008ee4:	bf28      	it	cs
 8008ee6:	465a      	movcs	r2, fp
 8008ee8:	4288      	cmp	r0, r1
 8008eea:	6963      	ldr	r3, [r4, #20]
 8008eec:	f240 80f5 	bls.w	80090da <__sfvwrite_r+0x25a>
 8008ef0:	68a5      	ldr	r5, [r4, #8]
 8008ef2:	441d      	add	r5, r3
 8008ef4:	42aa      	cmp	r2, r5
 8008ef6:	f340 80f0 	ble.w	80090da <__sfvwrite_r+0x25a>
 8008efa:	4651      	mov	r1, sl
 8008efc:	462a      	mov	r2, r5
 8008efe:	f000 f9b9 	bl	8009274 <memmove>
 8008f02:	6823      	ldr	r3, [r4, #0]
 8008f04:	4621      	mov	r1, r4
 8008f06:	442b      	add	r3, r5
 8008f08:	4630      	mov	r0, r6
 8008f0a:	6023      	str	r3, [r4, #0]
 8008f0c:	f7ff fdfc 	bl	8008b08 <_fflush_r>
 8008f10:	2800      	cmp	r0, #0
 8008f12:	d167      	bne.n	8008fe4 <__sfvwrite_r+0x164>
 8008f14:	ebb9 0905 	subs.w	r9, r9, r5
 8008f18:	f040 80f7 	bne.w	800910a <__sfvwrite_r+0x28a>
 8008f1c:	4621      	mov	r1, r4
 8008f1e:	4630      	mov	r0, r6
 8008f20:	f7ff fdf2 	bl	8008b08 <_fflush_r>
 8008f24:	2800      	cmp	r0, #0
 8008f26:	d15d      	bne.n	8008fe4 <__sfvwrite_r+0x164>
 8008f28:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8008f2c:	44aa      	add	sl, r5
 8008f2e:	ebab 0b05 	sub.w	fp, fp, r5
 8008f32:	1b55      	subs	r5, r2, r5
 8008f34:	f8c8 5008 	str.w	r5, [r8, #8]
 8008f38:	2d00      	cmp	r5, #0
 8008f3a:	d1bf      	bne.n	8008ebc <__sfvwrite_r+0x3c>
 8008f3c:	e7a7      	b.n	8008e8e <__sfvwrite_r+0xe>
 8008f3e:	4621      	mov	r1, r4
 8008f40:	4630      	mov	r0, r6
 8008f42:	f7fe fe9d 	bl	8007c80 <__swsetup_r>
 8008f46:	2800      	cmp	r0, #0
 8008f48:	d0ab      	beq.n	8008ea2 <__sfvwrite_r+0x22>
 8008f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f4e:	e79f      	b.n	8008e90 <__sfvwrite_r+0x10>
 8008f50:	e9d7 b900 	ldrd	fp, r9, [r7]
 8008f54:	3708      	adds	r7, #8
 8008f56:	f1b9 0f00 	cmp.w	r9, #0
 8008f5a:	d0f9      	beq.n	8008f50 <__sfvwrite_r+0xd0>
 8008f5c:	45d1      	cmp	r9, sl
 8008f5e:	464b      	mov	r3, r9
 8008f60:	465a      	mov	r2, fp
 8008f62:	bf28      	it	cs
 8008f64:	4653      	movcs	r3, sl
 8008f66:	4630      	mov	r0, r6
 8008f68:	69e1      	ldr	r1, [r4, #28]
 8008f6a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008f6c:	47a8      	blx	r5
 8008f6e:	2800      	cmp	r0, #0
 8008f70:	dd38      	ble.n	8008fe4 <__sfvwrite_r+0x164>
 8008f72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f76:	4483      	add	fp, r0
 8008f78:	eba9 0900 	sub.w	r9, r9, r0
 8008f7c:	1a18      	subs	r0, r3, r0
 8008f7e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f82:	2800      	cmp	r0, #0
 8008f84:	d1e7      	bne.n	8008f56 <__sfvwrite_r+0xd6>
 8008f86:	e782      	b.n	8008e8e <__sfvwrite_r+0xe>
 8008f88:	f04f 0b00 	mov.w	fp, #0
 8008f8c:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009110 <__sfvwrite_r+0x290>
 8008f90:	46d9      	mov	r9, fp
 8008f92:	e7e0      	b.n	8008f56 <__sfvwrite_r+0xd6>
 8008f94:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8008f98:	3708      	adds	r7, #8
 8008f9a:	f1ba 0f00 	cmp.w	sl, #0
 8008f9e:	d0f9      	beq.n	8008f94 <__sfvwrite_r+0x114>
 8008fa0:	89a3      	ldrh	r3, [r4, #12]
 8008fa2:	68a2      	ldr	r2, [r4, #8]
 8008fa4:	0599      	lsls	r1, r3, #22
 8008fa6:	6820      	ldr	r0, [r4, #0]
 8008fa8:	d563      	bpl.n	8009072 <__sfvwrite_r+0x1f2>
 8008faa:	4552      	cmp	r2, sl
 8008fac:	d836      	bhi.n	800901c <__sfvwrite_r+0x19c>
 8008fae:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8008fb2:	d033      	beq.n	800901c <__sfvwrite_r+0x19c>
 8008fb4:	6921      	ldr	r1, [r4, #16]
 8008fb6:	6965      	ldr	r5, [r4, #20]
 8008fb8:	eba0 0b01 	sub.w	fp, r0, r1
 8008fbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008fc0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008fc4:	f10b 0201 	add.w	r2, fp, #1
 8008fc8:	106d      	asrs	r5, r5, #1
 8008fca:	4452      	add	r2, sl
 8008fcc:	4295      	cmp	r5, r2
 8008fce:	bf38      	it	cc
 8008fd0:	4615      	movcc	r5, r2
 8008fd2:	055b      	lsls	r3, r3, #21
 8008fd4:	d53d      	bpl.n	8009052 <__sfvwrite_r+0x1d2>
 8008fd6:	4629      	mov	r1, r5
 8008fd8:	4630      	mov	r0, r6
 8008fda:	f7fb fe65 	bl	8004ca8 <_malloc_r>
 8008fde:	b948      	cbnz	r0, 8008ff4 <__sfvwrite_r+0x174>
 8008fe0:	230c      	movs	r3, #12
 8008fe2:	6033      	str	r3, [r6, #0]
 8008fe4:	89a3      	ldrh	r3, [r4, #12]
 8008fe6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fea:	81a3      	strh	r3, [r4, #12]
 8008fec:	e7ad      	b.n	8008f4a <__sfvwrite_r+0xca>
 8008fee:	4699      	mov	r9, r3
 8008ff0:	469a      	mov	sl, r3
 8008ff2:	e7d2      	b.n	8008f9a <__sfvwrite_r+0x11a>
 8008ff4:	465a      	mov	r2, fp
 8008ff6:	6921      	ldr	r1, [r4, #16]
 8008ff8:	9001      	str	r0, [sp, #4]
 8008ffa:	f000 f92d 	bl	8009258 <memcpy>
 8008ffe:	89a2      	ldrh	r2, [r4, #12]
 8009000:	9b01      	ldr	r3, [sp, #4]
 8009002:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009006:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800900a:	81a2      	strh	r2, [r4, #12]
 800900c:	4652      	mov	r2, sl
 800900e:	6123      	str	r3, [r4, #16]
 8009010:	6165      	str	r5, [r4, #20]
 8009012:	445b      	add	r3, fp
 8009014:	eba5 050b 	sub.w	r5, r5, fp
 8009018:	6023      	str	r3, [r4, #0]
 800901a:	60a5      	str	r5, [r4, #8]
 800901c:	4552      	cmp	r2, sl
 800901e:	bf28      	it	cs
 8009020:	4652      	movcs	r2, sl
 8009022:	4655      	mov	r5, sl
 8009024:	4649      	mov	r1, r9
 8009026:	6820      	ldr	r0, [r4, #0]
 8009028:	9201      	str	r2, [sp, #4]
 800902a:	f000 f923 	bl	8009274 <memmove>
 800902e:	68a3      	ldr	r3, [r4, #8]
 8009030:	9a01      	ldr	r2, [sp, #4]
 8009032:	1a9b      	subs	r3, r3, r2
 8009034:	60a3      	str	r3, [r4, #8]
 8009036:	6823      	ldr	r3, [r4, #0]
 8009038:	441a      	add	r2, r3
 800903a:	6022      	str	r2, [r4, #0]
 800903c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009040:	44a9      	add	r9, r5
 8009042:	ebaa 0a05 	sub.w	sl, sl, r5
 8009046:	1b45      	subs	r5, r0, r5
 8009048:	f8c8 5008 	str.w	r5, [r8, #8]
 800904c:	2d00      	cmp	r5, #0
 800904e:	d1a4      	bne.n	8008f9a <__sfvwrite_r+0x11a>
 8009050:	e71d      	b.n	8008e8e <__sfvwrite_r+0xe>
 8009052:	462a      	mov	r2, r5
 8009054:	4630      	mov	r0, r6
 8009056:	f000 fc5b 	bl	8009910 <_realloc_r>
 800905a:	4603      	mov	r3, r0
 800905c:	2800      	cmp	r0, #0
 800905e:	d1d5      	bne.n	800900c <__sfvwrite_r+0x18c>
 8009060:	4630      	mov	r0, r6
 8009062:	6921      	ldr	r1, [r4, #16]
 8009064:	f7ff fe4c 	bl	8008d00 <_free_r>
 8009068:	89a3      	ldrh	r3, [r4, #12]
 800906a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800906e:	81a3      	strh	r3, [r4, #12]
 8009070:	e7b6      	b.n	8008fe0 <__sfvwrite_r+0x160>
 8009072:	6923      	ldr	r3, [r4, #16]
 8009074:	4283      	cmp	r3, r0
 8009076:	d302      	bcc.n	800907e <__sfvwrite_r+0x1fe>
 8009078:	6961      	ldr	r1, [r4, #20]
 800907a:	4551      	cmp	r1, sl
 800907c:	d915      	bls.n	80090aa <__sfvwrite_r+0x22a>
 800907e:	4552      	cmp	r2, sl
 8009080:	bf28      	it	cs
 8009082:	4652      	movcs	r2, sl
 8009084:	4615      	mov	r5, r2
 8009086:	4649      	mov	r1, r9
 8009088:	f000 f8f4 	bl	8009274 <memmove>
 800908c:	68a3      	ldr	r3, [r4, #8]
 800908e:	6822      	ldr	r2, [r4, #0]
 8009090:	1b5b      	subs	r3, r3, r5
 8009092:	442a      	add	r2, r5
 8009094:	60a3      	str	r3, [r4, #8]
 8009096:	6022      	str	r2, [r4, #0]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d1cf      	bne.n	800903c <__sfvwrite_r+0x1bc>
 800909c:	4621      	mov	r1, r4
 800909e:	4630      	mov	r0, r6
 80090a0:	f7ff fd32 	bl	8008b08 <_fflush_r>
 80090a4:	2800      	cmp	r0, #0
 80090a6:	d0c9      	beq.n	800903c <__sfvwrite_r+0x1bc>
 80090a8:	e79c      	b.n	8008fe4 <__sfvwrite_r+0x164>
 80090aa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80090ae:	459a      	cmp	sl, r3
 80090b0:	bf38      	it	cc
 80090b2:	4653      	movcc	r3, sl
 80090b4:	fb93 f3f1 	sdiv	r3, r3, r1
 80090b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80090ba:	434b      	muls	r3, r1
 80090bc:	464a      	mov	r2, r9
 80090be:	4630      	mov	r0, r6
 80090c0:	69e1      	ldr	r1, [r4, #28]
 80090c2:	47a8      	blx	r5
 80090c4:	1e05      	subs	r5, r0, #0
 80090c6:	dcb9      	bgt.n	800903c <__sfvwrite_r+0x1bc>
 80090c8:	e78c      	b.n	8008fe4 <__sfvwrite_r+0x164>
 80090ca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80090ce:	2000      	movs	r0, #0
 80090d0:	3708      	adds	r7, #8
 80090d2:	e6f3      	b.n	8008ebc <__sfvwrite_r+0x3c>
 80090d4:	f10b 0901 	add.w	r9, fp, #1
 80090d8:	e700      	b.n	8008edc <__sfvwrite_r+0x5c>
 80090da:	4293      	cmp	r3, r2
 80090dc:	dc08      	bgt.n	80090f0 <__sfvwrite_r+0x270>
 80090de:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80090e0:	4652      	mov	r2, sl
 80090e2:	4630      	mov	r0, r6
 80090e4:	69e1      	ldr	r1, [r4, #28]
 80090e6:	47a8      	blx	r5
 80090e8:	1e05      	subs	r5, r0, #0
 80090ea:	f73f af13 	bgt.w	8008f14 <__sfvwrite_r+0x94>
 80090ee:	e779      	b.n	8008fe4 <__sfvwrite_r+0x164>
 80090f0:	4651      	mov	r1, sl
 80090f2:	9201      	str	r2, [sp, #4]
 80090f4:	f000 f8be 	bl	8009274 <memmove>
 80090f8:	9a01      	ldr	r2, [sp, #4]
 80090fa:	68a3      	ldr	r3, [r4, #8]
 80090fc:	4615      	mov	r5, r2
 80090fe:	1a9b      	subs	r3, r3, r2
 8009100:	60a3      	str	r3, [r4, #8]
 8009102:	6823      	ldr	r3, [r4, #0]
 8009104:	4413      	add	r3, r2
 8009106:	6023      	str	r3, [r4, #0]
 8009108:	e704      	b.n	8008f14 <__sfvwrite_r+0x94>
 800910a:	2001      	movs	r0, #1
 800910c:	e70c      	b.n	8008f28 <__sfvwrite_r+0xa8>
 800910e:	bf00      	nop
 8009110:	7ffffc00 	.word	0x7ffffc00

08009114 <_fwalk_reent>:
 8009114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009118:	4606      	mov	r6, r0
 800911a:	4688      	mov	r8, r1
 800911c:	2700      	movs	r7, #0
 800911e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8009122:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009126:	f1b9 0901 	subs.w	r9, r9, #1
 800912a:	d505      	bpl.n	8009138 <_fwalk_reent+0x24>
 800912c:	6824      	ldr	r4, [r4, #0]
 800912e:	2c00      	cmp	r4, #0
 8009130:	d1f7      	bne.n	8009122 <_fwalk_reent+0xe>
 8009132:	4638      	mov	r0, r7
 8009134:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009138:	89ab      	ldrh	r3, [r5, #12]
 800913a:	2b01      	cmp	r3, #1
 800913c:	d907      	bls.n	800914e <_fwalk_reent+0x3a>
 800913e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009142:	3301      	adds	r3, #1
 8009144:	d003      	beq.n	800914e <_fwalk_reent+0x3a>
 8009146:	4629      	mov	r1, r5
 8009148:	4630      	mov	r0, r6
 800914a:	47c0      	blx	r8
 800914c:	4307      	orrs	r7, r0
 800914e:	3568      	adds	r5, #104	; 0x68
 8009150:	e7e9      	b.n	8009126 <_fwalk_reent+0x12>
	...

08009154 <_localeconv_r>:
 8009154:	4800      	ldr	r0, [pc, #0]	; (8009158 <_localeconv_r+0x4>)
 8009156:	4770      	bx	lr
 8009158:	2000095c 	.word	0x2000095c

0800915c <__retarget_lock_init_recursive>:
 800915c:	4770      	bx	lr

0800915e <__retarget_lock_close_recursive>:
 800915e:	4770      	bx	lr

08009160 <__retarget_lock_acquire_recursive>:
 8009160:	4770      	bx	lr

08009162 <__retarget_lock_release_recursive>:
 8009162:	4770      	bx	lr

08009164 <__swhatbuf_r>:
 8009164:	b570      	push	{r4, r5, r6, lr}
 8009166:	460e      	mov	r6, r1
 8009168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800916c:	4614      	mov	r4, r2
 800916e:	2900      	cmp	r1, #0
 8009170:	461d      	mov	r5, r3
 8009172:	b096      	sub	sp, #88	; 0x58
 8009174:	da09      	bge.n	800918a <__swhatbuf_r+0x26>
 8009176:	2200      	movs	r2, #0
 8009178:	89b3      	ldrh	r3, [r6, #12]
 800917a:	602a      	str	r2, [r5, #0]
 800917c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009180:	d116      	bne.n	80091b0 <__swhatbuf_r+0x4c>
 8009182:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009186:	6023      	str	r3, [r4, #0]
 8009188:	e015      	b.n	80091b6 <__swhatbuf_r+0x52>
 800918a:	466a      	mov	r2, sp
 800918c:	f001 fd2e 	bl	800abec <_fstat_r>
 8009190:	2800      	cmp	r0, #0
 8009192:	dbf0      	blt.n	8009176 <__swhatbuf_r+0x12>
 8009194:	9a01      	ldr	r2, [sp, #4]
 8009196:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800919a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800919e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80091a2:	425a      	negs	r2, r3
 80091a4:	415a      	adcs	r2, r3
 80091a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091aa:	602a      	str	r2, [r5, #0]
 80091ac:	6023      	str	r3, [r4, #0]
 80091ae:	e002      	b.n	80091b6 <__swhatbuf_r+0x52>
 80091b0:	2340      	movs	r3, #64	; 0x40
 80091b2:	4610      	mov	r0, r2
 80091b4:	6023      	str	r3, [r4, #0]
 80091b6:	b016      	add	sp, #88	; 0x58
 80091b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080091bc <__smakebuf_r>:
 80091bc:	898b      	ldrh	r3, [r1, #12]
 80091be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80091c0:	079d      	lsls	r5, r3, #30
 80091c2:	4606      	mov	r6, r0
 80091c4:	460c      	mov	r4, r1
 80091c6:	d507      	bpl.n	80091d8 <__smakebuf_r+0x1c>
 80091c8:	f104 0343 	add.w	r3, r4, #67	; 0x43
 80091cc:	6023      	str	r3, [r4, #0]
 80091ce:	6123      	str	r3, [r4, #16]
 80091d0:	2301      	movs	r3, #1
 80091d2:	6163      	str	r3, [r4, #20]
 80091d4:	b002      	add	sp, #8
 80091d6:	bd70      	pop	{r4, r5, r6, pc}
 80091d8:	466a      	mov	r2, sp
 80091da:	ab01      	add	r3, sp, #4
 80091dc:	f7ff ffc2 	bl	8009164 <__swhatbuf_r>
 80091e0:	9900      	ldr	r1, [sp, #0]
 80091e2:	4605      	mov	r5, r0
 80091e4:	4630      	mov	r0, r6
 80091e6:	f7fb fd5f 	bl	8004ca8 <_malloc_r>
 80091ea:	b948      	cbnz	r0, 8009200 <__smakebuf_r+0x44>
 80091ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091f0:	059a      	lsls	r2, r3, #22
 80091f2:	d4ef      	bmi.n	80091d4 <__smakebuf_r+0x18>
 80091f4:	f023 0303 	bic.w	r3, r3, #3
 80091f8:	f043 0302 	orr.w	r3, r3, #2
 80091fc:	81a3      	strh	r3, [r4, #12]
 80091fe:	e7e3      	b.n	80091c8 <__smakebuf_r+0xc>
 8009200:	4b0d      	ldr	r3, [pc, #52]	; (8009238 <__smakebuf_r+0x7c>)
 8009202:	63f3      	str	r3, [r6, #60]	; 0x3c
 8009204:	89a3      	ldrh	r3, [r4, #12]
 8009206:	6020      	str	r0, [r4, #0]
 8009208:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800920c:	81a3      	strh	r3, [r4, #12]
 800920e:	9b00      	ldr	r3, [sp, #0]
 8009210:	6120      	str	r0, [r4, #16]
 8009212:	6163      	str	r3, [r4, #20]
 8009214:	9b01      	ldr	r3, [sp, #4]
 8009216:	b15b      	cbz	r3, 8009230 <__smakebuf_r+0x74>
 8009218:	4630      	mov	r0, r6
 800921a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800921e:	f001 fcf7 	bl	800ac10 <_isatty_r>
 8009222:	b128      	cbz	r0, 8009230 <__smakebuf_r+0x74>
 8009224:	89a3      	ldrh	r3, [r4, #12]
 8009226:	f023 0303 	bic.w	r3, r3, #3
 800922a:	f043 0301 	orr.w	r3, r3, #1
 800922e:	81a3      	strh	r3, [r4, #12]
 8009230:	89a0      	ldrh	r0, [r4, #12]
 8009232:	4305      	orrs	r5, r0
 8009234:	81a5      	strh	r5, [r4, #12]
 8009236:	e7cd      	b.n	80091d4 <__smakebuf_r+0x18>
 8009238:	08008ba5 	.word	0x08008ba5

0800923c <memchr>:
 800923c:	4603      	mov	r3, r0
 800923e:	b510      	push	{r4, lr}
 8009240:	b2c9      	uxtb	r1, r1
 8009242:	4402      	add	r2, r0
 8009244:	4293      	cmp	r3, r2
 8009246:	4618      	mov	r0, r3
 8009248:	d101      	bne.n	800924e <memchr+0x12>
 800924a:	2000      	movs	r0, #0
 800924c:	e003      	b.n	8009256 <memchr+0x1a>
 800924e:	7804      	ldrb	r4, [r0, #0]
 8009250:	3301      	adds	r3, #1
 8009252:	428c      	cmp	r4, r1
 8009254:	d1f6      	bne.n	8009244 <memchr+0x8>
 8009256:	bd10      	pop	{r4, pc}

08009258 <memcpy>:
 8009258:	440a      	add	r2, r1
 800925a:	4291      	cmp	r1, r2
 800925c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009260:	d100      	bne.n	8009264 <memcpy+0xc>
 8009262:	4770      	bx	lr
 8009264:	b510      	push	{r4, lr}
 8009266:	f811 4b01 	ldrb.w	r4, [r1], #1
 800926a:	4291      	cmp	r1, r2
 800926c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009270:	d1f9      	bne.n	8009266 <memcpy+0xe>
 8009272:	bd10      	pop	{r4, pc}

08009274 <memmove>:
 8009274:	4288      	cmp	r0, r1
 8009276:	b510      	push	{r4, lr}
 8009278:	eb01 0402 	add.w	r4, r1, r2
 800927c:	d902      	bls.n	8009284 <memmove+0x10>
 800927e:	4284      	cmp	r4, r0
 8009280:	4623      	mov	r3, r4
 8009282:	d807      	bhi.n	8009294 <memmove+0x20>
 8009284:	1e43      	subs	r3, r0, #1
 8009286:	42a1      	cmp	r1, r4
 8009288:	d008      	beq.n	800929c <memmove+0x28>
 800928a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800928e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009292:	e7f8      	b.n	8009286 <memmove+0x12>
 8009294:	4601      	mov	r1, r0
 8009296:	4402      	add	r2, r0
 8009298:	428a      	cmp	r2, r1
 800929a:	d100      	bne.n	800929e <memmove+0x2a>
 800929c:	bd10      	pop	{r4, pc}
 800929e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80092a6:	e7f7      	b.n	8009298 <memmove+0x24>

080092a8 <_Balloc>:
 80092a8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80092aa:	b570      	push	{r4, r5, r6, lr}
 80092ac:	4605      	mov	r5, r0
 80092ae:	460c      	mov	r4, r1
 80092b0:	b17b      	cbz	r3, 80092d2 <_Balloc+0x2a>
 80092b2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80092b4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80092b8:	b9a0      	cbnz	r0, 80092e4 <_Balloc+0x3c>
 80092ba:	2101      	movs	r1, #1
 80092bc:	fa01 f604 	lsl.w	r6, r1, r4
 80092c0:	1d72      	adds	r2, r6, #5
 80092c2:	4628      	mov	r0, r5
 80092c4:	0092      	lsls	r2, r2, #2
 80092c6:	f001 fb7f 	bl	800a9c8 <_calloc_r>
 80092ca:	b148      	cbz	r0, 80092e0 <_Balloc+0x38>
 80092cc:	e9c0 4601 	strd	r4, r6, [r0, #4]
 80092d0:	e00b      	b.n	80092ea <_Balloc+0x42>
 80092d2:	2221      	movs	r2, #33	; 0x21
 80092d4:	2104      	movs	r1, #4
 80092d6:	f001 fb77 	bl	800a9c8 <_calloc_r>
 80092da:	64e8      	str	r0, [r5, #76]	; 0x4c
 80092dc:	2800      	cmp	r0, #0
 80092de:	d1e8      	bne.n	80092b2 <_Balloc+0xa>
 80092e0:	2000      	movs	r0, #0
 80092e2:	bd70      	pop	{r4, r5, r6, pc}
 80092e4:	6802      	ldr	r2, [r0, #0]
 80092e6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 80092ea:	2300      	movs	r3, #0
 80092ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80092f0:	e7f7      	b.n	80092e2 <_Balloc+0x3a>

080092f2 <_Bfree>:
 80092f2:	b131      	cbz	r1, 8009302 <_Bfree+0x10>
 80092f4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80092f6:	684a      	ldr	r2, [r1, #4]
 80092f8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80092fc:	6008      	str	r0, [r1, #0]
 80092fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009302:	4770      	bx	lr

08009304 <__multadd>:
 8009304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009308:	4698      	mov	r8, r3
 800930a:	460c      	mov	r4, r1
 800930c:	2300      	movs	r3, #0
 800930e:	690e      	ldr	r6, [r1, #16]
 8009310:	4607      	mov	r7, r0
 8009312:	f101 0014 	add.w	r0, r1, #20
 8009316:	6805      	ldr	r5, [r0, #0]
 8009318:	3301      	adds	r3, #1
 800931a:	b2a9      	uxth	r1, r5
 800931c:	fb02 8101 	mla	r1, r2, r1, r8
 8009320:	0c2d      	lsrs	r5, r5, #16
 8009322:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009326:	fb02 c505 	mla	r5, r2, r5, ip
 800932a:	b289      	uxth	r1, r1
 800932c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009330:	429e      	cmp	r6, r3
 8009332:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009336:	f840 1b04 	str.w	r1, [r0], #4
 800933a:	dcec      	bgt.n	8009316 <__multadd+0x12>
 800933c:	f1b8 0f00 	cmp.w	r8, #0
 8009340:	d022      	beq.n	8009388 <__multadd+0x84>
 8009342:	68a3      	ldr	r3, [r4, #8]
 8009344:	42b3      	cmp	r3, r6
 8009346:	dc19      	bgt.n	800937c <__multadd+0x78>
 8009348:	6861      	ldr	r1, [r4, #4]
 800934a:	4638      	mov	r0, r7
 800934c:	3101      	adds	r1, #1
 800934e:	f7ff ffab 	bl	80092a8 <_Balloc>
 8009352:	4605      	mov	r5, r0
 8009354:	b928      	cbnz	r0, 8009362 <__multadd+0x5e>
 8009356:	4602      	mov	r2, r0
 8009358:	21b5      	movs	r1, #181	; 0xb5
 800935a:	4b0d      	ldr	r3, [pc, #52]	; (8009390 <__multadd+0x8c>)
 800935c:	480d      	ldr	r0, [pc, #52]	; (8009394 <__multadd+0x90>)
 800935e:	f001 fb15 	bl	800a98c <__assert_func>
 8009362:	6922      	ldr	r2, [r4, #16]
 8009364:	f104 010c 	add.w	r1, r4, #12
 8009368:	3202      	adds	r2, #2
 800936a:	0092      	lsls	r2, r2, #2
 800936c:	300c      	adds	r0, #12
 800936e:	f7ff ff73 	bl	8009258 <memcpy>
 8009372:	4621      	mov	r1, r4
 8009374:	4638      	mov	r0, r7
 8009376:	f7ff ffbc 	bl	80092f2 <_Bfree>
 800937a:	462c      	mov	r4, r5
 800937c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009380:	3601      	adds	r6, #1
 8009382:	f8c3 8014 	str.w	r8, [r3, #20]
 8009386:	6126      	str	r6, [r4, #16]
 8009388:	4620      	mov	r0, r4
 800938a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800938e:	bf00      	nop
 8009390:	0800b4d5 	.word	0x0800b4d5
 8009394:	0800b545 	.word	0x0800b545

08009398 <__hi0bits>:
 8009398:	0c02      	lsrs	r2, r0, #16
 800939a:	0412      	lsls	r2, r2, #16
 800939c:	4603      	mov	r3, r0
 800939e:	b9ca      	cbnz	r2, 80093d4 <__hi0bits+0x3c>
 80093a0:	0403      	lsls	r3, r0, #16
 80093a2:	2010      	movs	r0, #16
 80093a4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80093a8:	bf04      	itt	eq
 80093aa:	021b      	lsleq	r3, r3, #8
 80093ac:	3008      	addeq	r0, #8
 80093ae:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80093b2:	bf04      	itt	eq
 80093b4:	011b      	lsleq	r3, r3, #4
 80093b6:	3004      	addeq	r0, #4
 80093b8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80093bc:	bf04      	itt	eq
 80093be:	009b      	lsleq	r3, r3, #2
 80093c0:	3002      	addeq	r0, #2
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	db05      	blt.n	80093d2 <__hi0bits+0x3a>
 80093c6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80093ca:	f100 0001 	add.w	r0, r0, #1
 80093ce:	bf08      	it	eq
 80093d0:	2020      	moveq	r0, #32
 80093d2:	4770      	bx	lr
 80093d4:	2000      	movs	r0, #0
 80093d6:	e7e5      	b.n	80093a4 <__hi0bits+0xc>

080093d8 <__lo0bits>:
 80093d8:	6803      	ldr	r3, [r0, #0]
 80093da:	4602      	mov	r2, r0
 80093dc:	f013 0007 	ands.w	r0, r3, #7
 80093e0:	d00b      	beq.n	80093fa <__lo0bits+0x22>
 80093e2:	07d9      	lsls	r1, r3, #31
 80093e4:	d422      	bmi.n	800942c <__lo0bits+0x54>
 80093e6:	0798      	lsls	r0, r3, #30
 80093e8:	bf49      	itett	mi
 80093ea:	085b      	lsrmi	r3, r3, #1
 80093ec:	089b      	lsrpl	r3, r3, #2
 80093ee:	2001      	movmi	r0, #1
 80093f0:	6013      	strmi	r3, [r2, #0]
 80093f2:	bf5c      	itt	pl
 80093f4:	2002      	movpl	r0, #2
 80093f6:	6013      	strpl	r3, [r2, #0]
 80093f8:	4770      	bx	lr
 80093fa:	b299      	uxth	r1, r3
 80093fc:	b909      	cbnz	r1, 8009402 <__lo0bits+0x2a>
 80093fe:	2010      	movs	r0, #16
 8009400:	0c1b      	lsrs	r3, r3, #16
 8009402:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009406:	bf04      	itt	eq
 8009408:	0a1b      	lsreq	r3, r3, #8
 800940a:	3008      	addeq	r0, #8
 800940c:	0719      	lsls	r1, r3, #28
 800940e:	bf04      	itt	eq
 8009410:	091b      	lsreq	r3, r3, #4
 8009412:	3004      	addeq	r0, #4
 8009414:	0799      	lsls	r1, r3, #30
 8009416:	bf04      	itt	eq
 8009418:	089b      	lsreq	r3, r3, #2
 800941a:	3002      	addeq	r0, #2
 800941c:	07d9      	lsls	r1, r3, #31
 800941e:	d403      	bmi.n	8009428 <__lo0bits+0x50>
 8009420:	085b      	lsrs	r3, r3, #1
 8009422:	f100 0001 	add.w	r0, r0, #1
 8009426:	d003      	beq.n	8009430 <__lo0bits+0x58>
 8009428:	6013      	str	r3, [r2, #0]
 800942a:	4770      	bx	lr
 800942c:	2000      	movs	r0, #0
 800942e:	4770      	bx	lr
 8009430:	2020      	movs	r0, #32
 8009432:	4770      	bx	lr

08009434 <__i2b>:
 8009434:	b510      	push	{r4, lr}
 8009436:	460c      	mov	r4, r1
 8009438:	2101      	movs	r1, #1
 800943a:	f7ff ff35 	bl	80092a8 <_Balloc>
 800943e:	4602      	mov	r2, r0
 8009440:	b928      	cbnz	r0, 800944e <__i2b+0x1a>
 8009442:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009446:	4b04      	ldr	r3, [pc, #16]	; (8009458 <__i2b+0x24>)
 8009448:	4804      	ldr	r0, [pc, #16]	; (800945c <__i2b+0x28>)
 800944a:	f001 fa9f 	bl	800a98c <__assert_func>
 800944e:	2301      	movs	r3, #1
 8009450:	6144      	str	r4, [r0, #20]
 8009452:	6103      	str	r3, [r0, #16]
 8009454:	bd10      	pop	{r4, pc}
 8009456:	bf00      	nop
 8009458:	0800b4d5 	.word	0x0800b4d5
 800945c:	0800b545 	.word	0x0800b545

08009460 <__multiply>:
 8009460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009464:	4614      	mov	r4, r2
 8009466:	690a      	ldr	r2, [r1, #16]
 8009468:	6923      	ldr	r3, [r4, #16]
 800946a:	460d      	mov	r5, r1
 800946c:	429a      	cmp	r2, r3
 800946e:	bfbe      	ittt	lt
 8009470:	460b      	movlt	r3, r1
 8009472:	4625      	movlt	r5, r4
 8009474:	461c      	movlt	r4, r3
 8009476:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800947a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800947e:	68ab      	ldr	r3, [r5, #8]
 8009480:	6869      	ldr	r1, [r5, #4]
 8009482:	eb0a 0709 	add.w	r7, sl, r9
 8009486:	42bb      	cmp	r3, r7
 8009488:	b085      	sub	sp, #20
 800948a:	bfb8      	it	lt
 800948c:	3101      	addlt	r1, #1
 800948e:	f7ff ff0b 	bl	80092a8 <_Balloc>
 8009492:	b930      	cbnz	r0, 80094a2 <__multiply+0x42>
 8009494:	4602      	mov	r2, r0
 8009496:	f240 115d 	movw	r1, #349	; 0x15d
 800949a:	4b41      	ldr	r3, [pc, #260]	; (80095a0 <__multiply+0x140>)
 800949c:	4841      	ldr	r0, [pc, #260]	; (80095a4 <__multiply+0x144>)
 800949e:	f001 fa75 	bl	800a98c <__assert_func>
 80094a2:	f100 0614 	add.w	r6, r0, #20
 80094a6:	4633      	mov	r3, r6
 80094a8:	2200      	movs	r2, #0
 80094aa:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80094ae:	4543      	cmp	r3, r8
 80094b0:	d31e      	bcc.n	80094f0 <__multiply+0x90>
 80094b2:	f105 0c14 	add.w	ip, r5, #20
 80094b6:	f104 0314 	add.w	r3, r4, #20
 80094ba:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80094be:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80094c2:	9202      	str	r2, [sp, #8]
 80094c4:	ebac 0205 	sub.w	r2, ip, r5
 80094c8:	3a15      	subs	r2, #21
 80094ca:	f022 0203 	bic.w	r2, r2, #3
 80094ce:	3204      	adds	r2, #4
 80094d0:	f105 0115 	add.w	r1, r5, #21
 80094d4:	458c      	cmp	ip, r1
 80094d6:	bf38      	it	cc
 80094d8:	2204      	movcc	r2, #4
 80094da:	9201      	str	r2, [sp, #4]
 80094dc:	9a02      	ldr	r2, [sp, #8]
 80094de:	9303      	str	r3, [sp, #12]
 80094e0:	429a      	cmp	r2, r3
 80094e2:	d808      	bhi.n	80094f6 <__multiply+0x96>
 80094e4:	2f00      	cmp	r7, #0
 80094e6:	dc55      	bgt.n	8009594 <__multiply+0x134>
 80094e8:	6107      	str	r7, [r0, #16]
 80094ea:	b005      	add	sp, #20
 80094ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f0:	f843 2b04 	str.w	r2, [r3], #4
 80094f4:	e7db      	b.n	80094ae <__multiply+0x4e>
 80094f6:	f8b3 a000 	ldrh.w	sl, [r3]
 80094fa:	f1ba 0f00 	cmp.w	sl, #0
 80094fe:	d020      	beq.n	8009542 <__multiply+0xe2>
 8009500:	46b1      	mov	r9, r6
 8009502:	2200      	movs	r2, #0
 8009504:	f105 0e14 	add.w	lr, r5, #20
 8009508:	f85e 4b04 	ldr.w	r4, [lr], #4
 800950c:	f8d9 b000 	ldr.w	fp, [r9]
 8009510:	b2a1      	uxth	r1, r4
 8009512:	fa1f fb8b 	uxth.w	fp, fp
 8009516:	fb0a b101 	mla	r1, sl, r1, fp
 800951a:	4411      	add	r1, r2
 800951c:	f8d9 2000 	ldr.w	r2, [r9]
 8009520:	0c24      	lsrs	r4, r4, #16
 8009522:	0c12      	lsrs	r2, r2, #16
 8009524:	fb0a 2404 	mla	r4, sl, r4, r2
 8009528:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800952c:	b289      	uxth	r1, r1
 800952e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009532:	45f4      	cmp	ip, lr
 8009534:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009538:	f849 1b04 	str.w	r1, [r9], #4
 800953c:	d8e4      	bhi.n	8009508 <__multiply+0xa8>
 800953e:	9901      	ldr	r1, [sp, #4]
 8009540:	5072      	str	r2, [r6, r1]
 8009542:	9a03      	ldr	r2, [sp, #12]
 8009544:	3304      	adds	r3, #4
 8009546:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800954a:	f1b9 0f00 	cmp.w	r9, #0
 800954e:	d01f      	beq.n	8009590 <__multiply+0x130>
 8009550:	46b6      	mov	lr, r6
 8009552:	f04f 0a00 	mov.w	sl, #0
 8009556:	6834      	ldr	r4, [r6, #0]
 8009558:	f105 0114 	add.w	r1, r5, #20
 800955c:	880a      	ldrh	r2, [r1, #0]
 800955e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009562:	b2a4      	uxth	r4, r4
 8009564:	fb09 b202 	mla	r2, r9, r2, fp
 8009568:	4492      	add	sl, r2
 800956a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800956e:	f84e 4b04 	str.w	r4, [lr], #4
 8009572:	f851 4b04 	ldr.w	r4, [r1], #4
 8009576:	f8be 2000 	ldrh.w	r2, [lr]
 800957a:	0c24      	lsrs	r4, r4, #16
 800957c:	fb09 2404 	mla	r4, r9, r4, r2
 8009580:	458c      	cmp	ip, r1
 8009582:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009586:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800958a:	d8e7      	bhi.n	800955c <__multiply+0xfc>
 800958c:	9a01      	ldr	r2, [sp, #4]
 800958e:	50b4      	str	r4, [r6, r2]
 8009590:	3604      	adds	r6, #4
 8009592:	e7a3      	b.n	80094dc <__multiply+0x7c>
 8009594:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009598:	2b00      	cmp	r3, #0
 800959a:	d1a5      	bne.n	80094e8 <__multiply+0x88>
 800959c:	3f01      	subs	r7, #1
 800959e:	e7a1      	b.n	80094e4 <__multiply+0x84>
 80095a0:	0800b4d5 	.word	0x0800b4d5
 80095a4:	0800b545 	.word	0x0800b545

080095a8 <__pow5mult>:
 80095a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095ac:	4615      	mov	r5, r2
 80095ae:	f012 0203 	ands.w	r2, r2, #3
 80095b2:	4606      	mov	r6, r0
 80095b4:	460f      	mov	r7, r1
 80095b6:	d007      	beq.n	80095c8 <__pow5mult+0x20>
 80095b8:	4c1a      	ldr	r4, [pc, #104]	; (8009624 <__pow5mult+0x7c>)
 80095ba:	3a01      	subs	r2, #1
 80095bc:	2300      	movs	r3, #0
 80095be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80095c2:	f7ff fe9f 	bl	8009304 <__multadd>
 80095c6:	4607      	mov	r7, r0
 80095c8:	10ad      	asrs	r5, r5, #2
 80095ca:	d027      	beq.n	800961c <__pow5mult+0x74>
 80095cc:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 80095ce:	b944      	cbnz	r4, 80095e2 <__pow5mult+0x3a>
 80095d0:	f240 2171 	movw	r1, #625	; 0x271
 80095d4:	4630      	mov	r0, r6
 80095d6:	f7ff ff2d 	bl	8009434 <__i2b>
 80095da:	2300      	movs	r3, #0
 80095dc:	4604      	mov	r4, r0
 80095de:	64b0      	str	r0, [r6, #72]	; 0x48
 80095e0:	6003      	str	r3, [r0, #0]
 80095e2:	f04f 0900 	mov.w	r9, #0
 80095e6:	07eb      	lsls	r3, r5, #31
 80095e8:	d50a      	bpl.n	8009600 <__pow5mult+0x58>
 80095ea:	4639      	mov	r1, r7
 80095ec:	4622      	mov	r2, r4
 80095ee:	4630      	mov	r0, r6
 80095f0:	f7ff ff36 	bl	8009460 <__multiply>
 80095f4:	4680      	mov	r8, r0
 80095f6:	4639      	mov	r1, r7
 80095f8:	4630      	mov	r0, r6
 80095fa:	f7ff fe7a 	bl	80092f2 <_Bfree>
 80095fe:	4647      	mov	r7, r8
 8009600:	106d      	asrs	r5, r5, #1
 8009602:	d00b      	beq.n	800961c <__pow5mult+0x74>
 8009604:	6820      	ldr	r0, [r4, #0]
 8009606:	b938      	cbnz	r0, 8009618 <__pow5mult+0x70>
 8009608:	4622      	mov	r2, r4
 800960a:	4621      	mov	r1, r4
 800960c:	4630      	mov	r0, r6
 800960e:	f7ff ff27 	bl	8009460 <__multiply>
 8009612:	6020      	str	r0, [r4, #0]
 8009614:	f8c0 9000 	str.w	r9, [r0]
 8009618:	4604      	mov	r4, r0
 800961a:	e7e4      	b.n	80095e6 <__pow5mult+0x3e>
 800961c:	4638      	mov	r0, r7
 800961e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009622:	bf00      	nop
 8009624:	0800b698 	.word	0x0800b698

08009628 <__lshift>:
 8009628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800962c:	460c      	mov	r4, r1
 800962e:	4607      	mov	r7, r0
 8009630:	4691      	mov	r9, r2
 8009632:	6923      	ldr	r3, [r4, #16]
 8009634:	6849      	ldr	r1, [r1, #4]
 8009636:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800963a:	68a3      	ldr	r3, [r4, #8]
 800963c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009640:	f108 0601 	add.w	r6, r8, #1
 8009644:	42b3      	cmp	r3, r6
 8009646:	db0b      	blt.n	8009660 <__lshift+0x38>
 8009648:	4638      	mov	r0, r7
 800964a:	f7ff fe2d 	bl	80092a8 <_Balloc>
 800964e:	4605      	mov	r5, r0
 8009650:	b948      	cbnz	r0, 8009666 <__lshift+0x3e>
 8009652:	4602      	mov	r2, r0
 8009654:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009658:	4b27      	ldr	r3, [pc, #156]	; (80096f8 <__lshift+0xd0>)
 800965a:	4828      	ldr	r0, [pc, #160]	; (80096fc <__lshift+0xd4>)
 800965c:	f001 f996 	bl	800a98c <__assert_func>
 8009660:	3101      	adds	r1, #1
 8009662:	005b      	lsls	r3, r3, #1
 8009664:	e7ee      	b.n	8009644 <__lshift+0x1c>
 8009666:	2300      	movs	r3, #0
 8009668:	f100 0114 	add.w	r1, r0, #20
 800966c:	f100 0210 	add.w	r2, r0, #16
 8009670:	4618      	mov	r0, r3
 8009672:	4553      	cmp	r3, sl
 8009674:	db33      	blt.n	80096de <__lshift+0xb6>
 8009676:	6920      	ldr	r0, [r4, #16]
 8009678:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800967c:	f104 0314 	add.w	r3, r4, #20
 8009680:	f019 091f 	ands.w	r9, r9, #31
 8009684:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009688:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800968c:	d02b      	beq.n	80096e6 <__lshift+0xbe>
 800968e:	468a      	mov	sl, r1
 8009690:	2200      	movs	r2, #0
 8009692:	f1c9 0e20 	rsb	lr, r9, #32
 8009696:	6818      	ldr	r0, [r3, #0]
 8009698:	fa00 f009 	lsl.w	r0, r0, r9
 800969c:	4302      	orrs	r2, r0
 800969e:	f84a 2b04 	str.w	r2, [sl], #4
 80096a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80096a6:	459c      	cmp	ip, r3
 80096a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80096ac:	d8f3      	bhi.n	8009696 <__lshift+0x6e>
 80096ae:	ebac 0304 	sub.w	r3, ip, r4
 80096b2:	3b15      	subs	r3, #21
 80096b4:	f023 0303 	bic.w	r3, r3, #3
 80096b8:	3304      	adds	r3, #4
 80096ba:	f104 0015 	add.w	r0, r4, #21
 80096be:	4584      	cmp	ip, r0
 80096c0:	bf38      	it	cc
 80096c2:	2304      	movcc	r3, #4
 80096c4:	50ca      	str	r2, [r1, r3]
 80096c6:	b10a      	cbz	r2, 80096cc <__lshift+0xa4>
 80096c8:	f108 0602 	add.w	r6, r8, #2
 80096cc:	3e01      	subs	r6, #1
 80096ce:	4638      	mov	r0, r7
 80096d0:	4621      	mov	r1, r4
 80096d2:	612e      	str	r6, [r5, #16]
 80096d4:	f7ff fe0d 	bl	80092f2 <_Bfree>
 80096d8:	4628      	mov	r0, r5
 80096da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096de:	f842 0f04 	str.w	r0, [r2, #4]!
 80096e2:	3301      	adds	r3, #1
 80096e4:	e7c5      	b.n	8009672 <__lshift+0x4a>
 80096e6:	3904      	subs	r1, #4
 80096e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80096ec:	459c      	cmp	ip, r3
 80096ee:	f841 2f04 	str.w	r2, [r1, #4]!
 80096f2:	d8f9      	bhi.n	80096e8 <__lshift+0xc0>
 80096f4:	e7ea      	b.n	80096cc <__lshift+0xa4>
 80096f6:	bf00      	nop
 80096f8:	0800b4d5 	.word	0x0800b4d5
 80096fc:	0800b545 	.word	0x0800b545

08009700 <__mcmp>:
 8009700:	4603      	mov	r3, r0
 8009702:	690a      	ldr	r2, [r1, #16]
 8009704:	6900      	ldr	r0, [r0, #16]
 8009706:	b530      	push	{r4, r5, lr}
 8009708:	1a80      	subs	r0, r0, r2
 800970a:	d10d      	bne.n	8009728 <__mcmp+0x28>
 800970c:	3314      	adds	r3, #20
 800970e:	3114      	adds	r1, #20
 8009710:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009714:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009718:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800971c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009720:	4295      	cmp	r5, r2
 8009722:	d002      	beq.n	800972a <__mcmp+0x2a>
 8009724:	d304      	bcc.n	8009730 <__mcmp+0x30>
 8009726:	2001      	movs	r0, #1
 8009728:	bd30      	pop	{r4, r5, pc}
 800972a:	42a3      	cmp	r3, r4
 800972c:	d3f4      	bcc.n	8009718 <__mcmp+0x18>
 800972e:	e7fb      	b.n	8009728 <__mcmp+0x28>
 8009730:	f04f 30ff 	mov.w	r0, #4294967295
 8009734:	e7f8      	b.n	8009728 <__mcmp+0x28>
	...

08009738 <__mdiff>:
 8009738:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800973c:	460c      	mov	r4, r1
 800973e:	4606      	mov	r6, r0
 8009740:	4611      	mov	r1, r2
 8009742:	4620      	mov	r0, r4
 8009744:	4692      	mov	sl, r2
 8009746:	f7ff ffdb 	bl	8009700 <__mcmp>
 800974a:	1e05      	subs	r5, r0, #0
 800974c:	d111      	bne.n	8009772 <__mdiff+0x3a>
 800974e:	4629      	mov	r1, r5
 8009750:	4630      	mov	r0, r6
 8009752:	f7ff fda9 	bl	80092a8 <_Balloc>
 8009756:	4602      	mov	r2, r0
 8009758:	b928      	cbnz	r0, 8009766 <__mdiff+0x2e>
 800975a:	f240 2132 	movw	r1, #562	; 0x232
 800975e:	4b3c      	ldr	r3, [pc, #240]	; (8009850 <__mdiff+0x118>)
 8009760:	483c      	ldr	r0, [pc, #240]	; (8009854 <__mdiff+0x11c>)
 8009762:	f001 f913 	bl	800a98c <__assert_func>
 8009766:	2301      	movs	r3, #1
 8009768:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800976c:	4610      	mov	r0, r2
 800976e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009772:	bfa4      	itt	ge
 8009774:	4653      	movge	r3, sl
 8009776:	46a2      	movge	sl, r4
 8009778:	4630      	mov	r0, r6
 800977a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800977e:	bfa6      	itte	ge
 8009780:	461c      	movge	r4, r3
 8009782:	2500      	movge	r5, #0
 8009784:	2501      	movlt	r5, #1
 8009786:	f7ff fd8f 	bl	80092a8 <_Balloc>
 800978a:	4602      	mov	r2, r0
 800978c:	b918      	cbnz	r0, 8009796 <__mdiff+0x5e>
 800978e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009792:	4b2f      	ldr	r3, [pc, #188]	; (8009850 <__mdiff+0x118>)
 8009794:	e7e4      	b.n	8009760 <__mdiff+0x28>
 8009796:	f100 0814 	add.w	r8, r0, #20
 800979a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800979e:	60c5      	str	r5, [r0, #12]
 80097a0:	f04f 0c00 	mov.w	ip, #0
 80097a4:	f10a 0514 	add.w	r5, sl, #20
 80097a8:	f10a 0010 	add.w	r0, sl, #16
 80097ac:	46c2      	mov	sl, r8
 80097ae:	6926      	ldr	r6, [r4, #16]
 80097b0:	f104 0914 	add.w	r9, r4, #20
 80097b4:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 80097b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80097bc:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80097c0:	f859 3b04 	ldr.w	r3, [r9], #4
 80097c4:	fa1f f18b 	uxth.w	r1, fp
 80097c8:	4461      	add	r1, ip
 80097ca:	fa1f fc83 	uxth.w	ip, r3
 80097ce:	0c1b      	lsrs	r3, r3, #16
 80097d0:	eba1 010c 	sub.w	r1, r1, ip
 80097d4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80097d8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80097dc:	b289      	uxth	r1, r1
 80097de:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80097e2:	454e      	cmp	r6, r9
 80097e4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80097e8:	f84a 3b04 	str.w	r3, [sl], #4
 80097ec:	d8e6      	bhi.n	80097bc <__mdiff+0x84>
 80097ee:	1b33      	subs	r3, r6, r4
 80097f0:	3b15      	subs	r3, #21
 80097f2:	f023 0303 	bic.w	r3, r3, #3
 80097f6:	3415      	adds	r4, #21
 80097f8:	3304      	adds	r3, #4
 80097fa:	42a6      	cmp	r6, r4
 80097fc:	bf38      	it	cc
 80097fe:	2304      	movcc	r3, #4
 8009800:	441d      	add	r5, r3
 8009802:	4443      	add	r3, r8
 8009804:	461e      	mov	r6, r3
 8009806:	462c      	mov	r4, r5
 8009808:	4574      	cmp	r4, lr
 800980a:	d30e      	bcc.n	800982a <__mdiff+0xf2>
 800980c:	f10e 0103 	add.w	r1, lr, #3
 8009810:	1b49      	subs	r1, r1, r5
 8009812:	f021 0103 	bic.w	r1, r1, #3
 8009816:	3d03      	subs	r5, #3
 8009818:	45ae      	cmp	lr, r5
 800981a:	bf38      	it	cc
 800981c:	2100      	movcc	r1, #0
 800981e:	4419      	add	r1, r3
 8009820:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009824:	b18b      	cbz	r3, 800984a <__mdiff+0x112>
 8009826:	6117      	str	r7, [r2, #16]
 8009828:	e7a0      	b.n	800976c <__mdiff+0x34>
 800982a:	f854 8b04 	ldr.w	r8, [r4], #4
 800982e:	fa1f f188 	uxth.w	r1, r8
 8009832:	4461      	add	r1, ip
 8009834:	1408      	asrs	r0, r1, #16
 8009836:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800983a:	b289      	uxth	r1, r1
 800983c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009840:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009844:	f846 1b04 	str.w	r1, [r6], #4
 8009848:	e7de      	b.n	8009808 <__mdiff+0xd0>
 800984a:	3f01      	subs	r7, #1
 800984c:	e7e8      	b.n	8009820 <__mdiff+0xe8>
 800984e:	bf00      	nop
 8009850:	0800b4d5 	.word	0x0800b4d5
 8009854:	0800b545 	.word	0x0800b545

08009858 <__d2b>:
 8009858:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800985c:	2101      	movs	r1, #1
 800985e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009862:	4690      	mov	r8, r2
 8009864:	461d      	mov	r5, r3
 8009866:	f7ff fd1f 	bl	80092a8 <_Balloc>
 800986a:	4604      	mov	r4, r0
 800986c:	b930      	cbnz	r0, 800987c <__d2b+0x24>
 800986e:	4602      	mov	r2, r0
 8009870:	f240 310a 	movw	r1, #778	; 0x30a
 8009874:	4b24      	ldr	r3, [pc, #144]	; (8009908 <__d2b+0xb0>)
 8009876:	4825      	ldr	r0, [pc, #148]	; (800990c <__d2b+0xb4>)
 8009878:	f001 f888 	bl	800a98c <__assert_func>
 800987c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009880:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009884:	bb2d      	cbnz	r5, 80098d2 <__d2b+0x7a>
 8009886:	9301      	str	r3, [sp, #4]
 8009888:	f1b8 0300 	subs.w	r3, r8, #0
 800988c:	d026      	beq.n	80098dc <__d2b+0x84>
 800988e:	4668      	mov	r0, sp
 8009890:	9300      	str	r3, [sp, #0]
 8009892:	f7ff fda1 	bl	80093d8 <__lo0bits>
 8009896:	9900      	ldr	r1, [sp, #0]
 8009898:	b1f0      	cbz	r0, 80098d8 <__d2b+0x80>
 800989a:	9a01      	ldr	r2, [sp, #4]
 800989c:	f1c0 0320 	rsb	r3, r0, #32
 80098a0:	fa02 f303 	lsl.w	r3, r2, r3
 80098a4:	430b      	orrs	r3, r1
 80098a6:	40c2      	lsrs	r2, r0
 80098a8:	6163      	str	r3, [r4, #20]
 80098aa:	9201      	str	r2, [sp, #4]
 80098ac:	9b01      	ldr	r3, [sp, #4]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	bf14      	ite	ne
 80098b2:	2102      	movne	r1, #2
 80098b4:	2101      	moveq	r1, #1
 80098b6:	61a3      	str	r3, [r4, #24]
 80098b8:	6121      	str	r1, [r4, #16]
 80098ba:	b1c5      	cbz	r5, 80098ee <__d2b+0x96>
 80098bc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80098c0:	4405      	add	r5, r0
 80098c2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80098c6:	603d      	str	r5, [r7, #0]
 80098c8:	6030      	str	r0, [r6, #0]
 80098ca:	4620      	mov	r0, r4
 80098cc:	b002      	add	sp, #8
 80098ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80098d6:	e7d6      	b.n	8009886 <__d2b+0x2e>
 80098d8:	6161      	str	r1, [r4, #20]
 80098da:	e7e7      	b.n	80098ac <__d2b+0x54>
 80098dc:	a801      	add	r0, sp, #4
 80098de:	f7ff fd7b 	bl	80093d8 <__lo0bits>
 80098e2:	2101      	movs	r1, #1
 80098e4:	9b01      	ldr	r3, [sp, #4]
 80098e6:	6121      	str	r1, [r4, #16]
 80098e8:	6163      	str	r3, [r4, #20]
 80098ea:	3020      	adds	r0, #32
 80098ec:	e7e5      	b.n	80098ba <__d2b+0x62>
 80098ee:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80098f2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80098f6:	6038      	str	r0, [r7, #0]
 80098f8:	6918      	ldr	r0, [r3, #16]
 80098fa:	f7ff fd4d 	bl	8009398 <__hi0bits>
 80098fe:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009902:	6031      	str	r1, [r6, #0]
 8009904:	e7e1      	b.n	80098ca <__d2b+0x72>
 8009906:	bf00      	nop
 8009908:	0800b4d5 	.word	0x0800b4d5
 800990c:	0800b545 	.word	0x0800b545

08009910 <_realloc_r>:
 8009910:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009914:	460c      	mov	r4, r1
 8009916:	4681      	mov	r9, r0
 8009918:	4611      	mov	r1, r2
 800991a:	b924      	cbnz	r4, 8009926 <_realloc_r+0x16>
 800991c:	b003      	add	sp, #12
 800991e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009922:	f7fb b9c1 	b.w	8004ca8 <_malloc_r>
 8009926:	9201      	str	r2, [sp, #4]
 8009928:	f7fb fc08 	bl	800513c <__malloc_lock>
 800992c:	9901      	ldr	r1, [sp, #4]
 800992e:	f101 080b 	add.w	r8, r1, #11
 8009932:	f1b8 0f16 	cmp.w	r8, #22
 8009936:	d90b      	bls.n	8009950 <_realloc_r+0x40>
 8009938:	f038 0807 	bics.w	r8, r8, #7
 800993c:	d50a      	bpl.n	8009954 <_realloc_r+0x44>
 800993e:	230c      	movs	r3, #12
 8009940:	f04f 0b00 	mov.w	fp, #0
 8009944:	f8c9 3000 	str.w	r3, [r9]
 8009948:	4658      	mov	r0, fp
 800994a:	b003      	add	sp, #12
 800994c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009950:	f04f 0810 	mov.w	r8, #16
 8009954:	4588      	cmp	r8, r1
 8009956:	d3f2      	bcc.n	800993e <_realloc_r+0x2e>
 8009958:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800995c:	f1a4 0a08 	sub.w	sl, r4, #8
 8009960:	f025 0603 	bic.w	r6, r5, #3
 8009964:	45b0      	cmp	r8, r6
 8009966:	f340 8173 	ble.w	8009c50 <_realloc_r+0x340>
 800996a:	48aa      	ldr	r0, [pc, #680]	; (8009c14 <_realloc_r+0x304>)
 800996c:	eb0a 0306 	add.w	r3, sl, r6
 8009970:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8009974:	685a      	ldr	r2, [r3, #4]
 8009976:	459c      	cmp	ip, r3
 8009978:	9001      	str	r0, [sp, #4]
 800997a:	d005      	beq.n	8009988 <_realloc_r+0x78>
 800997c:	f022 0001 	bic.w	r0, r2, #1
 8009980:	4418      	add	r0, r3
 8009982:	6840      	ldr	r0, [r0, #4]
 8009984:	07c7      	lsls	r7, r0, #31
 8009986:	d427      	bmi.n	80099d8 <_realloc_r+0xc8>
 8009988:	f022 0203 	bic.w	r2, r2, #3
 800998c:	459c      	cmp	ip, r3
 800998e:	eb06 0702 	add.w	r7, r6, r2
 8009992:	d119      	bne.n	80099c8 <_realloc_r+0xb8>
 8009994:	f108 0010 	add.w	r0, r8, #16
 8009998:	42b8      	cmp	r0, r7
 800999a:	dc1f      	bgt.n	80099dc <_realloc_r+0xcc>
 800999c:	9a01      	ldr	r2, [sp, #4]
 800999e:	eba7 0708 	sub.w	r7, r7, r8
 80099a2:	eb0a 0308 	add.w	r3, sl, r8
 80099a6:	f047 0701 	orr.w	r7, r7, #1
 80099aa:	6093      	str	r3, [r2, #8]
 80099ac:	605f      	str	r7, [r3, #4]
 80099ae:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80099b2:	4648      	mov	r0, r9
 80099b4:	f003 0301 	and.w	r3, r3, #1
 80099b8:	ea43 0308 	orr.w	r3, r3, r8
 80099bc:	f844 3c04 	str.w	r3, [r4, #-4]
 80099c0:	f7fb fbc2 	bl	8005148 <__malloc_unlock>
 80099c4:	46a3      	mov	fp, r4
 80099c6:	e7bf      	b.n	8009948 <_realloc_r+0x38>
 80099c8:	45b8      	cmp	r8, r7
 80099ca:	dc07      	bgt.n	80099dc <_realloc_r+0xcc>
 80099cc:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 80099d0:	60da      	str	r2, [r3, #12]
 80099d2:	6093      	str	r3, [r2, #8]
 80099d4:	4655      	mov	r5, sl
 80099d6:	e080      	b.n	8009ada <_realloc_r+0x1ca>
 80099d8:	2200      	movs	r2, #0
 80099da:	4613      	mov	r3, r2
 80099dc:	07e8      	lsls	r0, r5, #31
 80099de:	f100 80e8 	bmi.w	8009bb2 <_realloc_r+0x2a2>
 80099e2:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80099e6:	ebaa 0505 	sub.w	r5, sl, r5
 80099ea:	6868      	ldr	r0, [r5, #4]
 80099ec:	f020 0003 	bic.w	r0, r0, #3
 80099f0:	eb00 0b06 	add.w	fp, r0, r6
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	f000 80a7 	beq.w	8009b48 <_realloc_r+0x238>
 80099fa:	459c      	cmp	ip, r3
 80099fc:	eb02 070b 	add.w	r7, r2, fp
 8009a00:	d14b      	bne.n	8009a9a <_realloc_r+0x18a>
 8009a02:	f108 0310 	add.w	r3, r8, #16
 8009a06:	42bb      	cmp	r3, r7
 8009a08:	f300 809e 	bgt.w	8009b48 <_realloc_r+0x238>
 8009a0c:	46ab      	mov	fp, r5
 8009a0e:	68eb      	ldr	r3, [r5, #12]
 8009a10:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8009a14:	60d3      	str	r3, [r2, #12]
 8009a16:	609a      	str	r2, [r3, #8]
 8009a18:	1f32      	subs	r2, r6, #4
 8009a1a:	2a24      	cmp	r2, #36	; 0x24
 8009a1c:	d838      	bhi.n	8009a90 <_realloc_r+0x180>
 8009a1e:	2a13      	cmp	r2, #19
 8009a20:	d934      	bls.n	8009a8c <_realloc_r+0x17c>
 8009a22:	6823      	ldr	r3, [r4, #0]
 8009a24:	2a1b      	cmp	r2, #27
 8009a26:	60ab      	str	r3, [r5, #8]
 8009a28:	6863      	ldr	r3, [r4, #4]
 8009a2a:	60eb      	str	r3, [r5, #12]
 8009a2c:	d81b      	bhi.n	8009a66 <_realloc_r+0x156>
 8009a2e:	3408      	adds	r4, #8
 8009a30:	f105 0310 	add.w	r3, r5, #16
 8009a34:	6822      	ldr	r2, [r4, #0]
 8009a36:	601a      	str	r2, [r3, #0]
 8009a38:	6862      	ldr	r2, [r4, #4]
 8009a3a:	605a      	str	r2, [r3, #4]
 8009a3c:	68a2      	ldr	r2, [r4, #8]
 8009a3e:	609a      	str	r2, [r3, #8]
 8009a40:	9a01      	ldr	r2, [sp, #4]
 8009a42:	eba7 0708 	sub.w	r7, r7, r8
 8009a46:	eb05 0308 	add.w	r3, r5, r8
 8009a4a:	f047 0701 	orr.w	r7, r7, #1
 8009a4e:	6093      	str	r3, [r2, #8]
 8009a50:	605f      	str	r7, [r3, #4]
 8009a52:	686b      	ldr	r3, [r5, #4]
 8009a54:	f003 0301 	and.w	r3, r3, #1
 8009a58:	ea43 0308 	orr.w	r3, r3, r8
 8009a5c:	606b      	str	r3, [r5, #4]
 8009a5e:	4648      	mov	r0, r9
 8009a60:	f7fb fb72 	bl	8005148 <__malloc_unlock>
 8009a64:	e770      	b.n	8009948 <_realloc_r+0x38>
 8009a66:	68a3      	ldr	r3, [r4, #8]
 8009a68:	2a24      	cmp	r2, #36	; 0x24
 8009a6a:	612b      	str	r3, [r5, #16]
 8009a6c:	68e3      	ldr	r3, [r4, #12]
 8009a6e:	bf18      	it	ne
 8009a70:	3410      	addne	r4, #16
 8009a72:	616b      	str	r3, [r5, #20]
 8009a74:	bf09      	itett	eq
 8009a76:	6923      	ldreq	r3, [r4, #16]
 8009a78:	f105 0318 	addne.w	r3, r5, #24
 8009a7c:	61ab      	streq	r3, [r5, #24]
 8009a7e:	6962      	ldreq	r2, [r4, #20]
 8009a80:	bf02      	ittt	eq
 8009a82:	f105 0320 	addeq.w	r3, r5, #32
 8009a86:	61ea      	streq	r2, [r5, #28]
 8009a88:	3418      	addeq	r4, #24
 8009a8a:	e7d3      	b.n	8009a34 <_realloc_r+0x124>
 8009a8c:	465b      	mov	r3, fp
 8009a8e:	e7d1      	b.n	8009a34 <_realloc_r+0x124>
 8009a90:	4621      	mov	r1, r4
 8009a92:	4658      	mov	r0, fp
 8009a94:	f7ff fbee 	bl	8009274 <memmove>
 8009a98:	e7d2      	b.n	8009a40 <_realloc_r+0x130>
 8009a9a:	45b8      	cmp	r8, r7
 8009a9c:	dc54      	bgt.n	8009b48 <_realloc_r+0x238>
 8009a9e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009aa2:	4628      	mov	r0, r5
 8009aa4:	60da      	str	r2, [r3, #12]
 8009aa6:	6093      	str	r3, [r2, #8]
 8009aa8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009aac:	68eb      	ldr	r3, [r5, #12]
 8009aae:	60d3      	str	r3, [r2, #12]
 8009ab0:	609a      	str	r2, [r3, #8]
 8009ab2:	1f32      	subs	r2, r6, #4
 8009ab4:	2a24      	cmp	r2, #36	; 0x24
 8009ab6:	d843      	bhi.n	8009b40 <_realloc_r+0x230>
 8009ab8:	2a13      	cmp	r2, #19
 8009aba:	d908      	bls.n	8009ace <_realloc_r+0x1be>
 8009abc:	6823      	ldr	r3, [r4, #0]
 8009abe:	2a1b      	cmp	r2, #27
 8009ac0:	60ab      	str	r3, [r5, #8]
 8009ac2:	6863      	ldr	r3, [r4, #4]
 8009ac4:	60eb      	str	r3, [r5, #12]
 8009ac6:	d828      	bhi.n	8009b1a <_realloc_r+0x20a>
 8009ac8:	3408      	adds	r4, #8
 8009aca:	f105 0010 	add.w	r0, r5, #16
 8009ace:	6823      	ldr	r3, [r4, #0]
 8009ad0:	6003      	str	r3, [r0, #0]
 8009ad2:	6863      	ldr	r3, [r4, #4]
 8009ad4:	6043      	str	r3, [r0, #4]
 8009ad6:	68a3      	ldr	r3, [r4, #8]
 8009ad8:	6083      	str	r3, [r0, #8]
 8009ada:	686a      	ldr	r2, [r5, #4]
 8009adc:	eba7 0008 	sub.w	r0, r7, r8
 8009ae0:	280f      	cmp	r0, #15
 8009ae2:	f002 0201 	and.w	r2, r2, #1
 8009ae6:	eb05 0307 	add.w	r3, r5, r7
 8009aea:	f240 80b3 	bls.w	8009c54 <_realloc_r+0x344>
 8009aee:	eb05 0108 	add.w	r1, r5, r8
 8009af2:	ea48 0202 	orr.w	r2, r8, r2
 8009af6:	f040 0001 	orr.w	r0, r0, #1
 8009afa:	606a      	str	r2, [r5, #4]
 8009afc:	6048      	str	r0, [r1, #4]
 8009afe:	685a      	ldr	r2, [r3, #4]
 8009b00:	4648      	mov	r0, r9
 8009b02:	f042 0201 	orr.w	r2, r2, #1
 8009b06:	605a      	str	r2, [r3, #4]
 8009b08:	3108      	adds	r1, #8
 8009b0a:	f7ff f8f9 	bl	8008d00 <_free_r>
 8009b0e:	4648      	mov	r0, r9
 8009b10:	f7fb fb1a 	bl	8005148 <__malloc_unlock>
 8009b14:	f105 0b08 	add.w	fp, r5, #8
 8009b18:	e716      	b.n	8009948 <_realloc_r+0x38>
 8009b1a:	68a3      	ldr	r3, [r4, #8]
 8009b1c:	2a24      	cmp	r2, #36	; 0x24
 8009b1e:	612b      	str	r3, [r5, #16]
 8009b20:	68e3      	ldr	r3, [r4, #12]
 8009b22:	bf18      	it	ne
 8009b24:	f105 0018 	addne.w	r0, r5, #24
 8009b28:	616b      	str	r3, [r5, #20]
 8009b2a:	bf09      	itett	eq
 8009b2c:	6923      	ldreq	r3, [r4, #16]
 8009b2e:	3410      	addne	r4, #16
 8009b30:	61ab      	streq	r3, [r5, #24]
 8009b32:	6963      	ldreq	r3, [r4, #20]
 8009b34:	bf02      	ittt	eq
 8009b36:	f105 0020 	addeq.w	r0, r5, #32
 8009b3a:	61eb      	streq	r3, [r5, #28]
 8009b3c:	3418      	addeq	r4, #24
 8009b3e:	e7c6      	b.n	8009ace <_realloc_r+0x1be>
 8009b40:	4621      	mov	r1, r4
 8009b42:	f7ff fb97 	bl	8009274 <memmove>
 8009b46:	e7c8      	b.n	8009ada <_realloc_r+0x1ca>
 8009b48:	45d8      	cmp	r8, fp
 8009b4a:	dc32      	bgt.n	8009bb2 <_realloc_r+0x2a2>
 8009b4c:	4628      	mov	r0, r5
 8009b4e:	68eb      	ldr	r3, [r5, #12]
 8009b50:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009b54:	60d3      	str	r3, [r2, #12]
 8009b56:	609a      	str	r2, [r3, #8]
 8009b58:	1f32      	subs	r2, r6, #4
 8009b5a:	2a24      	cmp	r2, #36	; 0x24
 8009b5c:	d825      	bhi.n	8009baa <_realloc_r+0x29a>
 8009b5e:	2a13      	cmp	r2, #19
 8009b60:	d908      	bls.n	8009b74 <_realloc_r+0x264>
 8009b62:	6823      	ldr	r3, [r4, #0]
 8009b64:	2a1b      	cmp	r2, #27
 8009b66:	60ab      	str	r3, [r5, #8]
 8009b68:	6863      	ldr	r3, [r4, #4]
 8009b6a:	60eb      	str	r3, [r5, #12]
 8009b6c:	d80a      	bhi.n	8009b84 <_realloc_r+0x274>
 8009b6e:	3408      	adds	r4, #8
 8009b70:	f105 0010 	add.w	r0, r5, #16
 8009b74:	6823      	ldr	r3, [r4, #0]
 8009b76:	6003      	str	r3, [r0, #0]
 8009b78:	6863      	ldr	r3, [r4, #4]
 8009b7a:	6043      	str	r3, [r0, #4]
 8009b7c:	68a3      	ldr	r3, [r4, #8]
 8009b7e:	6083      	str	r3, [r0, #8]
 8009b80:	465f      	mov	r7, fp
 8009b82:	e7aa      	b.n	8009ada <_realloc_r+0x1ca>
 8009b84:	68a3      	ldr	r3, [r4, #8]
 8009b86:	2a24      	cmp	r2, #36	; 0x24
 8009b88:	612b      	str	r3, [r5, #16]
 8009b8a:	68e3      	ldr	r3, [r4, #12]
 8009b8c:	bf18      	it	ne
 8009b8e:	f105 0018 	addne.w	r0, r5, #24
 8009b92:	616b      	str	r3, [r5, #20]
 8009b94:	bf09      	itett	eq
 8009b96:	6923      	ldreq	r3, [r4, #16]
 8009b98:	3410      	addne	r4, #16
 8009b9a:	61ab      	streq	r3, [r5, #24]
 8009b9c:	6963      	ldreq	r3, [r4, #20]
 8009b9e:	bf02      	ittt	eq
 8009ba0:	f105 0020 	addeq.w	r0, r5, #32
 8009ba4:	61eb      	streq	r3, [r5, #28]
 8009ba6:	3418      	addeq	r4, #24
 8009ba8:	e7e4      	b.n	8009b74 <_realloc_r+0x264>
 8009baa:	4621      	mov	r1, r4
 8009bac:	f7ff fb62 	bl	8009274 <memmove>
 8009bb0:	e7e6      	b.n	8009b80 <_realloc_r+0x270>
 8009bb2:	4648      	mov	r0, r9
 8009bb4:	f7fb f878 	bl	8004ca8 <_malloc_r>
 8009bb8:	4683      	mov	fp, r0
 8009bba:	2800      	cmp	r0, #0
 8009bbc:	f43f af4f 	beq.w	8009a5e <_realloc_r+0x14e>
 8009bc0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009bc4:	f1a0 0208 	sub.w	r2, r0, #8
 8009bc8:	f023 0301 	bic.w	r3, r3, #1
 8009bcc:	4453      	add	r3, sl
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d105      	bne.n	8009bde <_realloc_r+0x2ce>
 8009bd2:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8009bd6:	f027 0703 	bic.w	r7, r7, #3
 8009bda:	4437      	add	r7, r6
 8009bdc:	e6fa      	b.n	80099d4 <_realloc_r+0xc4>
 8009bde:	1f32      	subs	r2, r6, #4
 8009be0:	2a24      	cmp	r2, #36	; 0x24
 8009be2:	d831      	bhi.n	8009c48 <_realloc_r+0x338>
 8009be4:	2a13      	cmp	r2, #19
 8009be6:	d92c      	bls.n	8009c42 <_realloc_r+0x332>
 8009be8:	6823      	ldr	r3, [r4, #0]
 8009bea:	2a1b      	cmp	r2, #27
 8009bec:	6003      	str	r3, [r0, #0]
 8009bee:	6863      	ldr	r3, [r4, #4]
 8009bf0:	6043      	str	r3, [r0, #4]
 8009bf2:	d811      	bhi.n	8009c18 <_realloc_r+0x308>
 8009bf4:	f104 0208 	add.w	r2, r4, #8
 8009bf8:	f100 0308 	add.w	r3, r0, #8
 8009bfc:	6811      	ldr	r1, [r2, #0]
 8009bfe:	6019      	str	r1, [r3, #0]
 8009c00:	6851      	ldr	r1, [r2, #4]
 8009c02:	6059      	str	r1, [r3, #4]
 8009c04:	6892      	ldr	r2, [r2, #8]
 8009c06:	609a      	str	r2, [r3, #8]
 8009c08:	4621      	mov	r1, r4
 8009c0a:	4648      	mov	r0, r9
 8009c0c:	f7ff f878 	bl	8008d00 <_free_r>
 8009c10:	e725      	b.n	8009a5e <_realloc_r+0x14e>
 8009c12:	bf00      	nop
 8009c14:	20000458 	.word	0x20000458
 8009c18:	68a3      	ldr	r3, [r4, #8]
 8009c1a:	2a24      	cmp	r2, #36	; 0x24
 8009c1c:	6083      	str	r3, [r0, #8]
 8009c1e:	68e3      	ldr	r3, [r4, #12]
 8009c20:	bf18      	it	ne
 8009c22:	f104 0210 	addne.w	r2, r4, #16
 8009c26:	60c3      	str	r3, [r0, #12]
 8009c28:	bf09      	itett	eq
 8009c2a:	6923      	ldreq	r3, [r4, #16]
 8009c2c:	f100 0310 	addne.w	r3, r0, #16
 8009c30:	6103      	streq	r3, [r0, #16]
 8009c32:	6961      	ldreq	r1, [r4, #20]
 8009c34:	bf02      	ittt	eq
 8009c36:	f104 0218 	addeq.w	r2, r4, #24
 8009c3a:	f100 0318 	addeq.w	r3, r0, #24
 8009c3e:	6141      	streq	r1, [r0, #20]
 8009c40:	e7dc      	b.n	8009bfc <_realloc_r+0x2ec>
 8009c42:	4603      	mov	r3, r0
 8009c44:	4622      	mov	r2, r4
 8009c46:	e7d9      	b.n	8009bfc <_realloc_r+0x2ec>
 8009c48:	4621      	mov	r1, r4
 8009c4a:	f7ff fb13 	bl	8009274 <memmove>
 8009c4e:	e7db      	b.n	8009c08 <_realloc_r+0x2f8>
 8009c50:	4637      	mov	r7, r6
 8009c52:	e6bf      	b.n	80099d4 <_realloc_r+0xc4>
 8009c54:	4317      	orrs	r7, r2
 8009c56:	606f      	str	r7, [r5, #4]
 8009c58:	685a      	ldr	r2, [r3, #4]
 8009c5a:	f042 0201 	orr.w	r2, r2, #1
 8009c5e:	605a      	str	r2, [r3, #4]
 8009c60:	e755      	b.n	8009b0e <_realloc_r+0x1fe>
 8009c62:	bf00      	nop

08009c64 <frexp>:
 8009c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c66:	4617      	mov	r7, r2
 8009c68:	2200      	movs	r2, #0
 8009c6a:	603a      	str	r2, [r7, #0]
 8009c6c:	4a14      	ldr	r2, [pc, #80]	; (8009cc0 <frexp+0x5c>)
 8009c6e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009c72:	4296      	cmp	r6, r2
 8009c74:	4604      	mov	r4, r0
 8009c76:	460d      	mov	r5, r1
 8009c78:	460b      	mov	r3, r1
 8009c7a:	dc1e      	bgt.n	8009cba <frexp+0x56>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	4332      	orrs	r2, r6
 8009c80:	d01b      	beq.n	8009cba <frexp+0x56>
 8009c82:	4a10      	ldr	r2, [pc, #64]	; (8009cc4 <frexp+0x60>)
 8009c84:	400a      	ands	r2, r1
 8009c86:	b952      	cbnz	r2, 8009c9e <frexp+0x3a>
 8009c88:	2200      	movs	r2, #0
 8009c8a:	4b0f      	ldr	r3, [pc, #60]	; (8009cc8 <frexp+0x64>)
 8009c8c:	f7f6 fc24 	bl	80004d8 <__aeabi_dmul>
 8009c90:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8009c94:	4604      	mov	r4, r0
 8009c96:	460b      	mov	r3, r1
 8009c98:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009c9c:	603a      	str	r2, [r7, #0]
 8009c9e:	683a      	ldr	r2, [r7, #0]
 8009ca0:	1536      	asrs	r6, r6, #20
 8009ca2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009ca6:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 8009caa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009cae:	4416      	add	r6, r2
 8009cb0:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8009cb4:	603e      	str	r6, [r7, #0]
 8009cb6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8009cba:	4620      	mov	r0, r4
 8009cbc:	4629      	mov	r1, r5
 8009cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cc0:	7fefffff 	.word	0x7fefffff
 8009cc4:	7ff00000 	.word	0x7ff00000
 8009cc8:	43500000 	.word	0x43500000

08009ccc <__sread>:
 8009ccc:	b510      	push	{r4, lr}
 8009cce:	460c      	mov	r4, r1
 8009cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cd4:	f000 ffd6 	bl	800ac84 <_read_r>
 8009cd8:	2800      	cmp	r0, #0
 8009cda:	bfab      	itete	ge
 8009cdc:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8009cde:	89a3      	ldrhlt	r3, [r4, #12]
 8009ce0:	181b      	addge	r3, r3, r0
 8009ce2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009ce6:	bfac      	ite	ge
 8009ce8:	6523      	strge	r3, [r4, #80]	; 0x50
 8009cea:	81a3      	strhlt	r3, [r4, #12]
 8009cec:	bd10      	pop	{r4, pc}

08009cee <__swrite>:
 8009cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cf2:	461f      	mov	r7, r3
 8009cf4:	898b      	ldrh	r3, [r1, #12]
 8009cf6:	4605      	mov	r5, r0
 8009cf8:	05db      	lsls	r3, r3, #23
 8009cfa:	460c      	mov	r4, r1
 8009cfc:	4616      	mov	r6, r2
 8009cfe:	d505      	bpl.n	8009d0c <__swrite+0x1e>
 8009d00:	2302      	movs	r3, #2
 8009d02:	2200      	movs	r2, #0
 8009d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d08:	f000 ff98 	bl	800ac3c <_lseek_r>
 8009d0c:	89a3      	ldrh	r3, [r4, #12]
 8009d0e:	4632      	mov	r2, r6
 8009d10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009d14:	81a3      	strh	r3, [r4, #12]
 8009d16:	4628      	mov	r0, r5
 8009d18:	463b      	mov	r3, r7
 8009d1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d22:	f000 bde1 	b.w	800a8e8 <_write_r>

08009d26 <__sseek>:
 8009d26:	b510      	push	{r4, lr}
 8009d28:	460c      	mov	r4, r1
 8009d2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d2e:	f000 ff85 	bl	800ac3c <_lseek_r>
 8009d32:	1c43      	adds	r3, r0, #1
 8009d34:	89a3      	ldrh	r3, [r4, #12]
 8009d36:	bf15      	itete	ne
 8009d38:	6520      	strne	r0, [r4, #80]	; 0x50
 8009d3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009d3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009d42:	81a3      	strheq	r3, [r4, #12]
 8009d44:	bf18      	it	ne
 8009d46:	81a3      	strhne	r3, [r4, #12]
 8009d48:	bd10      	pop	{r4, pc}

08009d4a <__sclose>:
 8009d4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d4e:	f000 be69 	b.w	800aa24 <_close_r>

08009d52 <strncpy>:
 8009d52:	4603      	mov	r3, r0
 8009d54:	b510      	push	{r4, lr}
 8009d56:	3901      	subs	r1, #1
 8009d58:	b132      	cbz	r2, 8009d68 <strncpy+0x16>
 8009d5a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009d5e:	3a01      	subs	r2, #1
 8009d60:	f803 4b01 	strb.w	r4, [r3], #1
 8009d64:	2c00      	cmp	r4, #0
 8009d66:	d1f7      	bne.n	8009d58 <strncpy+0x6>
 8009d68:	2100      	movs	r1, #0
 8009d6a:	441a      	add	r2, r3
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d100      	bne.n	8009d72 <strncpy+0x20>
 8009d70:	bd10      	pop	{r4, pc}
 8009d72:	f803 1b01 	strb.w	r1, [r3], #1
 8009d76:	e7f9      	b.n	8009d6c <strncpy+0x1a>

08009d78 <__ssprint_r>:
 8009d78:	6893      	ldr	r3, [r2, #8]
 8009d7a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d7e:	4680      	mov	r8, r0
 8009d80:	460c      	mov	r4, r1
 8009d82:	4617      	mov	r7, r2
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d061      	beq.n	8009e4c <__ssprint_r+0xd4>
 8009d88:	2300      	movs	r3, #0
 8009d8a:	469b      	mov	fp, r3
 8009d8c:	f8d2 a000 	ldr.w	sl, [r2]
 8009d90:	9301      	str	r3, [sp, #4]
 8009d92:	f1bb 0f00 	cmp.w	fp, #0
 8009d96:	d02b      	beq.n	8009df0 <__ssprint_r+0x78>
 8009d98:	68a6      	ldr	r6, [r4, #8]
 8009d9a:	45b3      	cmp	fp, r6
 8009d9c:	d342      	bcc.n	8009e24 <__ssprint_r+0xac>
 8009d9e:	89a2      	ldrh	r2, [r4, #12]
 8009da0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009da4:	d03e      	beq.n	8009e24 <__ssprint_r+0xac>
 8009da6:	6825      	ldr	r5, [r4, #0]
 8009da8:	6921      	ldr	r1, [r4, #16]
 8009daa:	eba5 0901 	sub.w	r9, r5, r1
 8009dae:	6965      	ldr	r5, [r4, #20]
 8009db0:	f109 0001 	add.w	r0, r9, #1
 8009db4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009db8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009dbc:	106d      	asrs	r5, r5, #1
 8009dbe:	4458      	add	r0, fp
 8009dc0:	4285      	cmp	r5, r0
 8009dc2:	bf38      	it	cc
 8009dc4:	4605      	movcc	r5, r0
 8009dc6:	0553      	lsls	r3, r2, #21
 8009dc8:	d545      	bpl.n	8009e56 <__ssprint_r+0xde>
 8009dca:	4629      	mov	r1, r5
 8009dcc:	4640      	mov	r0, r8
 8009dce:	f7fa ff6b 	bl	8004ca8 <_malloc_r>
 8009dd2:	4606      	mov	r6, r0
 8009dd4:	b9a0      	cbnz	r0, 8009e00 <__ssprint_r+0x88>
 8009dd6:	230c      	movs	r3, #12
 8009dd8:	f8c8 3000 	str.w	r3, [r8]
 8009ddc:	89a3      	ldrh	r3, [r4, #12]
 8009dde:	f04f 30ff 	mov.w	r0, #4294967295
 8009de2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009de6:	81a3      	strh	r3, [r4, #12]
 8009de8:	2300      	movs	r3, #0
 8009dea:	e9c7 3301 	strd	r3, r3, [r7, #4]
 8009dee:	e02f      	b.n	8009e50 <__ssprint_r+0xd8>
 8009df0:	f8da 3000 	ldr.w	r3, [sl]
 8009df4:	f8da b004 	ldr.w	fp, [sl, #4]
 8009df8:	9301      	str	r3, [sp, #4]
 8009dfa:	f10a 0a08 	add.w	sl, sl, #8
 8009dfe:	e7c8      	b.n	8009d92 <__ssprint_r+0x1a>
 8009e00:	464a      	mov	r2, r9
 8009e02:	6921      	ldr	r1, [r4, #16]
 8009e04:	f7ff fa28 	bl	8009258 <memcpy>
 8009e08:	89a2      	ldrh	r2, [r4, #12]
 8009e0a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009e0e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009e12:	81a2      	strh	r2, [r4, #12]
 8009e14:	6126      	str	r6, [r4, #16]
 8009e16:	444e      	add	r6, r9
 8009e18:	6026      	str	r6, [r4, #0]
 8009e1a:	465e      	mov	r6, fp
 8009e1c:	6165      	str	r5, [r4, #20]
 8009e1e:	eba5 0509 	sub.w	r5, r5, r9
 8009e22:	60a5      	str	r5, [r4, #8]
 8009e24:	455e      	cmp	r6, fp
 8009e26:	bf28      	it	cs
 8009e28:	465e      	movcs	r6, fp
 8009e2a:	9901      	ldr	r1, [sp, #4]
 8009e2c:	4632      	mov	r2, r6
 8009e2e:	6820      	ldr	r0, [r4, #0]
 8009e30:	f7ff fa20 	bl	8009274 <memmove>
 8009e34:	68a2      	ldr	r2, [r4, #8]
 8009e36:	1b92      	subs	r2, r2, r6
 8009e38:	60a2      	str	r2, [r4, #8]
 8009e3a:	6822      	ldr	r2, [r4, #0]
 8009e3c:	4432      	add	r2, r6
 8009e3e:	6022      	str	r2, [r4, #0]
 8009e40:	68ba      	ldr	r2, [r7, #8]
 8009e42:	eba2 030b 	sub.w	r3, r2, fp
 8009e46:	60bb      	str	r3, [r7, #8]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d1d1      	bne.n	8009df0 <__ssprint_r+0x78>
 8009e4c:	2000      	movs	r0, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	b003      	add	sp, #12
 8009e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e56:	462a      	mov	r2, r5
 8009e58:	4640      	mov	r0, r8
 8009e5a:	f7ff fd59 	bl	8009910 <_realloc_r>
 8009e5e:	4606      	mov	r6, r0
 8009e60:	2800      	cmp	r0, #0
 8009e62:	d1d7      	bne.n	8009e14 <__ssprint_r+0x9c>
 8009e64:	4640      	mov	r0, r8
 8009e66:	6921      	ldr	r1, [r4, #16]
 8009e68:	f7fe ff4a 	bl	8008d00 <_free_r>
 8009e6c:	e7b3      	b.n	8009dd6 <__ssprint_r+0x5e>

08009e6e <__sprint_r>:
 8009e6e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e72:	6893      	ldr	r3, [r2, #8]
 8009e74:	4680      	mov	r8, r0
 8009e76:	460f      	mov	r7, r1
 8009e78:	4614      	mov	r4, r2
 8009e7a:	b91b      	cbnz	r3, 8009e84 <__sprint_r+0x16>
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	6053      	str	r3, [r2, #4]
 8009e80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e84:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009e86:	049d      	lsls	r5, r3, #18
 8009e88:	d520      	bpl.n	8009ecc <__sprint_r+0x5e>
 8009e8a:	6815      	ldr	r5, [r2, #0]
 8009e8c:	3508      	adds	r5, #8
 8009e8e:	f04f 0900 	mov.w	r9, #0
 8009e92:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8009e96:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8009e9a:	45ca      	cmp	sl, r9
 8009e9c:	dc0b      	bgt.n	8009eb6 <__sprint_r+0x48>
 8009e9e:	68a0      	ldr	r0, [r4, #8]
 8009ea0:	f026 0603 	bic.w	r6, r6, #3
 8009ea4:	1b80      	subs	r0, r0, r6
 8009ea6:	60a0      	str	r0, [r4, #8]
 8009ea8:	3508      	adds	r5, #8
 8009eaa:	2800      	cmp	r0, #0
 8009eac:	d1ef      	bne.n	8009e8e <__sprint_r+0x20>
 8009eae:	2300      	movs	r3, #0
 8009eb0:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8009eb4:	e7e4      	b.n	8009e80 <__sprint_r+0x12>
 8009eb6:	463a      	mov	r2, r7
 8009eb8:	4640      	mov	r0, r8
 8009eba:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8009ebe:	f000 fe6c 	bl	800ab9a <_fputwc_r>
 8009ec2:	1c43      	adds	r3, r0, #1
 8009ec4:	d0f3      	beq.n	8009eae <__sprint_r+0x40>
 8009ec6:	f109 0901 	add.w	r9, r9, #1
 8009eca:	e7e6      	b.n	8009e9a <__sprint_r+0x2c>
 8009ecc:	f7fe ffd8 	bl	8008e80 <__sfvwrite_r>
 8009ed0:	e7ed      	b.n	8009eae <__sprint_r+0x40>
	...

08009ed4 <_vfiprintf_r>:
 8009ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed8:	b0bb      	sub	sp, #236	; 0xec
 8009eda:	460f      	mov	r7, r1
 8009edc:	461d      	mov	r5, r3
 8009ede:	461c      	mov	r4, r3
 8009ee0:	4681      	mov	r9, r0
 8009ee2:	9202      	str	r2, [sp, #8]
 8009ee4:	b118      	cbz	r0, 8009eee <_vfiprintf_r+0x1a>
 8009ee6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009ee8:	b90b      	cbnz	r3, 8009eee <_vfiprintf_r+0x1a>
 8009eea:	f7fe fe79 	bl	8008be0 <__sinit>
 8009eee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009ef0:	07d8      	lsls	r0, r3, #31
 8009ef2:	d405      	bmi.n	8009f00 <_vfiprintf_r+0x2c>
 8009ef4:	89bb      	ldrh	r3, [r7, #12]
 8009ef6:	0599      	lsls	r1, r3, #22
 8009ef8:	d402      	bmi.n	8009f00 <_vfiprintf_r+0x2c>
 8009efa:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009efc:	f7ff f930 	bl	8009160 <__retarget_lock_acquire_recursive>
 8009f00:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009f04:	049a      	lsls	r2, r3, #18
 8009f06:	d406      	bmi.n	8009f16 <_vfiprintf_r+0x42>
 8009f08:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009f0c:	81bb      	strh	r3, [r7, #12]
 8009f0e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f14:	667b      	str	r3, [r7, #100]	; 0x64
 8009f16:	89bb      	ldrh	r3, [r7, #12]
 8009f18:	071e      	lsls	r6, r3, #28
 8009f1a:	d501      	bpl.n	8009f20 <_vfiprintf_r+0x4c>
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	b9ab      	cbnz	r3, 8009f4c <_vfiprintf_r+0x78>
 8009f20:	4639      	mov	r1, r7
 8009f22:	4648      	mov	r0, r9
 8009f24:	f7fd feac 	bl	8007c80 <__swsetup_r>
 8009f28:	b180      	cbz	r0, 8009f4c <_vfiprintf_r+0x78>
 8009f2a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f2c:	07d8      	lsls	r0, r3, #31
 8009f2e:	d506      	bpl.n	8009f3e <_vfiprintf_r+0x6a>
 8009f30:	f04f 33ff 	mov.w	r3, #4294967295
 8009f34:	9303      	str	r3, [sp, #12]
 8009f36:	9803      	ldr	r0, [sp, #12]
 8009f38:	b03b      	add	sp, #236	; 0xec
 8009f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f3e:	89bb      	ldrh	r3, [r7, #12]
 8009f40:	0599      	lsls	r1, r3, #22
 8009f42:	d4f5      	bmi.n	8009f30 <_vfiprintf_r+0x5c>
 8009f44:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009f46:	f7ff f90c 	bl	8009162 <__retarget_lock_release_recursive>
 8009f4a:	e7f1      	b.n	8009f30 <_vfiprintf_r+0x5c>
 8009f4c:	89bb      	ldrh	r3, [r7, #12]
 8009f4e:	f003 021a 	and.w	r2, r3, #26
 8009f52:	2a0a      	cmp	r2, #10
 8009f54:	d113      	bne.n	8009f7e <_vfiprintf_r+0xaa>
 8009f56:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8009f5a:	2a00      	cmp	r2, #0
 8009f5c:	db0f      	blt.n	8009f7e <_vfiprintf_r+0xaa>
 8009f5e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009f60:	07d2      	lsls	r2, r2, #31
 8009f62:	d404      	bmi.n	8009f6e <_vfiprintf_r+0x9a>
 8009f64:	059e      	lsls	r6, r3, #22
 8009f66:	d402      	bmi.n	8009f6e <_vfiprintf_r+0x9a>
 8009f68:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009f6a:	f7ff f8fa 	bl	8009162 <__retarget_lock_release_recursive>
 8009f6e:	462b      	mov	r3, r5
 8009f70:	4639      	mov	r1, r7
 8009f72:	4648      	mov	r0, r9
 8009f74:	9a02      	ldr	r2, [sp, #8]
 8009f76:	f000 fc2d 	bl	800a7d4 <__sbprintf>
 8009f7a:	9003      	str	r0, [sp, #12]
 8009f7c:	e7db      	b.n	8009f36 <_vfiprintf_r+0x62>
 8009f7e:	2300      	movs	r3, #0
 8009f80:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 8009f84:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8009f88:	ae11      	add	r6, sp, #68	; 0x44
 8009f8a:	960e      	str	r6, [sp, #56]	; 0x38
 8009f8c:	9308      	str	r3, [sp, #32]
 8009f8e:	930a      	str	r3, [sp, #40]	; 0x28
 8009f90:	9303      	str	r3, [sp, #12]
 8009f92:	9b02      	ldr	r3, [sp, #8]
 8009f94:	461d      	mov	r5, r3
 8009f96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f9a:	b10a      	cbz	r2, 8009fa0 <_vfiprintf_r+0xcc>
 8009f9c:	2a25      	cmp	r2, #37	; 0x25
 8009f9e:	d1f9      	bne.n	8009f94 <_vfiprintf_r+0xc0>
 8009fa0:	9b02      	ldr	r3, [sp, #8]
 8009fa2:	ebb5 0803 	subs.w	r8, r5, r3
 8009fa6:	d00d      	beq.n	8009fc4 <_vfiprintf_r+0xf0>
 8009fa8:	e9c6 3800 	strd	r3, r8, [r6]
 8009fac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009fae:	4443      	add	r3, r8
 8009fb0:	9310      	str	r3, [sp, #64]	; 0x40
 8009fb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009fb4:	3301      	adds	r3, #1
 8009fb6:	2b07      	cmp	r3, #7
 8009fb8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009fba:	dc75      	bgt.n	800a0a8 <_vfiprintf_r+0x1d4>
 8009fbc:	3608      	adds	r6, #8
 8009fbe:	9b03      	ldr	r3, [sp, #12]
 8009fc0:	4443      	add	r3, r8
 8009fc2:	9303      	str	r3, [sp, #12]
 8009fc4:	782b      	ldrb	r3, [r5, #0]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	f000 83c6 	beq.w	800a758 <_vfiprintf_r+0x884>
 8009fcc:	2300      	movs	r3, #0
 8009fce:	f04f 31ff 	mov.w	r1, #4294967295
 8009fd2:	469a      	mov	sl, r3
 8009fd4:	1c6a      	adds	r2, r5, #1
 8009fd6:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009fda:	9101      	str	r1, [sp, #4]
 8009fdc:	9304      	str	r3, [sp, #16]
 8009fde:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009fe2:	9202      	str	r2, [sp, #8]
 8009fe4:	f1a3 0220 	sub.w	r2, r3, #32
 8009fe8:	2a5a      	cmp	r2, #90	; 0x5a
 8009fea:	f200 830e 	bhi.w	800a60a <_vfiprintf_r+0x736>
 8009fee:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009ff2:	0098      	.short	0x0098
 8009ff4:	030c030c 	.word	0x030c030c
 8009ff8:	030c00a0 	.word	0x030c00a0
 8009ffc:	030c030c 	.word	0x030c030c
 800a000:	030c0080 	.word	0x030c0080
 800a004:	00a3030c 	.word	0x00a3030c
 800a008:	030c00ad 	.word	0x030c00ad
 800a00c:	00af00aa 	.word	0x00af00aa
 800a010:	00ca030c 	.word	0x00ca030c
 800a014:	00cd00cd 	.word	0x00cd00cd
 800a018:	00cd00cd 	.word	0x00cd00cd
 800a01c:	00cd00cd 	.word	0x00cd00cd
 800a020:	00cd00cd 	.word	0x00cd00cd
 800a024:	030c00cd 	.word	0x030c00cd
 800a028:	030c030c 	.word	0x030c030c
 800a02c:	030c030c 	.word	0x030c030c
 800a030:	030c030c 	.word	0x030c030c
 800a034:	030c030c 	.word	0x030c030c
 800a038:	010500f7 	.word	0x010500f7
 800a03c:	030c030c 	.word	0x030c030c
 800a040:	030c030c 	.word	0x030c030c
 800a044:	030c030c 	.word	0x030c030c
 800a048:	030c030c 	.word	0x030c030c
 800a04c:	030c030c 	.word	0x030c030c
 800a050:	030c014b 	.word	0x030c014b
 800a054:	030c030c 	.word	0x030c030c
 800a058:	030c0191 	.word	0x030c0191
 800a05c:	030c026f 	.word	0x030c026f
 800a060:	028d030c 	.word	0x028d030c
 800a064:	030c030c 	.word	0x030c030c
 800a068:	030c030c 	.word	0x030c030c
 800a06c:	030c030c 	.word	0x030c030c
 800a070:	030c030c 	.word	0x030c030c
 800a074:	030c030c 	.word	0x030c030c
 800a078:	010700f7 	.word	0x010700f7
 800a07c:	030c030c 	.word	0x030c030c
 800a080:	00dd030c 	.word	0x00dd030c
 800a084:	00f10107 	.word	0x00f10107
 800a088:	00ea030c 	.word	0x00ea030c
 800a08c:	012e030c 	.word	0x012e030c
 800a090:	0180014d 	.word	0x0180014d
 800a094:	030c00f1 	.word	0x030c00f1
 800a098:	00960191 	.word	0x00960191
 800a09c:	030c0271 	.word	0x030c0271
 800a0a0:	0065030c 	.word	0x0065030c
 800a0a4:	0096030c 	.word	0x0096030c
 800a0a8:	4639      	mov	r1, r7
 800a0aa:	4648      	mov	r0, r9
 800a0ac:	aa0e      	add	r2, sp, #56	; 0x38
 800a0ae:	f7ff fede 	bl	8009e6e <__sprint_r>
 800a0b2:	2800      	cmp	r0, #0
 800a0b4:	f040 832f 	bne.w	800a716 <_vfiprintf_r+0x842>
 800a0b8:	ae11      	add	r6, sp, #68	; 0x44
 800a0ba:	e780      	b.n	8009fbe <_vfiprintf_r+0xea>
 800a0bc:	4a94      	ldr	r2, [pc, #592]	; (800a310 <_vfiprintf_r+0x43c>)
 800a0be:	f01a 0f20 	tst.w	sl, #32
 800a0c2:	9206      	str	r2, [sp, #24]
 800a0c4:	f000 8224 	beq.w	800a510 <_vfiprintf_r+0x63c>
 800a0c8:	3407      	adds	r4, #7
 800a0ca:	f024 0b07 	bic.w	fp, r4, #7
 800a0ce:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a0d2:	f01a 0f01 	tst.w	sl, #1
 800a0d6:	d009      	beq.n	800a0ec <_vfiprintf_r+0x218>
 800a0d8:	ea54 0205 	orrs.w	r2, r4, r5
 800a0dc:	bf1f      	itttt	ne
 800a0de:	2230      	movne	r2, #48	; 0x30
 800a0e0:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800a0e4:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800a0e8:	f04a 0a02 	orrne.w	sl, sl, #2
 800a0ec:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a0f0:	e10b      	b.n	800a30a <_vfiprintf_r+0x436>
 800a0f2:	4648      	mov	r0, r9
 800a0f4:	f7ff f82e 	bl	8009154 <_localeconv_r>
 800a0f8:	6843      	ldr	r3, [r0, #4]
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	930a      	str	r3, [sp, #40]	; 0x28
 800a0fe:	f7f6 f827 	bl	8000150 <strlen>
 800a102:	9008      	str	r0, [sp, #32]
 800a104:	4648      	mov	r0, r9
 800a106:	f7ff f825 	bl	8009154 <_localeconv_r>
 800a10a:	6883      	ldr	r3, [r0, #8]
 800a10c:	9307      	str	r3, [sp, #28]
 800a10e:	9b08      	ldr	r3, [sp, #32]
 800a110:	b12b      	cbz	r3, 800a11e <_vfiprintf_r+0x24a>
 800a112:	9b07      	ldr	r3, [sp, #28]
 800a114:	b11b      	cbz	r3, 800a11e <_vfiprintf_r+0x24a>
 800a116:	781b      	ldrb	r3, [r3, #0]
 800a118:	b10b      	cbz	r3, 800a11e <_vfiprintf_r+0x24a>
 800a11a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800a11e:	9a02      	ldr	r2, [sp, #8]
 800a120:	e75d      	b.n	8009fde <_vfiprintf_r+0x10a>
 800a122:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a126:	2b00      	cmp	r3, #0
 800a128:	d1f9      	bne.n	800a11e <_vfiprintf_r+0x24a>
 800a12a:	2320      	movs	r3, #32
 800a12c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a130:	e7f5      	b.n	800a11e <_vfiprintf_r+0x24a>
 800a132:	f04a 0a01 	orr.w	sl, sl, #1
 800a136:	e7f2      	b.n	800a11e <_vfiprintf_r+0x24a>
 800a138:	f854 3b04 	ldr.w	r3, [r4], #4
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	9304      	str	r3, [sp, #16]
 800a140:	daed      	bge.n	800a11e <_vfiprintf_r+0x24a>
 800a142:	425b      	negs	r3, r3
 800a144:	9304      	str	r3, [sp, #16]
 800a146:	f04a 0a04 	orr.w	sl, sl, #4
 800a14a:	e7e8      	b.n	800a11e <_vfiprintf_r+0x24a>
 800a14c:	232b      	movs	r3, #43	; 0x2b
 800a14e:	e7ed      	b.n	800a12c <_vfiprintf_r+0x258>
 800a150:	9a02      	ldr	r2, [sp, #8]
 800a152:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a156:	2b2a      	cmp	r3, #42	; 0x2a
 800a158:	d112      	bne.n	800a180 <_vfiprintf_r+0x2ac>
 800a15a:	f854 0b04 	ldr.w	r0, [r4], #4
 800a15e:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800a162:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a166:	e7da      	b.n	800a11e <_vfiprintf_r+0x24a>
 800a168:	200a      	movs	r0, #10
 800a16a:	9b01      	ldr	r3, [sp, #4]
 800a16c:	fb00 1303 	mla	r3, r0, r3, r1
 800a170:	9301      	str	r3, [sp, #4]
 800a172:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a176:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a17a:	2909      	cmp	r1, #9
 800a17c:	d9f4      	bls.n	800a168 <_vfiprintf_r+0x294>
 800a17e:	e730      	b.n	8009fe2 <_vfiprintf_r+0x10e>
 800a180:	2100      	movs	r1, #0
 800a182:	9101      	str	r1, [sp, #4]
 800a184:	e7f7      	b.n	800a176 <_vfiprintf_r+0x2a2>
 800a186:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800a18a:	e7c8      	b.n	800a11e <_vfiprintf_r+0x24a>
 800a18c:	2100      	movs	r1, #0
 800a18e:	9a02      	ldr	r2, [sp, #8]
 800a190:	9104      	str	r1, [sp, #16]
 800a192:	200a      	movs	r0, #10
 800a194:	9904      	ldr	r1, [sp, #16]
 800a196:	3b30      	subs	r3, #48	; 0x30
 800a198:	fb00 3301 	mla	r3, r0, r1, r3
 800a19c:	9304      	str	r3, [sp, #16]
 800a19e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a1a2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a1a6:	2909      	cmp	r1, #9
 800a1a8:	d9f3      	bls.n	800a192 <_vfiprintf_r+0x2be>
 800a1aa:	e71a      	b.n	8009fe2 <_vfiprintf_r+0x10e>
 800a1ac:	9b02      	ldr	r3, [sp, #8]
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	2b68      	cmp	r3, #104	; 0x68
 800a1b2:	bf01      	itttt	eq
 800a1b4:	9b02      	ldreq	r3, [sp, #8]
 800a1b6:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800a1ba:	3301      	addeq	r3, #1
 800a1bc:	9302      	streq	r3, [sp, #8]
 800a1be:	bf18      	it	ne
 800a1c0:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800a1c4:	e7ab      	b.n	800a11e <_vfiprintf_r+0x24a>
 800a1c6:	9b02      	ldr	r3, [sp, #8]
 800a1c8:	781b      	ldrb	r3, [r3, #0]
 800a1ca:	2b6c      	cmp	r3, #108	; 0x6c
 800a1cc:	d105      	bne.n	800a1da <_vfiprintf_r+0x306>
 800a1ce:	9b02      	ldr	r3, [sp, #8]
 800a1d0:	3301      	adds	r3, #1
 800a1d2:	9302      	str	r3, [sp, #8]
 800a1d4:	f04a 0a20 	orr.w	sl, sl, #32
 800a1d8:	e7a1      	b.n	800a11e <_vfiprintf_r+0x24a>
 800a1da:	f04a 0a10 	orr.w	sl, sl, #16
 800a1de:	e79e      	b.n	800a11e <_vfiprintf_r+0x24a>
 800a1e0:	46a3      	mov	fp, r4
 800a1e2:	2100      	movs	r1, #0
 800a1e4:	f85b 3b04 	ldr.w	r3, [fp], #4
 800a1e8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800a1ec:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	460d      	mov	r5, r1
 800a1f4:	9301      	str	r3, [sp, #4]
 800a1f6:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800a1fa:	e0a0      	b.n	800a33e <_vfiprintf_r+0x46a>
 800a1fc:	f04a 0a10 	orr.w	sl, sl, #16
 800a200:	f01a 0f20 	tst.w	sl, #32
 800a204:	d010      	beq.n	800a228 <_vfiprintf_r+0x354>
 800a206:	3407      	adds	r4, #7
 800a208:	f024 0b07 	bic.w	fp, r4, #7
 800a20c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a210:	2c00      	cmp	r4, #0
 800a212:	f175 0300 	sbcs.w	r3, r5, #0
 800a216:	da05      	bge.n	800a224 <_vfiprintf_r+0x350>
 800a218:	232d      	movs	r3, #45	; 0x2d
 800a21a:	4264      	negs	r4, r4
 800a21c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800a220:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a224:	2301      	movs	r3, #1
 800a226:	e03f      	b.n	800a2a8 <_vfiprintf_r+0x3d4>
 800a228:	f01a 0f10 	tst.w	sl, #16
 800a22c:	f104 0b04 	add.w	fp, r4, #4
 800a230:	d002      	beq.n	800a238 <_vfiprintf_r+0x364>
 800a232:	6824      	ldr	r4, [r4, #0]
 800a234:	17e5      	asrs	r5, r4, #31
 800a236:	e7eb      	b.n	800a210 <_vfiprintf_r+0x33c>
 800a238:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a23c:	6824      	ldr	r4, [r4, #0]
 800a23e:	d001      	beq.n	800a244 <_vfiprintf_r+0x370>
 800a240:	b224      	sxth	r4, r4
 800a242:	e7f7      	b.n	800a234 <_vfiprintf_r+0x360>
 800a244:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a248:	bf18      	it	ne
 800a24a:	b264      	sxtbne	r4, r4
 800a24c:	e7f2      	b.n	800a234 <_vfiprintf_r+0x360>
 800a24e:	f01a 0f20 	tst.w	sl, #32
 800a252:	f854 3b04 	ldr.w	r3, [r4], #4
 800a256:	d005      	beq.n	800a264 <_vfiprintf_r+0x390>
 800a258:	9a03      	ldr	r2, [sp, #12]
 800a25a:	4610      	mov	r0, r2
 800a25c:	17d1      	asrs	r1, r2, #31
 800a25e:	e9c3 0100 	strd	r0, r1, [r3]
 800a262:	e696      	b.n	8009f92 <_vfiprintf_r+0xbe>
 800a264:	f01a 0f10 	tst.w	sl, #16
 800a268:	d002      	beq.n	800a270 <_vfiprintf_r+0x39c>
 800a26a:	9a03      	ldr	r2, [sp, #12]
 800a26c:	601a      	str	r2, [r3, #0]
 800a26e:	e690      	b.n	8009f92 <_vfiprintf_r+0xbe>
 800a270:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a274:	d002      	beq.n	800a27c <_vfiprintf_r+0x3a8>
 800a276:	9a03      	ldr	r2, [sp, #12]
 800a278:	801a      	strh	r2, [r3, #0]
 800a27a:	e68a      	b.n	8009f92 <_vfiprintf_r+0xbe>
 800a27c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a280:	d0f3      	beq.n	800a26a <_vfiprintf_r+0x396>
 800a282:	9a03      	ldr	r2, [sp, #12]
 800a284:	701a      	strb	r2, [r3, #0]
 800a286:	e684      	b.n	8009f92 <_vfiprintf_r+0xbe>
 800a288:	f04a 0a10 	orr.w	sl, sl, #16
 800a28c:	f01a 0f20 	tst.w	sl, #32
 800a290:	d01d      	beq.n	800a2ce <_vfiprintf_r+0x3fa>
 800a292:	3407      	adds	r4, #7
 800a294:	f024 0b07 	bic.w	fp, r4, #7
 800a298:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a29c:	2300      	movs	r3, #0
 800a29e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800a2a8:	9a01      	ldr	r2, [sp, #4]
 800a2aa:	3201      	adds	r2, #1
 800a2ac:	f000 8261 	beq.w	800a772 <_vfiprintf_r+0x89e>
 800a2b0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800a2b4:	9205      	str	r2, [sp, #20]
 800a2b6:	ea54 0205 	orrs.w	r2, r4, r5
 800a2ba:	f040 8260 	bne.w	800a77e <_vfiprintf_r+0x8aa>
 800a2be:	9a01      	ldr	r2, [sp, #4]
 800a2c0:	2a00      	cmp	r2, #0
 800a2c2:	f000 8197 	beq.w	800a5f4 <_vfiprintf_r+0x720>
 800a2c6:	2b01      	cmp	r3, #1
 800a2c8:	f040 825c 	bne.w	800a784 <_vfiprintf_r+0x8b0>
 800a2cc:	e136      	b.n	800a53c <_vfiprintf_r+0x668>
 800a2ce:	f01a 0f10 	tst.w	sl, #16
 800a2d2:	f104 0b04 	add.w	fp, r4, #4
 800a2d6:	d001      	beq.n	800a2dc <_vfiprintf_r+0x408>
 800a2d8:	6824      	ldr	r4, [r4, #0]
 800a2da:	e003      	b.n	800a2e4 <_vfiprintf_r+0x410>
 800a2dc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a2e0:	d002      	beq.n	800a2e8 <_vfiprintf_r+0x414>
 800a2e2:	8824      	ldrh	r4, [r4, #0]
 800a2e4:	2500      	movs	r5, #0
 800a2e6:	e7d9      	b.n	800a29c <_vfiprintf_r+0x3c8>
 800a2e8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a2ec:	d0f4      	beq.n	800a2d8 <_vfiprintf_r+0x404>
 800a2ee:	7824      	ldrb	r4, [r4, #0]
 800a2f0:	e7f8      	b.n	800a2e4 <_vfiprintf_r+0x410>
 800a2f2:	f647 0330 	movw	r3, #30768	; 0x7830
 800a2f6:	46a3      	mov	fp, r4
 800a2f8:	2500      	movs	r5, #0
 800a2fa:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800a2fe:	4b04      	ldr	r3, [pc, #16]	; (800a310 <_vfiprintf_r+0x43c>)
 800a300:	f85b 4b04 	ldr.w	r4, [fp], #4
 800a304:	f04a 0a02 	orr.w	sl, sl, #2
 800a308:	9306      	str	r3, [sp, #24]
 800a30a:	2302      	movs	r3, #2
 800a30c:	e7c9      	b.n	800a2a2 <_vfiprintf_r+0x3ce>
 800a30e:	bf00      	nop
 800a310:	0800b464 	.word	0x0800b464
 800a314:	46a3      	mov	fp, r4
 800a316:	2500      	movs	r5, #0
 800a318:	9b01      	ldr	r3, [sp, #4]
 800a31a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800a31e:	1c5c      	adds	r4, r3, #1
 800a320:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800a324:	f000 80cf 	beq.w	800a4c6 <_vfiprintf_r+0x5f2>
 800a328:	461a      	mov	r2, r3
 800a32a:	4629      	mov	r1, r5
 800a32c:	4640      	mov	r0, r8
 800a32e:	f7fe ff85 	bl	800923c <memchr>
 800a332:	2800      	cmp	r0, #0
 800a334:	f000 8173 	beq.w	800a61e <_vfiprintf_r+0x74a>
 800a338:	eba0 0308 	sub.w	r3, r0, r8
 800a33c:	9301      	str	r3, [sp, #4]
 800a33e:	9b01      	ldr	r3, [sp, #4]
 800a340:	42ab      	cmp	r3, r5
 800a342:	bfb8      	it	lt
 800a344:	462b      	movlt	r3, r5
 800a346:	9305      	str	r3, [sp, #20]
 800a348:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a34c:	b113      	cbz	r3, 800a354 <_vfiprintf_r+0x480>
 800a34e:	9b05      	ldr	r3, [sp, #20]
 800a350:	3301      	adds	r3, #1
 800a352:	9305      	str	r3, [sp, #20]
 800a354:	f01a 0302 	ands.w	r3, sl, #2
 800a358:	9309      	str	r3, [sp, #36]	; 0x24
 800a35a:	bf1e      	ittt	ne
 800a35c:	9b05      	ldrne	r3, [sp, #20]
 800a35e:	3302      	addne	r3, #2
 800a360:	9305      	strne	r3, [sp, #20]
 800a362:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800a366:	930b      	str	r3, [sp, #44]	; 0x2c
 800a368:	d11f      	bne.n	800a3aa <_vfiprintf_r+0x4d6>
 800a36a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a36e:	1a9c      	subs	r4, r3, r2
 800a370:	2c00      	cmp	r4, #0
 800a372:	dd1a      	ble.n	800a3aa <_vfiprintf_r+0x4d6>
 800a374:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a378:	48b4      	ldr	r0, [pc, #720]	; (800a64c <_vfiprintf_r+0x778>)
 800a37a:	2c10      	cmp	r4, #16
 800a37c:	f103 0301 	add.w	r3, r3, #1
 800a380:	f106 0108 	add.w	r1, r6, #8
 800a384:	6030      	str	r0, [r6, #0]
 800a386:	f300 814c 	bgt.w	800a622 <_vfiprintf_r+0x74e>
 800a38a:	6074      	str	r4, [r6, #4]
 800a38c:	2b07      	cmp	r3, #7
 800a38e:	4414      	add	r4, r2
 800a390:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a394:	f340 8157 	ble.w	800a646 <_vfiprintf_r+0x772>
 800a398:	4639      	mov	r1, r7
 800a39a:	4648      	mov	r0, r9
 800a39c:	aa0e      	add	r2, sp, #56	; 0x38
 800a39e:	f7ff fd66 	bl	8009e6e <__sprint_r>
 800a3a2:	2800      	cmp	r0, #0
 800a3a4:	f040 81b7 	bne.w	800a716 <_vfiprintf_r+0x842>
 800a3a8:	ae11      	add	r6, sp, #68	; 0x44
 800a3aa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a3ae:	b173      	cbz	r3, 800a3ce <_vfiprintf_r+0x4fa>
 800a3b0:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800a3b4:	6032      	str	r2, [r6, #0]
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a3ba:	6072      	str	r2, [r6, #4]
 800a3bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a3be:	3301      	adds	r3, #1
 800a3c0:	3201      	adds	r2, #1
 800a3c2:	2b07      	cmp	r3, #7
 800a3c4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a3c8:	f300 8146 	bgt.w	800a658 <_vfiprintf_r+0x784>
 800a3cc:	3608      	adds	r6, #8
 800a3ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3d0:	b16b      	cbz	r3, 800a3ee <_vfiprintf_r+0x51a>
 800a3d2:	aa0d      	add	r2, sp, #52	; 0x34
 800a3d4:	6032      	str	r2, [r6, #0]
 800a3d6:	2202      	movs	r2, #2
 800a3d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a3da:	6072      	str	r2, [r6, #4]
 800a3dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a3de:	3301      	adds	r3, #1
 800a3e0:	3202      	adds	r2, #2
 800a3e2:	2b07      	cmp	r3, #7
 800a3e4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a3e8:	f300 813f 	bgt.w	800a66a <_vfiprintf_r+0x796>
 800a3ec:	3608      	adds	r6, #8
 800a3ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3f0:	2b80      	cmp	r3, #128	; 0x80
 800a3f2:	d11f      	bne.n	800a434 <_vfiprintf_r+0x560>
 800a3f4:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a3f8:	1a9c      	subs	r4, r3, r2
 800a3fa:	2c00      	cmp	r4, #0
 800a3fc:	dd1a      	ble.n	800a434 <_vfiprintf_r+0x560>
 800a3fe:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a402:	4893      	ldr	r0, [pc, #588]	; (800a650 <_vfiprintf_r+0x77c>)
 800a404:	2c10      	cmp	r4, #16
 800a406:	f103 0301 	add.w	r3, r3, #1
 800a40a:	f106 0108 	add.w	r1, r6, #8
 800a40e:	6030      	str	r0, [r6, #0]
 800a410:	f300 8134 	bgt.w	800a67c <_vfiprintf_r+0x7a8>
 800a414:	6074      	str	r4, [r6, #4]
 800a416:	2b07      	cmp	r3, #7
 800a418:	4414      	add	r4, r2
 800a41a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a41e:	f340 813f 	ble.w	800a6a0 <_vfiprintf_r+0x7cc>
 800a422:	4639      	mov	r1, r7
 800a424:	4648      	mov	r0, r9
 800a426:	aa0e      	add	r2, sp, #56	; 0x38
 800a428:	f7ff fd21 	bl	8009e6e <__sprint_r>
 800a42c:	2800      	cmp	r0, #0
 800a42e:	f040 8172 	bne.w	800a716 <_vfiprintf_r+0x842>
 800a432:	ae11      	add	r6, sp, #68	; 0x44
 800a434:	9b01      	ldr	r3, [sp, #4]
 800a436:	1aec      	subs	r4, r5, r3
 800a438:	2c00      	cmp	r4, #0
 800a43a:	dd1a      	ble.n	800a472 <_vfiprintf_r+0x59e>
 800a43c:	4d84      	ldr	r5, [pc, #528]	; (800a650 <_vfiprintf_r+0x77c>)
 800a43e:	2c10      	cmp	r4, #16
 800a440:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800a444:	f106 0208 	add.w	r2, r6, #8
 800a448:	f103 0301 	add.w	r3, r3, #1
 800a44c:	6035      	str	r5, [r6, #0]
 800a44e:	f300 8129 	bgt.w	800a6a4 <_vfiprintf_r+0x7d0>
 800a452:	6074      	str	r4, [r6, #4]
 800a454:	2b07      	cmp	r3, #7
 800a456:	440c      	add	r4, r1
 800a458:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a45c:	f340 8133 	ble.w	800a6c6 <_vfiprintf_r+0x7f2>
 800a460:	4639      	mov	r1, r7
 800a462:	4648      	mov	r0, r9
 800a464:	aa0e      	add	r2, sp, #56	; 0x38
 800a466:	f7ff fd02 	bl	8009e6e <__sprint_r>
 800a46a:	2800      	cmp	r0, #0
 800a46c:	f040 8153 	bne.w	800a716 <_vfiprintf_r+0x842>
 800a470:	ae11      	add	r6, sp, #68	; 0x44
 800a472:	9b01      	ldr	r3, [sp, #4]
 800a474:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a476:	6073      	str	r3, [r6, #4]
 800a478:	4418      	add	r0, r3
 800a47a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a47c:	f8c6 8000 	str.w	r8, [r6]
 800a480:	3301      	adds	r3, #1
 800a482:	2b07      	cmp	r3, #7
 800a484:	9010      	str	r0, [sp, #64]	; 0x40
 800a486:	930f      	str	r3, [sp, #60]	; 0x3c
 800a488:	f300 811f 	bgt.w	800a6ca <_vfiprintf_r+0x7f6>
 800a48c:	f106 0308 	add.w	r3, r6, #8
 800a490:	f01a 0f04 	tst.w	sl, #4
 800a494:	f040 8121 	bne.w	800a6da <_vfiprintf_r+0x806>
 800a498:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800a49c:	9905      	ldr	r1, [sp, #20]
 800a49e:	428a      	cmp	r2, r1
 800a4a0:	bfac      	ite	ge
 800a4a2:	189b      	addge	r3, r3, r2
 800a4a4:	185b      	addlt	r3, r3, r1
 800a4a6:	9303      	str	r3, [sp, #12]
 800a4a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4aa:	b13b      	cbz	r3, 800a4bc <_vfiprintf_r+0x5e8>
 800a4ac:	4639      	mov	r1, r7
 800a4ae:	4648      	mov	r0, r9
 800a4b0:	aa0e      	add	r2, sp, #56	; 0x38
 800a4b2:	f7ff fcdc 	bl	8009e6e <__sprint_r>
 800a4b6:	2800      	cmp	r0, #0
 800a4b8:	f040 812d 	bne.w	800a716 <_vfiprintf_r+0x842>
 800a4bc:	2300      	movs	r3, #0
 800a4be:	465c      	mov	r4, fp
 800a4c0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4c2:	ae11      	add	r6, sp, #68	; 0x44
 800a4c4:	e565      	b.n	8009f92 <_vfiprintf_r+0xbe>
 800a4c6:	4640      	mov	r0, r8
 800a4c8:	f7f5 fe42 	bl	8000150 <strlen>
 800a4cc:	9001      	str	r0, [sp, #4]
 800a4ce:	e736      	b.n	800a33e <_vfiprintf_r+0x46a>
 800a4d0:	f04a 0a10 	orr.w	sl, sl, #16
 800a4d4:	f01a 0f20 	tst.w	sl, #32
 800a4d8:	d006      	beq.n	800a4e8 <_vfiprintf_r+0x614>
 800a4da:	3407      	adds	r4, #7
 800a4dc:	f024 0b07 	bic.w	fp, r4, #7
 800a4e0:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	e6dc      	b.n	800a2a2 <_vfiprintf_r+0x3ce>
 800a4e8:	f01a 0f10 	tst.w	sl, #16
 800a4ec:	f104 0b04 	add.w	fp, r4, #4
 800a4f0:	d001      	beq.n	800a4f6 <_vfiprintf_r+0x622>
 800a4f2:	6824      	ldr	r4, [r4, #0]
 800a4f4:	e003      	b.n	800a4fe <_vfiprintf_r+0x62a>
 800a4f6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a4fa:	d002      	beq.n	800a502 <_vfiprintf_r+0x62e>
 800a4fc:	8824      	ldrh	r4, [r4, #0]
 800a4fe:	2500      	movs	r5, #0
 800a500:	e7f0      	b.n	800a4e4 <_vfiprintf_r+0x610>
 800a502:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a506:	d0f4      	beq.n	800a4f2 <_vfiprintf_r+0x61e>
 800a508:	7824      	ldrb	r4, [r4, #0]
 800a50a:	e7f8      	b.n	800a4fe <_vfiprintf_r+0x62a>
 800a50c:	4a51      	ldr	r2, [pc, #324]	; (800a654 <_vfiprintf_r+0x780>)
 800a50e:	e5d6      	b.n	800a0be <_vfiprintf_r+0x1ea>
 800a510:	f01a 0f10 	tst.w	sl, #16
 800a514:	f104 0b04 	add.w	fp, r4, #4
 800a518:	d001      	beq.n	800a51e <_vfiprintf_r+0x64a>
 800a51a:	6824      	ldr	r4, [r4, #0]
 800a51c:	e003      	b.n	800a526 <_vfiprintf_r+0x652>
 800a51e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a522:	d002      	beq.n	800a52a <_vfiprintf_r+0x656>
 800a524:	8824      	ldrh	r4, [r4, #0]
 800a526:	2500      	movs	r5, #0
 800a528:	e5d3      	b.n	800a0d2 <_vfiprintf_r+0x1fe>
 800a52a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a52e:	d0f4      	beq.n	800a51a <_vfiprintf_r+0x646>
 800a530:	7824      	ldrb	r4, [r4, #0]
 800a532:	e7f8      	b.n	800a526 <_vfiprintf_r+0x652>
 800a534:	2d00      	cmp	r5, #0
 800a536:	bf08      	it	eq
 800a538:	2c0a      	cmpeq	r4, #10
 800a53a:	d205      	bcs.n	800a548 <_vfiprintf_r+0x674>
 800a53c:	3430      	adds	r4, #48	; 0x30
 800a53e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800a542:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800a546:	e13b      	b.n	800a7c0 <_vfiprintf_r+0x8ec>
 800a548:	f04f 0a00 	mov.w	sl, #0
 800a54c:	ab3a      	add	r3, sp, #232	; 0xe8
 800a54e:	9309      	str	r3, [sp, #36]	; 0x24
 800a550:	9b05      	ldr	r3, [sp, #20]
 800a552:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a556:	930b      	str	r3, [sp, #44]	; 0x2c
 800a558:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a55a:	220a      	movs	r2, #10
 800a55c:	4620      	mov	r0, r4
 800a55e:	4629      	mov	r1, r5
 800a560:	f103 38ff 	add.w	r8, r3, #4294967295
 800a564:	2300      	movs	r3, #0
 800a566:	f7f6 fadf 	bl	8000b28 <__aeabi_uldivmod>
 800a56a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a56c:	3230      	adds	r2, #48	; 0x30
 800a56e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800a572:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a574:	f10a 0a01 	add.w	sl, sl, #1
 800a578:	b1d3      	cbz	r3, 800a5b0 <_vfiprintf_r+0x6dc>
 800a57a:	9b07      	ldr	r3, [sp, #28]
 800a57c:	781b      	ldrb	r3, [r3, #0]
 800a57e:	4553      	cmp	r3, sl
 800a580:	d116      	bne.n	800a5b0 <_vfiprintf_r+0x6dc>
 800a582:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800a586:	d013      	beq.n	800a5b0 <_vfiprintf_r+0x6dc>
 800a588:	2d00      	cmp	r5, #0
 800a58a:	bf08      	it	eq
 800a58c:	2c0a      	cmpeq	r4, #10
 800a58e:	d30f      	bcc.n	800a5b0 <_vfiprintf_r+0x6dc>
 800a590:	9b08      	ldr	r3, [sp, #32]
 800a592:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a594:	eba8 0803 	sub.w	r8, r8, r3
 800a598:	461a      	mov	r2, r3
 800a59a:	4640      	mov	r0, r8
 800a59c:	f7ff fbd9 	bl	8009d52 <strncpy>
 800a5a0:	9b07      	ldr	r3, [sp, #28]
 800a5a2:	785b      	ldrb	r3, [r3, #1]
 800a5a4:	b1a3      	cbz	r3, 800a5d0 <_vfiprintf_r+0x6fc>
 800a5a6:	f04f 0a00 	mov.w	sl, #0
 800a5aa:	9b07      	ldr	r3, [sp, #28]
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	9307      	str	r3, [sp, #28]
 800a5b0:	220a      	movs	r2, #10
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	4620      	mov	r0, r4
 800a5b6:	4629      	mov	r1, r5
 800a5b8:	f7f6 fab6 	bl	8000b28 <__aeabi_uldivmod>
 800a5bc:	2d00      	cmp	r5, #0
 800a5be:	bf08      	it	eq
 800a5c0:	2c0a      	cmpeq	r4, #10
 800a5c2:	f0c0 80fd 	bcc.w	800a7c0 <_vfiprintf_r+0x8ec>
 800a5c6:	4604      	mov	r4, r0
 800a5c8:	460d      	mov	r5, r1
 800a5ca:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800a5ce:	e7c3      	b.n	800a558 <_vfiprintf_r+0x684>
 800a5d0:	469a      	mov	sl, r3
 800a5d2:	e7ed      	b.n	800a5b0 <_vfiprintf_r+0x6dc>
 800a5d4:	9a06      	ldr	r2, [sp, #24]
 800a5d6:	f004 030f 	and.w	r3, r4, #15
 800a5da:	5cd3      	ldrb	r3, [r2, r3]
 800a5dc:	092a      	lsrs	r2, r5, #4
 800a5de:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800a5e2:	0923      	lsrs	r3, r4, #4
 800a5e4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800a5e8:	461c      	mov	r4, r3
 800a5ea:	4615      	mov	r5, r2
 800a5ec:	ea54 0305 	orrs.w	r3, r4, r5
 800a5f0:	d1f0      	bne.n	800a5d4 <_vfiprintf_r+0x700>
 800a5f2:	e0e5      	b.n	800a7c0 <_vfiprintf_r+0x8ec>
 800a5f4:	b933      	cbnz	r3, 800a604 <_vfiprintf_r+0x730>
 800a5f6:	f01a 0f01 	tst.w	sl, #1
 800a5fa:	d003      	beq.n	800a604 <_vfiprintf_r+0x730>
 800a5fc:	2330      	movs	r3, #48	; 0x30
 800a5fe:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800a602:	e79e      	b.n	800a542 <_vfiprintf_r+0x66e>
 800a604:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800a608:	e0da      	b.n	800a7c0 <_vfiprintf_r+0x8ec>
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	f000 80a4 	beq.w	800a758 <_vfiprintf_r+0x884>
 800a610:	2100      	movs	r1, #0
 800a612:	46a3      	mov	fp, r4
 800a614:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800a618:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800a61c:	e5e8      	b.n	800a1f0 <_vfiprintf_r+0x31c>
 800a61e:	4605      	mov	r5, r0
 800a620:	e68d      	b.n	800a33e <_vfiprintf_r+0x46a>
 800a622:	2010      	movs	r0, #16
 800a624:	2b07      	cmp	r3, #7
 800a626:	4402      	add	r2, r0
 800a628:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a62c:	6070      	str	r0, [r6, #4]
 800a62e:	dd07      	ble.n	800a640 <_vfiprintf_r+0x76c>
 800a630:	4639      	mov	r1, r7
 800a632:	4648      	mov	r0, r9
 800a634:	aa0e      	add	r2, sp, #56	; 0x38
 800a636:	f7ff fc1a 	bl	8009e6e <__sprint_r>
 800a63a:	2800      	cmp	r0, #0
 800a63c:	d16b      	bne.n	800a716 <_vfiprintf_r+0x842>
 800a63e:	a911      	add	r1, sp, #68	; 0x44
 800a640:	460e      	mov	r6, r1
 800a642:	3c10      	subs	r4, #16
 800a644:	e696      	b.n	800a374 <_vfiprintf_r+0x4a0>
 800a646:	460e      	mov	r6, r1
 800a648:	e6af      	b.n	800a3aa <_vfiprintf_r+0x4d6>
 800a64a:	bf00      	nop
 800a64c:	0800b6a4 	.word	0x0800b6a4
 800a650:	0800b6b4 	.word	0x0800b6b4
 800a654:	0800b475 	.word	0x0800b475
 800a658:	4639      	mov	r1, r7
 800a65a:	4648      	mov	r0, r9
 800a65c:	aa0e      	add	r2, sp, #56	; 0x38
 800a65e:	f7ff fc06 	bl	8009e6e <__sprint_r>
 800a662:	2800      	cmp	r0, #0
 800a664:	d157      	bne.n	800a716 <_vfiprintf_r+0x842>
 800a666:	ae11      	add	r6, sp, #68	; 0x44
 800a668:	e6b1      	b.n	800a3ce <_vfiprintf_r+0x4fa>
 800a66a:	4639      	mov	r1, r7
 800a66c:	4648      	mov	r0, r9
 800a66e:	aa0e      	add	r2, sp, #56	; 0x38
 800a670:	f7ff fbfd 	bl	8009e6e <__sprint_r>
 800a674:	2800      	cmp	r0, #0
 800a676:	d14e      	bne.n	800a716 <_vfiprintf_r+0x842>
 800a678:	ae11      	add	r6, sp, #68	; 0x44
 800a67a:	e6b8      	b.n	800a3ee <_vfiprintf_r+0x51a>
 800a67c:	2010      	movs	r0, #16
 800a67e:	2b07      	cmp	r3, #7
 800a680:	4402      	add	r2, r0
 800a682:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a686:	6070      	str	r0, [r6, #4]
 800a688:	dd07      	ble.n	800a69a <_vfiprintf_r+0x7c6>
 800a68a:	4639      	mov	r1, r7
 800a68c:	4648      	mov	r0, r9
 800a68e:	aa0e      	add	r2, sp, #56	; 0x38
 800a690:	f7ff fbed 	bl	8009e6e <__sprint_r>
 800a694:	2800      	cmp	r0, #0
 800a696:	d13e      	bne.n	800a716 <_vfiprintf_r+0x842>
 800a698:	a911      	add	r1, sp, #68	; 0x44
 800a69a:	460e      	mov	r6, r1
 800a69c:	3c10      	subs	r4, #16
 800a69e:	e6ae      	b.n	800a3fe <_vfiprintf_r+0x52a>
 800a6a0:	460e      	mov	r6, r1
 800a6a2:	e6c7      	b.n	800a434 <_vfiprintf_r+0x560>
 800a6a4:	2010      	movs	r0, #16
 800a6a6:	2b07      	cmp	r3, #7
 800a6a8:	4401      	add	r1, r0
 800a6aa:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800a6ae:	6070      	str	r0, [r6, #4]
 800a6b0:	dd06      	ble.n	800a6c0 <_vfiprintf_r+0x7ec>
 800a6b2:	4639      	mov	r1, r7
 800a6b4:	4648      	mov	r0, r9
 800a6b6:	aa0e      	add	r2, sp, #56	; 0x38
 800a6b8:	f7ff fbd9 	bl	8009e6e <__sprint_r>
 800a6bc:	bb58      	cbnz	r0, 800a716 <_vfiprintf_r+0x842>
 800a6be:	aa11      	add	r2, sp, #68	; 0x44
 800a6c0:	4616      	mov	r6, r2
 800a6c2:	3c10      	subs	r4, #16
 800a6c4:	e6bb      	b.n	800a43e <_vfiprintf_r+0x56a>
 800a6c6:	4616      	mov	r6, r2
 800a6c8:	e6d3      	b.n	800a472 <_vfiprintf_r+0x59e>
 800a6ca:	4639      	mov	r1, r7
 800a6cc:	4648      	mov	r0, r9
 800a6ce:	aa0e      	add	r2, sp, #56	; 0x38
 800a6d0:	f7ff fbcd 	bl	8009e6e <__sprint_r>
 800a6d4:	b9f8      	cbnz	r0, 800a716 <_vfiprintf_r+0x842>
 800a6d6:	ab11      	add	r3, sp, #68	; 0x44
 800a6d8:	e6da      	b.n	800a490 <_vfiprintf_r+0x5bc>
 800a6da:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800a6de:	1a54      	subs	r4, r2, r1
 800a6e0:	2c00      	cmp	r4, #0
 800a6e2:	f77f aed9 	ble.w	800a498 <_vfiprintf_r+0x5c4>
 800a6e6:	2610      	movs	r6, #16
 800a6e8:	4d39      	ldr	r5, [pc, #228]	; (800a7d0 <_vfiprintf_r+0x8fc>)
 800a6ea:	2c10      	cmp	r4, #16
 800a6ec:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800a6f0:	601d      	str	r5, [r3, #0]
 800a6f2:	f102 0201 	add.w	r2, r2, #1
 800a6f6:	dc1d      	bgt.n	800a734 <_vfiprintf_r+0x860>
 800a6f8:	605c      	str	r4, [r3, #4]
 800a6fa:	2a07      	cmp	r2, #7
 800a6fc:	440c      	add	r4, r1
 800a6fe:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800a702:	f77f aec9 	ble.w	800a498 <_vfiprintf_r+0x5c4>
 800a706:	4639      	mov	r1, r7
 800a708:	4648      	mov	r0, r9
 800a70a:	aa0e      	add	r2, sp, #56	; 0x38
 800a70c:	f7ff fbaf 	bl	8009e6e <__sprint_r>
 800a710:	2800      	cmp	r0, #0
 800a712:	f43f aec1 	beq.w	800a498 <_vfiprintf_r+0x5c4>
 800a716:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a718:	07d9      	lsls	r1, r3, #31
 800a71a:	d405      	bmi.n	800a728 <_vfiprintf_r+0x854>
 800a71c:	89bb      	ldrh	r3, [r7, #12]
 800a71e:	059a      	lsls	r2, r3, #22
 800a720:	d402      	bmi.n	800a728 <_vfiprintf_r+0x854>
 800a722:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a724:	f7fe fd1d 	bl	8009162 <__retarget_lock_release_recursive>
 800a728:	89bb      	ldrh	r3, [r7, #12]
 800a72a:	065b      	lsls	r3, r3, #25
 800a72c:	f57f ac03 	bpl.w	8009f36 <_vfiprintf_r+0x62>
 800a730:	f7ff bbfe 	b.w	8009f30 <_vfiprintf_r+0x5c>
 800a734:	3110      	adds	r1, #16
 800a736:	2a07      	cmp	r2, #7
 800a738:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800a73c:	605e      	str	r6, [r3, #4]
 800a73e:	dc02      	bgt.n	800a746 <_vfiprintf_r+0x872>
 800a740:	3308      	adds	r3, #8
 800a742:	3c10      	subs	r4, #16
 800a744:	e7d1      	b.n	800a6ea <_vfiprintf_r+0x816>
 800a746:	4639      	mov	r1, r7
 800a748:	4648      	mov	r0, r9
 800a74a:	aa0e      	add	r2, sp, #56	; 0x38
 800a74c:	f7ff fb8f 	bl	8009e6e <__sprint_r>
 800a750:	2800      	cmp	r0, #0
 800a752:	d1e0      	bne.n	800a716 <_vfiprintf_r+0x842>
 800a754:	ab11      	add	r3, sp, #68	; 0x44
 800a756:	e7f4      	b.n	800a742 <_vfiprintf_r+0x86e>
 800a758:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a75a:	b913      	cbnz	r3, 800a762 <_vfiprintf_r+0x88e>
 800a75c:	2300      	movs	r3, #0
 800a75e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a760:	e7d9      	b.n	800a716 <_vfiprintf_r+0x842>
 800a762:	4639      	mov	r1, r7
 800a764:	4648      	mov	r0, r9
 800a766:	aa0e      	add	r2, sp, #56	; 0x38
 800a768:	f7ff fb81 	bl	8009e6e <__sprint_r>
 800a76c:	2800      	cmp	r0, #0
 800a76e:	d0f5      	beq.n	800a75c <_vfiprintf_r+0x888>
 800a770:	e7d1      	b.n	800a716 <_vfiprintf_r+0x842>
 800a772:	ea54 0205 	orrs.w	r2, r4, r5
 800a776:	f8cd a014 	str.w	sl, [sp, #20]
 800a77a:	f43f ada4 	beq.w	800a2c6 <_vfiprintf_r+0x3f2>
 800a77e:	2b01      	cmp	r3, #1
 800a780:	f43f aed8 	beq.w	800a534 <_vfiprintf_r+0x660>
 800a784:	2b02      	cmp	r3, #2
 800a786:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800a78a:	f43f af23 	beq.w	800a5d4 <_vfiprintf_r+0x700>
 800a78e:	08e2      	lsrs	r2, r4, #3
 800a790:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800a794:	08e8      	lsrs	r0, r5, #3
 800a796:	f004 0307 	and.w	r3, r4, #7
 800a79a:	4605      	mov	r5, r0
 800a79c:	4614      	mov	r4, r2
 800a79e:	3330      	adds	r3, #48	; 0x30
 800a7a0:	ea54 0205 	orrs.w	r2, r4, r5
 800a7a4:	4641      	mov	r1, r8
 800a7a6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800a7aa:	d1f0      	bne.n	800a78e <_vfiprintf_r+0x8ba>
 800a7ac:	9a05      	ldr	r2, [sp, #20]
 800a7ae:	07d0      	lsls	r0, r2, #31
 800a7b0:	d506      	bpl.n	800a7c0 <_vfiprintf_r+0x8ec>
 800a7b2:	2b30      	cmp	r3, #48	; 0x30
 800a7b4:	d004      	beq.n	800a7c0 <_vfiprintf_r+0x8ec>
 800a7b6:	2330      	movs	r3, #48	; 0x30
 800a7b8:	f808 3c01 	strb.w	r3, [r8, #-1]
 800a7bc:	f1a1 0802 	sub.w	r8, r1, #2
 800a7c0:	ab3a      	add	r3, sp, #232	; 0xe8
 800a7c2:	eba3 0308 	sub.w	r3, r3, r8
 800a7c6:	9d01      	ldr	r5, [sp, #4]
 800a7c8:	f8dd a014 	ldr.w	sl, [sp, #20]
 800a7cc:	9301      	str	r3, [sp, #4]
 800a7ce:	e5b6      	b.n	800a33e <_vfiprintf_r+0x46a>
 800a7d0:	0800b6a4 	.word	0x0800b6a4

0800a7d4 <__sbprintf>:
 800a7d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7d6:	461f      	mov	r7, r3
 800a7d8:	898b      	ldrh	r3, [r1, #12]
 800a7da:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800a7de:	f023 0302 	bic.w	r3, r3, #2
 800a7e2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a7e6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a7e8:	4615      	mov	r5, r2
 800a7ea:	9319      	str	r3, [sp, #100]	; 0x64
 800a7ec:	89cb      	ldrh	r3, [r1, #14]
 800a7ee:	4606      	mov	r6, r0
 800a7f0:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a7f4:	69cb      	ldr	r3, [r1, #28]
 800a7f6:	a816      	add	r0, sp, #88	; 0x58
 800a7f8:	9307      	str	r3, [sp, #28]
 800a7fa:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800a7fc:	460c      	mov	r4, r1
 800a7fe:	9309      	str	r3, [sp, #36]	; 0x24
 800a800:	ab1a      	add	r3, sp, #104	; 0x68
 800a802:	9300      	str	r3, [sp, #0]
 800a804:	9304      	str	r3, [sp, #16]
 800a806:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a80a:	9302      	str	r3, [sp, #8]
 800a80c:	9305      	str	r3, [sp, #20]
 800a80e:	2300      	movs	r3, #0
 800a810:	9306      	str	r3, [sp, #24]
 800a812:	f7fe fca3 	bl	800915c <__retarget_lock_init_recursive>
 800a816:	462a      	mov	r2, r5
 800a818:	463b      	mov	r3, r7
 800a81a:	4669      	mov	r1, sp
 800a81c:	4630      	mov	r0, r6
 800a81e:	f7ff fb59 	bl	8009ed4 <_vfiprintf_r>
 800a822:	1e05      	subs	r5, r0, #0
 800a824:	db07      	blt.n	800a836 <__sbprintf+0x62>
 800a826:	4669      	mov	r1, sp
 800a828:	4630      	mov	r0, r6
 800a82a:	f7fe f96d 	bl	8008b08 <_fflush_r>
 800a82e:	2800      	cmp	r0, #0
 800a830:	bf18      	it	ne
 800a832:	f04f 35ff 	movne.w	r5, #4294967295
 800a836:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800a83a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a83c:	065b      	lsls	r3, r3, #25
 800a83e:	bf42      	ittt	mi
 800a840:	89a3      	ldrhmi	r3, [r4, #12]
 800a842:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800a846:	81a3      	strhmi	r3, [r4, #12]
 800a848:	f7fe fc89 	bl	800915e <__retarget_lock_close_recursive>
 800a84c:	4628      	mov	r0, r5
 800a84e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800a852:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a854 <__swbuf_r>:
 800a854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a856:	460e      	mov	r6, r1
 800a858:	4614      	mov	r4, r2
 800a85a:	4605      	mov	r5, r0
 800a85c:	b118      	cbz	r0, 800a866 <__swbuf_r+0x12>
 800a85e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a860:	b90b      	cbnz	r3, 800a866 <__swbuf_r+0x12>
 800a862:	f7fe f9bd 	bl	8008be0 <__sinit>
 800a866:	69a3      	ldr	r3, [r4, #24]
 800a868:	60a3      	str	r3, [r4, #8]
 800a86a:	89a3      	ldrh	r3, [r4, #12]
 800a86c:	0719      	lsls	r1, r3, #28
 800a86e:	d529      	bpl.n	800a8c4 <__swbuf_r+0x70>
 800a870:	6923      	ldr	r3, [r4, #16]
 800a872:	b33b      	cbz	r3, 800a8c4 <__swbuf_r+0x70>
 800a874:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a878:	b2f6      	uxtb	r6, r6
 800a87a:	049a      	lsls	r2, r3, #18
 800a87c:	4637      	mov	r7, r6
 800a87e:	d52a      	bpl.n	800a8d6 <__swbuf_r+0x82>
 800a880:	6823      	ldr	r3, [r4, #0]
 800a882:	6920      	ldr	r0, [r4, #16]
 800a884:	1a18      	subs	r0, r3, r0
 800a886:	6963      	ldr	r3, [r4, #20]
 800a888:	4283      	cmp	r3, r0
 800a88a:	dc04      	bgt.n	800a896 <__swbuf_r+0x42>
 800a88c:	4621      	mov	r1, r4
 800a88e:	4628      	mov	r0, r5
 800a890:	f7fe f93a 	bl	8008b08 <_fflush_r>
 800a894:	b9e0      	cbnz	r0, 800a8d0 <__swbuf_r+0x7c>
 800a896:	68a3      	ldr	r3, [r4, #8]
 800a898:	3001      	adds	r0, #1
 800a89a:	3b01      	subs	r3, #1
 800a89c:	60a3      	str	r3, [r4, #8]
 800a89e:	6823      	ldr	r3, [r4, #0]
 800a8a0:	1c5a      	adds	r2, r3, #1
 800a8a2:	6022      	str	r2, [r4, #0]
 800a8a4:	701e      	strb	r6, [r3, #0]
 800a8a6:	6963      	ldr	r3, [r4, #20]
 800a8a8:	4283      	cmp	r3, r0
 800a8aa:	d004      	beq.n	800a8b6 <__swbuf_r+0x62>
 800a8ac:	89a3      	ldrh	r3, [r4, #12]
 800a8ae:	07db      	lsls	r3, r3, #31
 800a8b0:	d506      	bpl.n	800a8c0 <__swbuf_r+0x6c>
 800a8b2:	2e0a      	cmp	r6, #10
 800a8b4:	d104      	bne.n	800a8c0 <__swbuf_r+0x6c>
 800a8b6:	4621      	mov	r1, r4
 800a8b8:	4628      	mov	r0, r5
 800a8ba:	f7fe f925 	bl	8008b08 <_fflush_r>
 800a8be:	b938      	cbnz	r0, 800a8d0 <__swbuf_r+0x7c>
 800a8c0:	4638      	mov	r0, r7
 800a8c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8c4:	4621      	mov	r1, r4
 800a8c6:	4628      	mov	r0, r5
 800a8c8:	f7fd f9da 	bl	8007c80 <__swsetup_r>
 800a8cc:	2800      	cmp	r0, #0
 800a8ce:	d0d1      	beq.n	800a874 <__swbuf_r+0x20>
 800a8d0:	f04f 37ff 	mov.w	r7, #4294967295
 800a8d4:	e7f4      	b.n	800a8c0 <__swbuf_r+0x6c>
 800a8d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a8da:	81a3      	strh	r3, [r4, #12]
 800a8dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a8de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a8e2:	6663      	str	r3, [r4, #100]	; 0x64
 800a8e4:	e7cc      	b.n	800a880 <__swbuf_r+0x2c>
	...

0800a8e8 <_write_r>:
 800a8e8:	b538      	push	{r3, r4, r5, lr}
 800a8ea:	4604      	mov	r4, r0
 800a8ec:	4608      	mov	r0, r1
 800a8ee:	4611      	mov	r1, r2
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	4d05      	ldr	r5, [pc, #20]	; (800a908 <_write_r+0x20>)
 800a8f4:	602a      	str	r2, [r5, #0]
 800a8f6:	461a      	mov	r2, r3
 800a8f8:	f7f7 fa12 	bl	8001d20 <_write>
 800a8fc:	1c43      	adds	r3, r0, #1
 800a8fe:	d102      	bne.n	800a906 <_write_r+0x1e>
 800a900:	682b      	ldr	r3, [r5, #0]
 800a902:	b103      	cbz	r3, 800a906 <_write_r+0x1e>
 800a904:	6023      	str	r3, [r4, #0]
 800a906:	bd38      	pop	{r3, r4, r5, pc}
 800a908:	20000fd0 	.word	0x20000fd0

0800a90c <__register_exitproc>:
 800a90c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a910:	4d1c      	ldr	r5, [pc, #112]	; (800a984 <__register_exitproc+0x78>)
 800a912:	4606      	mov	r6, r0
 800a914:	6828      	ldr	r0, [r5, #0]
 800a916:	4698      	mov	r8, r3
 800a918:	460f      	mov	r7, r1
 800a91a:	4691      	mov	r9, r2
 800a91c:	f7fe fc20 	bl	8009160 <__retarget_lock_acquire_recursive>
 800a920:	4b19      	ldr	r3, [pc, #100]	; (800a988 <__register_exitproc+0x7c>)
 800a922:	4628      	mov	r0, r5
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800a92a:	b91c      	cbnz	r4, 800a934 <__register_exitproc+0x28>
 800a92c:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800a930:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800a934:	6865      	ldr	r5, [r4, #4]
 800a936:	6800      	ldr	r0, [r0, #0]
 800a938:	2d1f      	cmp	r5, #31
 800a93a:	dd05      	ble.n	800a948 <__register_exitproc+0x3c>
 800a93c:	f7fe fc11 	bl	8009162 <__retarget_lock_release_recursive>
 800a940:	f04f 30ff 	mov.w	r0, #4294967295
 800a944:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a948:	b19e      	cbz	r6, 800a972 <__register_exitproc+0x66>
 800a94a:	2201      	movs	r2, #1
 800a94c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800a950:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800a954:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800a958:	40aa      	lsls	r2, r5
 800a95a:	4313      	orrs	r3, r2
 800a95c:	2e02      	cmp	r6, #2
 800a95e:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800a962:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800a966:	bf02      	ittt	eq
 800a968:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800a96c:	431a      	orreq	r2, r3
 800a96e:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800a972:	1c6b      	adds	r3, r5, #1
 800a974:	3502      	adds	r5, #2
 800a976:	6063      	str	r3, [r4, #4]
 800a978:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800a97c:	f7fe fbf1 	bl	8009162 <__retarget_lock_release_recursive>
 800a980:	2000      	movs	r0, #0
 800a982:	e7df      	b.n	800a944 <__register_exitproc+0x38>
 800a984:	20000868 	.word	0x20000868
 800a988:	0800b450 	.word	0x0800b450

0800a98c <__assert_func>:
 800a98c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a98e:	4614      	mov	r4, r2
 800a990:	461a      	mov	r2, r3
 800a992:	4b09      	ldr	r3, [pc, #36]	; (800a9b8 <__assert_func+0x2c>)
 800a994:	4605      	mov	r5, r0
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	68d8      	ldr	r0, [r3, #12]
 800a99a:	b14c      	cbz	r4, 800a9b0 <__assert_func+0x24>
 800a99c:	4b07      	ldr	r3, [pc, #28]	; (800a9bc <__assert_func+0x30>)
 800a99e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a9a2:	9100      	str	r1, [sp, #0]
 800a9a4:	462b      	mov	r3, r5
 800a9a6:	4906      	ldr	r1, [pc, #24]	; (800a9c0 <__assert_func+0x34>)
 800a9a8:	f000 f8a4 	bl	800aaf4 <fiprintf>
 800a9ac:	f000 f99f 	bl	800acee <abort>
 800a9b0:	4b04      	ldr	r3, [pc, #16]	; (800a9c4 <__assert_func+0x38>)
 800a9b2:	461c      	mov	r4, r3
 800a9b4:	e7f3      	b.n	800a99e <__assert_func+0x12>
 800a9b6:	bf00      	nop
 800a9b8:	2000002c 	.word	0x2000002c
 800a9bc:	0800b6c4 	.word	0x0800b6c4
 800a9c0:	0800b6d1 	.word	0x0800b6d1
 800a9c4:	0800b6ff 	.word	0x0800b6ff

0800a9c8 <_calloc_r>:
 800a9c8:	b510      	push	{r4, lr}
 800a9ca:	4351      	muls	r1, r2
 800a9cc:	f7fa f96c 	bl	8004ca8 <_malloc_r>
 800a9d0:	4604      	mov	r4, r0
 800a9d2:	b198      	cbz	r0, 800a9fc <_calloc_r+0x34>
 800a9d4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800a9d8:	f022 0203 	bic.w	r2, r2, #3
 800a9dc:	3a04      	subs	r2, #4
 800a9de:	2a24      	cmp	r2, #36	; 0x24
 800a9e0:	d81b      	bhi.n	800aa1a <_calloc_r+0x52>
 800a9e2:	2a13      	cmp	r2, #19
 800a9e4:	d917      	bls.n	800aa16 <_calloc_r+0x4e>
 800a9e6:	2100      	movs	r1, #0
 800a9e8:	2a1b      	cmp	r2, #27
 800a9ea:	e9c0 1100 	strd	r1, r1, [r0]
 800a9ee:	d807      	bhi.n	800aa00 <_calloc_r+0x38>
 800a9f0:	f100 0308 	add.w	r3, r0, #8
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	e9c3 2200 	strd	r2, r2, [r3]
 800a9fa:	609a      	str	r2, [r3, #8]
 800a9fc:	4620      	mov	r0, r4
 800a9fe:	bd10      	pop	{r4, pc}
 800aa00:	2a24      	cmp	r2, #36	; 0x24
 800aa02:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800aa06:	bf11      	iteee	ne
 800aa08:	f100 0310 	addne.w	r3, r0, #16
 800aa0c:	6101      	streq	r1, [r0, #16]
 800aa0e:	f100 0318 	addeq.w	r3, r0, #24
 800aa12:	6141      	streq	r1, [r0, #20]
 800aa14:	e7ee      	b.n	800a9f4 <_calloc_r+0x2c>
 800aa16:	4603      	mov	r3, r0
 800aa18:	e7ec      	b.n	800a9f4 <_calloc_r+0x2c>
 800aa1a:	2100      	movs	r1, #0
 800aa1c:	f7fa fb86 	bl	800512c <memset>
 800aa20:	e7ec      	b.n	800a9fc <_calloc_r+0x34>
	...

0800aa24 <_close_r>:
 800aa24:	b538      	push	{r3, r4, r5, lr}
 800aa26:	2300      	movs	r3, #0
 800aa28:	4d05      	ldr	r5, [pc, #20]	; (800aa40 <_close_r+0x1c>)
 800aa2a:	4604      	mov	r4, r0
 800aa2c:	4608      	mov	r0, r1
 800aa2e:	602b      	str	r3, [r5, #0]
 800aa30:	f000 fa20 	bl	800ae74 <_close>
 800aa34:	1c43      	adds	r3, r0, #1
 800aa36:	d102      	bne.n	800aa3e <_close_r+0x1a>
 800aa38:	682b      	ldr	r3, [r5, #0]
 800aa3a:	b103      	cbz	r3, 800aa3e <_close_r+0x1a>
 800aa3c:	6023      	str	r3, [r4, #0]
 800aa3e:	bd38      	pop	{r3, r4, r5, pc}
 800aa40:	20000fd0 	.word	0x20000fd0

0800aa44 <_fclose_r>:
 800aa44:	b570      	push	{r4, r5, r6, lr}
 800aa46:	4606      	mov	r6, r0
 800aa48:	460c      	mov	r4, r1
 800aa4a:	b911      	cbnz	r1, 800aa52 <_fclose_r+0xe>
 800aa4c:	2500      	movs	r5, #0
 800aa4e:	4628      	mov	r0, r5
 800aa50:	bd70      	pop	{r4, r5, r6, pc}
 800aa52:	b118      	cbz	r0, 800aa5c <_fclose_r+0x18>
 800aa54:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800aa56:	b90b      	cbnz	r3, 800aa5c <_fclose_r+0x18>
 800aa58:	f7fe f8c2 	bl	8008be0 <__sinit>
 800aa5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa5e:	07d8      	lsls	r0, r3, #31
 800aa60:	d405      	bmi.n	800aa6e <_fclose_r+0x2a>
 800aa62:	89a3      	ldrh	r3, [r4, #12]
 800aa64:	0599      	lsls	r1, r3, #22
 800aa66:	d402      	bmi.n	800aa6e <_fclose_r+0x2a>
 800aa68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa6a:	f7fe fb79 	bl	8009160 <__retarget_lock_acquire_recursive>
 800aa6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa72:	b93b      	cbnz	r3, 800aa84 <_fclose_r+0x40>
 800aa74:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800aa76:	f015 0501 	ands.w	r5, r5, #1
 800aa7a:	d1e7      	bne.n	800aa4c <_fclose_r+0x8>
 800aa7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa7e:	f7fe fb70 	bl	8009162 <__retarget_lock_release_recursive>
 800aa82:	e7e4      	b.n	800aa4e <_fclose_r+0xa>
 800aa84:	4621      	mov	r1, r4
 800aa86:	4630      	mov	r0, r6
 800aa88:	f7fd ffb0 	bl	80089ec <__sflush_r>
 800aa8c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800aa8e:	4605      	mov	r5, r0
 800aa90:	b133      	cbz	r3, 800aaa0 <_fclose_r+0x5c>
 800aa92:	4630      	mov	r0, r6
 800aa94:	69e1      	ldr	r1, [r4, #28]
 800aa96:	4798      	blx	r3
 800aa98:	2800      	cmp	r0, #0
 800aa9a:	bfb8      	it	lt
 800aa9c:	f04f 35ff 	movlt.w	r5, #4294967295
 800aaa0:	89a3      	ldrh	r3, [r4, #12]
 800aaa2:	061a      	lsls	r2, r3, #24
 800aaa4:	d503      	bpl.n	800aaae <_fclose_r+0x6a>
 800aaa6:	4630      	mov	r0, r6
 800aaa8:	6921      	ldr	r1, [r4, #16]
 800aaaa:	f7fe f929 	bl	8008d00 <_free_r>
 800aaae:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800aab0:	b141      	cbz	r1, 800aac4 <_fclose_r+0x80>
 800aab2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800aab6:	4299      	cmp	r1, r3
 800aab8:	d002      	beq.n	800aac0 <_fclose_r+0x7c>
 800aaba:	4630      	mov	r0, r6
 800aabc:	f7fe f920 	bl	8008d00 <_free_r>
 800aac0:	2300      	movs	r3, #0
 800aac2:	6323      	str	r3, [r4, #48]	; 0x30
 800aac4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800aac6:	b121      	cbz	r1, 800aad2 <_fclose_r+0x8e>
 800aac8:	4630      	mov	r0, r6
 800aaca:	f7fe f919 	bl	8008d00 <_free_r>
 800aace:	2300      	movs	r3, #0
 800aad0:	6463      	str	r3, [r4, #68]	; 0x44
 800aad2:	f7fe f86d 	bl	8008bb0 <__sfp_lock_acquire>
 800aad6:	2300      	movs	r3, #0
 800aad8:	81a3      	strh	r3, [r4, #12]
 800aada:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aadc:	07db      	lsls	r3, r3, #31
 800aade:	d402      	bmi.n	800aae6 <_fclose_r+0xa2>
 800aae0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aae2:	f7fe fb3e 	bl	8009162 <__retarget_lock_release_recursive>
 800aae6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aae8:	f7fe fb39 	bl	800915e <__retarget_lock_close_recursive>
 800aaec:	f7fe f866 	bl	8008bbc <__sfp_lock_release>
 800aaf0:	e7ad      	b.n	800aa4e <_fclose_r+0xa>
	...

0800aaf4 <fiprintf>:
 800aaf4:	b40e      	push	{r1, r2, r3}
 800aaf6:	b503      	push	{r0, r1, lr}
 800aaf8:	4601      	mov	r1, r0
 800aafa:	ab03      	add	r3, sp, #12
 800aafc:	4805      	ldr	r0, [pc, #20]	; (800ab14 <fiprintf+0x20>)
 800aafe:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab02:	6800      	ldr	r0, [r0, #0]
 800ab04:	9301      	str	r3, [sp, #4]
 800ab06:	f7ff f9e5 	bl	8009ed4 <_vfiprintf_r>
 800ab0a:	b002      	add	sp, #8
 800ab0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab10:	b003      	add	sp, #12
 800ab12:	4770      	bx	lr
 800ab14:	2000002c 	.word	0x2000002c

0800ab18 <__fputwc>:
 800ab18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ab1c:	4680      	mov	r8, r0
 800ab1e:	460e      	mov	r6, r1
 800ab20:	4615      	mov	r5, r2
 800ab22:	f000 f885 	bl	800ac30 <__locale_mb_cur_max>
 800ab26:	2801      	cmp	r0, #1
 800ab28:	4604      	mov	r4, r0
 800ab2a:	d11b      	bne.n	800ab64 <__fputwc+0x4c>
 800ab2c:	1e73      	subs	r3, r6, #1
 800ab2e:	2bfe      	cmp	r3, #254	; 0xfe
 800ab30:	d818      	bhi.n	800ab64 <__fputwc+0x4c>
 800ab32:	f88d 6004 	strb.w	r6, [sp, #4]
 800ab36:	2700      	movs	r7, #0
 800ab38:	f10d 0904 	add.w	r9, sp, #4
 800ab3c:	42a7      	cmp	r7, r4
 800ab3e:	d020      	beq.n	800ab82 <__fputwc+0x6a>
 800ab40:	68ab      	ldr	r3, [r5, #8]
 800ab42:	f817 1009 	ldrb.w	r1, [r7, r9]
 800ab46:	3b01      	subs	r3, #1
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	60ab      	str	r3, [r5, #8]
 800ab4c:	da04      	bge.n	800ab58 <__fputwc+0x40>
 800ab4e:	69aa      	ldr	r2, [r5, #24]
 800ab50:	4293      	cmp	r3, r2
 800ab52:	db1a      	blt.n	800ab8a <__fputwc+0x72>
 800ab54:	290a      	cmp	r1, #10
 800ab56:	d018      	beq.n	800ab8a <__fputwc+0x72>
 800ab58:	682b      	ldr	r3, [r5, #0]
 800ab5a:	1c5a      	adds	r2, r3, #1
 800ab5c:	602a      	str	r2, [r5, #0]
 800ab5e:	7019      	strb	r1, [r3, #0]
 800ab60:	3701      	adds	r7, #1
 800ab62:	e7eb      	b.n	800ab3c <__fputwc+0x24>
 800ab64:	4632      	mov	r2, r6
 800ab66:	4640      	mov	r0, r8
 800ab68:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800ab6c:	a901      	add	r1, sp, #4
 800ab6e:	f000 f89b 	bl	800aca8 <_wcrtomb_r>
 800ab72:	1c42      	adds	r2, r0, #1
 800ab74:	4604      	mov	r4, r0
 800ab76:	d1de      	bne.n	800ab36 <__fputwc+0x1e>
 800ab78:	4606      	mov	r6, r0
 800ab7a:	89ab      	ldrh	r3, [r5, #12]
 800ab7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab80:	81ab      	strh	r3, [r5, #12]
 800ab82:	4630      	mov	r0, r6
 800ab84:	b003      	add	sp, #12
 800ab86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab8a:	462a      	mov	r2, r5
 800ab8c:	4640      	mov	r0, r8
 800ab8e:	f7ff fe61 	bl	800a854 <__swbuf_r>
 800ab92:	1c43      	adds	r3, r0, #1
 800ab94:	d1e4      	bne.n	800ab60 <__fputwc+0x48>
 800ab96:	4606      	mov	r6, r0
 800ab98:	e7f3      	b.n	800ab82 <__fputwc+0x6a>

0800ab9a <_fputwc_r>:
 800ab9a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800ab9c:	b570      	push	{r4, r5, r6, lr}
 800ab9e:	07db      	lsls	r3, r3, #31
 800aba0:	4605      	mov	r5, r0
 800aba2:	460e      	mov	r6, r1
 800aba4:	4614      	mov	r4, r2
 800aba6:	d405      	bmi.n	800abb4 <_fputwc_r+0x1a>
 800aba8:	8993      	ldrh	r3, [r2, #12]
 800abaa:	0598      	lsls	r0, r3, #22
 800abac:	d402      	bmi.n	800abb4 <_fputwc_r+0x1a>
 800abae:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800abb0:	f7fe fad6 	bl	8009160 <__retarget_lock_acquire_recursive>
 800abb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abb8:	0499      	lsls	r1, r3, #18
 800abba:	d406      	bmi.n	800abca <_fputwc_r+0x30>
 800abbc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800abc0:	81a3      	strh	r3, [r4, #12]
 800abc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800abc4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800abc8:	6663      	str	r3, [r4, #100]	; 0x64
 800abca:	4622      	mov	r2, r4
 800abcc:	4628      	mov	r0, r5
 800abce:	4631      	mov	r1, r6
 800abd0:	f7ff ffa2 	bl	800ab18 <__fputwc>
 800abd4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800abd6:	4605      	mov	r5, r0
 800abd8:	07da      	lsls	r2, r3, #31
 800abda:	d405      	bmi.n	800abe8 <_fputwc_r+0x4e>
 800abdc:	89a3      	ldrh	r3, [r4, #12]
 800abde:	059b      	lsls	r3, r3, #22
 800abe0:	d402      	bmi.n	800abe8 <_fputwc_r+0x4e>
 800abe2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800abe4:	f7fe fabd 	bl	8009162 <__retarget_lock_release_recursive>
 800abe8:	4628      	mov	r0, r5
 800abea:	bd70      	pop	{r4, r5, r6, pc}

0800abec <_fstat_r>:
 800abec:	b538      	push	{r3, r4, r5, lr}
 800abee:	2300      	movs	r3, #0
 800abf0:	4d06      	ldr	r5, [pc, #24]	; (800ac0c <_fstat_r+0x20>)
 800abf2:	4604      	mov	r4, r0
 800abf4:	4608      	mov	r0, r1
 800abf6:	4611      	mov	r1, r2
 800abf8:	602b      	str	r3, [r5, #0]
 800abfa:	f7f6 ffb9 	bl	8001b70 <_fstat>
 800abfe:	1c43      	adds	r3, r0, #1
 800ac00:	d102      	bne.n	800ac08 <_fstat_r+0x1c>
 800ac02:	682b      	ldr	r3, [r5, #0]
 800ac04:	b103      	cbz	r3, 800ac08 <_fstat_r+0x1c>
 800ac06:	6023      	str	r3, [r4, #0]
 800ac08:	bd38      	pop	{r3, r4, r5, pc}
 800ac0a:	bf00      	nop
 800ac0c:	20000fd0 	.word	0x20000fd0

0800ac10 <_isatty_r>:
 800ac10:	b538      	push	{r3, r4, r5, lr}
 800ac12:	2300      	movs	r3, #0
 800ac14:	4d05      	ldr	r5, [pc, #20]	; (800ac2c <_isatty_r+0x1c>)
 800ac16:	4604      	mov	r4, r0
 800ac18:	4608      	mov	r0, r1
 800ac1a:	602b      	str	r3, [r5, #0]
 800ac1c:	f000 f950 	bl	800aec0 <_isatty>
 800ac20:	1c43      	adds	r3, r0, #1
 800ac22:	d102      	bne.n	800ac2a <_isatty_r+0x1a>
 800ac24:	682b      	ldr	r3, [r5, #0]
 800ac26:	b103      	cbz	r3, 800ac2a <_isatty_r+0x1a>
 800ac28:	6023      	str	r3, [r4, #0]
 800ac2a:	bd38      	pop	{r3, r4, r5, pc}
 800ac2c:	20000fd0 	.word	0x20000fd0

0800ac30 <__locale_mb_cur_max>:
 800ac30:	4b01      	ldr	r3, [pc, #4]	; (800ac38 <__locale_mb_cur_max+0x8>)
 800ac32:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800ac36:	4770      	bx	lr
 800ac38:	2000086c 	.word	0x2000086c

0800ac3c <_lseek_r>:
 800ac3c:	b538      	push	{r3, r4, r5, lr}
 800ac3e:	4604      	mov	r4, r0
 800ac40:	4608      	mov	r0, r1
 800ac42:	4611      	mov	r1, r2
 800ac44:	2200      	movs	r2, #0
 800ac46:	4d05      	ldr	r5, [pc, #20]	; (800ac5c <_lseek_r+0x20>)
 800ac48:	602a      	str	r2, [r5, #0]
 800ac4a:	461a      	mov	r2, r3
 800ac4c:	f000 f902 	bl	800ae54 <_lseek>
 800ac50:	1c43      	adds	r3, r0, #1
 800ac52:	d102      	bne.n	800ac5a <_lseek_r+0x1e>
 800ac54:	682b      	ldr	r3, [r5, #0]
 800ac56:	b103      	cbz	r3, 800ac5a <_lseek_r+0x1e>
 800ac58:	6023      	str	r3, [r4, #0]
 800ac5a:	bd38      	pop	{r3, r4, r5, pc}
 800ac5c:	20000fd0 	.word	0x20000fd0

0800ac60 <__ascii_mbtowc>:
 800ac60:	b082      	sub	sp, #8
 800ac62:	b901      	cbnz	r1, 800ac66 <__ascii_mbtowc+0x6>
 800ac64:	a901      	add	r1, sp, #4
 800ac66:	b142      	cbz	r2, 800ac7a <__ascii_mbtowc+0x1a>
 800ac68:	b14b      	cbz	r3, 800ac7e <__ascii_mbtowc+0x1e>
 800ac6a:	7813      	ldrb	r3, [r2, #0]
 800ac6c:	600b      	str	r3, [r1, #0]
 800ac6e:	7812      	ldrb	r2, [r2, #0]
 800ac70:	1e10      	subs	r0, r2, #0
 800ac72:	bf18      	it	ne
 800ac74:	2001      	movne	r0, #1
 800ac76:	b002      	add	sp, #8
 800ac78:	4770      	bx	lr
 800ac7a:	4610      	mov	r0, r2
 800ac7c:	e7fb      	b.n	800ac76 <__ascii_mbtowc+0x16>
 800ac7e:	f06f 0001 	mvn.w	r0, #1
 800ac82:	e7f8      	b.n	800ac76 <__ascii_mbtowc+0x16>

0800ac84 <_read_r>:
 800ac84:	b538      	push	{r3, r4, r5, lr}
 800ac86:	4604      	mov	r4, r0
 800ac88:	4608      	mov	r0, r1
 800ac8a:	4611      	mov	r1, r2
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	4d05      	ldr	r5, [pc, #20]	; (800aca4 <_read_r+0x20>)
 800ac90:	602a      	str	r2, [r5, #0]
 800ac92:	461a      	mov	r2, r3
 800ac94:	f7f7 f806 	bl	8001ca4 <_read>
 800ac98:	1c43      	adds	r3, r0, #1
 800ac9a:	d102      	bne.n	800aca2 <_read_r+0x1e>
 800ac9c:	682b      	ldr	r3, [r5, #0]
 800ac9e:	b103      	cbz	r3, 800aca2 <_read_r+0x1e>
 800aca0:	6023      	str	r3, [r4, #0]
 800aca2:	bd38      	pop	{r3, r4, r5, pc}
 800aca4:	20000fd0 	.word	0x20000fd0

0800aca8 <_wcrtomb_r>:
 800aca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acaa:	4c09      	ldr	r4, [pc, #36]	; (800acd0 <_wcrtomb_r+0x28>)
 800acac:	4605      	mov	r5, r0
 800acae:	461e      	mov	r6, r3
 800acb0:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800acb4:	b085      	sub	sp, #20
 800acb6:	b909      	cbnz	r1, 800acbc <_wcrtomb_r+0x14>
 800acb8:	460a      	mov	r2, r1
 800acba:	a901      	add	r1, sp, #4
 800acbc:	47b8      	blx	r7
 800acbe:	1c43      	adds	r3, r0, #1
 800acc0:	bf01      	itttt	eq
 800acc2:	2300      	moveq	r3, #0
 800acc4:	6033      	streq	r3, [r6, #0]
 800acc6:	238a      	moveq	r3, #138	; 0x8a
 800acc8:	602b      	streq	r3, [r5, #0]
 800acca:	b005      	add	sp, #20
 800accc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acce:	bf00      	nop
 800acd0:	2000086c 	.word	0x2000086c

0800acd4 <__ascii_wctomb>:
 800acd4:	4603      	mov	r3, r0
 800acd6:	4608      	mov	r0, r1
 800acd8:	b141      	cbz	r1, 800acec <__ascii_wctomb+0x18>
 800acda:	2aff      	cmp	r2, #255	; 0xff
 800acdc:	d904      	bls.n	800ace8 <__ascii_wctomb+0x14>
 800acde:	228a      	movs	r2, #138	; 0x8a
 800ace0:	f04f 30ff 	mov.w	r0, #4294967295
 800ace4:	601a      	str	r2, [r3, #0]
 800ace6:	4770      	bx	lr
 800ace8:	2001      	movs	r0, #1
 800acea:	700a      	strb	r2, [r1, #0]
 800acec:	4770      	bx	lr

0800acee <abort>:
 800acee:	2006      	movs	r0, #6
 800acf0:	b508      	push	{r3, lr}
 800acf2:	f000 f82d 	bl	800ad50 <raise>
 800acf6:	2001      	movs	r0, #1
 800acf8:	f7f6 ff2e 	bl	8001b58 <_exit>

0800acfc <_raise_r>:
 800acfc:	291f      	cmp	r1, #31
 800acfe:	b538      	push	{r3, r4, r5, lr}
 800ad00:	4604      	mov	r4, r0
 800ad02:	460d      	mov	r5, r1
 800ad04:	d904      	bls.n	800ad10 <_raise_r+0x14>
 800ad06:	2316      	movs	r3, #22
 800ad08:	6003      	str	r3, [r0, #0]
 800ad0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ad0e:	bd38      	pop	{r3, r4, r5, pc}
 800ad10:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800ad14:	b112      	cbz	r2, 800ad1c <_raise_r+0x20>
 800ad16:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad1a:	b94b      	cbnz	r3, 800ad30 <_raise_r+0x34>
 800ad1c:	4620      	mov	r0, r4
 800ad1e:	f000 f831 	bl	800ad84 <_getpid_r>
 800ad22:	462a      	mov	r2, r5
 800ad24:	4601      	mov	r1, r0
 800ad26:	4620      	mov	r0, r4
 800ad28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad2c:	f000 b818 	b.w	800ad60 <_kill_r>
 800ad30:	2b01      	cmp	r3, #1
 800ad32:	d00a      	beq.n	800ad4a <_raise_r+0x4e>
 800ad34:	1c59      	adds	r1, r3, #1
 800ad36:	d103      	bne.n	800ad40 <_raise_r+0x44>
 800ad38:	2316      	movs	r3, #22
 800ad3a:	6003      	str	r3, [r0, #0]
 800ad3c:	2001      	movs	r0, #1
 800ad3e:	e7e6      	b.n	800ad0e <_raise_r+0x12>
 800ad40:	2400      	movs	r4, #0
 800ad42:	4628      	mov	r0, r5
 800ad44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ad48:	4798      	blx	r3
 800ad4a:	2000      	movs	r0, #0
 800ad4c:	e7df      	b.n	800ad0e <_raise_r+0x12>
	...

0800ad50 <raise>:
 800ad50:	4b02      	ldr	r3, [pc, #8]	; (800ad5c <raise+0xc>)
 800ad52:	4601      	mov	r1, r0
 800ad54:	6818      	ldr	r0, [r3, #0]
 800ad56:	f7ff bfd1 	b.w	800acfc <_raise_r>
 800ad5a:	bf00      	nop
 800ad5c:	2000002c 	.word	0x2000002c

0800ad60 <_kill_r>:
 800ad60:	b538      	push	{r3, r4, r5, lr}
 800ad62:	2300      	movs	r3, #0
 800ad64:	4d06      	ldr	r5, [pc, #24]	; (800ad80 <_kill_r+0x20>)
 800ad66:	4604      	mov	r4, r0
 800ad68:	4608      	mov	r0, r1
 800ad6a:	4611      	mov	r1, r2
 800ad6c:	602b      	str	r3, [r5, #0]
 800ad6e:	f7f6 ff15 	bl	8001b9c <_kill>
 800ad72:	1c43      	adds	r3, r0, #1
 800ad74:	d102      	bne.n	800ad7c <_kill_r+0x1c>
 800ad76:	682b      	ldr	r3, [r5, #0]
 800ad78:	b103      	cbz	r3, 800ad7c <_kill_r+0x1c>
 800ad7a:	6023      	str	r3, [r4, #0]
 800ad7c:	bd38      	pop	{r3, r4, r5, pc}
 800ad7e:	bf00      	nop
 800ad80:	20000fd0 	.word	0x20000fd0

0800ad84 <_getpid_r>:
 800ad84:	f7f6 bf03 	b.w	8001b8e <_getpid>

0800ad88 <findslot>:
 800ad88:	4b0a      	ldr	r3, [pc, #40]	; (800adb4 <findslot+0x2c>)
 800ad8a:	b510      	push	{r4, lr}
 800ad8c:	4604      	mov	r4, r0
 800ad8e:	6818      	ldr	r0, [r3, #0]
 800ad90:	b118      	cbz	r0, 800ad9a <findslot+0x12>
 800ad92:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ad94:	b90b      	cbnz	r3, 800ad9a <findslot+0x12>
 800ad96:	f7fd ff23 	bl	8008be0 <__sinit>
 800ad9a:	2c13      	cmp	r4, #19
 800ad9c:	d807      	bhi.n	800adae <findslot+0x26>
 800ad9e:	4806      	ldr	r0, [pc, #24]	; (800adb8 <findslot+0x30>)
 800ada0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800ada4:	3201      	adds	r2, #1
 800ada6:	d002      	beq.n	800adae <findslot+0x26>
 800ada8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800adac:	bd10      	pop	{r4, pc}
 800adae:	2000      	movs	r0, #0
 800adb0:	e7fc      	b.n	800adac <findslot+0x24>
 800adb2:	bf00      	nop
 800adb4:	2000002c 	.word	0x2000002c
 800adb8:	20000f20 	.word	0x20000f20

0800adbc <checkerror>:
 800adbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adbe:	1c43      	adds	r3, r0, #1
 800adc0:	4604      	mov	r4, r0
 800adc2:	d109      	bne.n	800add8 <checkerror+0x1c>
 800adc4:	f7f9 ff3e 	bl	8004c44 <__errno>
 800adc8:	2613      	movs	r6, #19
 800adca:	4605      	mov	r5, r0
 800adcc:	2700      	movs	r7, #0
 800adce:	4630      	mov	r0, r6
 800add0:	4639      	mov	r1, r7
 800add2:	beab      	bkpt	0x00ab
 800add4:	4606      	mov	r6, r0
 800add6:	602e      	str	r6, [r5, #0]
 800add8:	4620      	mov	r0, r4
 800adda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800addc <_swilseek>:
 800addc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800adde:	460c      	mov	r4, r1
 800ade0:	4616      	mov	r6, r2
 800ade2:	f7ff ffd1 	bl	800ad88 <findslot>
 800ade6:	4605      	mov	r5, r0
 800ade8:	b940      	cbnz	r0, 800adfc <_swilseek+0x20>
 800adea:	f7f9 ff2b 	bl	8004c44 <__errno>
 800adee:	2309      	movs	r3, #9
 800adf0:	6003      	str	r3, [r0, #0]
 800adf2:	f04f 34ff 	mov.w	r4, #4294967295
 800adf6:	4620      	mov	r0, r4
 800adf8:	b003      	add	sp, #12
 800adfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adfc:	2e02      	cmp	r6, #2
 800adfe:	d903      	bls.n	800ae08 <_swilseek+0x2c>
 800ae00:	f7f9 ff20 	bl	8004c44 <__errno>
 800ae04:	2316      	movs	r3, #22
 800ae06:	e7f3      	b.n	800adf0 <_swilseek+0x14>
 800ae08:	2e01      	cmp	r6, #1
 800ae0a:	d112      	bne.n	800ae32 <_swilseek+0x56>
 800ae0c:	6843      	ldr	r3, [r0, #4]
 800ae0e:	18e4      	adds	r4, r4, r3
 800ae10:	d4f6      	bmi.n	800ae00 <_swilseek+0x24>
 800ae12:	682b      	ldr	r3, [r5, #0]
 800ae14:	260a      	movs	r6, #10
 800ae16:	466f      	mov	r7, sp
 800ae18:	e9cd 3400 	strd	r3, r4, [sp]
 800ae1c:	4630      	mov	r0, r6
 800ae1e:	4639      	mov	r1, r7
 800ae20:	beab      	bkpt	0x00ab
 800ae22:	4606      	mov	r6, r0
 800ae24:	4630      	mov	r0, r6
 800ae26:	f7ff ffc9 	bl	800adbc <checkerror>
 800ae2a:	2800      	cmp	r0, #0
 800ae2c:	dbe1      	blt.n	800adf2 <_swilseek+0x16>
 800ae2e:	606c      	str	r4, [r5, #4]
 800ae30:	e7e1      	b.n	800adf6 <_swilseek+0x1a>
 800ae32:	2e02      	cmp	r6, #2
 800ae34:	d1ed      	bne.n	800ae12 <_swilseek+0x36>
 800ae36:	6803      	ldr	r3, [r0, #0]
 800ae38:	260c      	movs	r6, #12
 800ae3a:	466f      	mov	r7, sp
 800ae3c:	9300      	str	r3, [sp, #0]
 800ae3e:	4630      	mov	r0, r6
 800ae40:	4639      	mov	r1, r7
 800ae42:	beab      	bkpt	0x00ab
 800ae44:	4606      	mov	r6, r0
 800ae46:	4630      	mov	r0, r6
 800ae48:	f7ff ffb8 	bl	800adbc <checkerror>
 800ae4c:	1c43      	adds	r3, r0, #1
 800ae4e:	d0d0      	beq.n	800adf2 <_swilseek+0x16>
 800ae50:	4404      	add	r4, r0
 800ae52:	e7de      	b.n	800ae12 <_swilseek+0x36>

0800ae54 <_lseek>:
 800ae54:	f7ff bfc2 	b.w	800addc <_swilseek>

0800ae58 <_swiclose>:
 800ae58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ae5a:	2402      	movs	r4, #2
 800ae5c:	9001      	str	r0, [sp, #4]
 800ae5e:	ad01      	add	r5, sp, #4
 800ae60:	4620      	mov	r0, r4
 800ae62:	4629      	mov	r1, r5
 800ae64:	beab      	bkpt	0x00ab
 800ae66:	4604      	mov	r4, r0
 800ae68:	4620      	mov	r0, r4
 800ae6a:	f7ff ffa7 	bl	800adbc <checkerror>
 800ae6e:	b003      	add	sp, #12
 800ae70:	bd30      	pop	{r4, r5, pc}
	...

0800ae74 <_close>:
 800ae74:	b538      	push	{r3, r4, r5, lr}
 800ae76:	4605      	mov	r5, r0
 800ae78:	f7ff ff86 	bl	800ad88 <findslot>
 800ae7c:	4604      	mov	r4, r0
 800ae7e:	b930      	cbnz	r0, 800ae8e <_close+0x1a>
 800ae80:	f7f9 fee0 	bl	8004c44 <__errno>
 800ae84:	2309      	movs	r3, #9
 800ae86:	6003      	str	r3, [r0, #0]
 800ae88:	f04f 30ff 	mov.w	r0, #4294967295
 800ae8c:	bd38      	pop	{r3, r4, r5, pc}
 800ae8e:	3d01      	subs	r5, #1
 800ae90:	2d01      	cmp	r5, #1
 800ae92:	d809      	bhi.n	800aea8 <_close+0x34>
 800ae94:	4b09      	ldr	r3, [pc, #36]	; (800aebc <_close+0x48>)
 800ae96:	689a      	ldr	r2, [r3, #8]
 800ae98:	691b      	ldr	r3, [r3, #16]
 800ae9a:	429a      	cmp	r2, r3
 800ae9c:	d104      	bne.n	800aea8 <_close+0x34>
 800ae9e:	f04f 33ff 	mov.w	r3, #4294967295
 800aea2:	6003      	str	r3, [r0, #0]
 800aea4:	2000      	movs	r0, #0
 800aea6:	e7f1      	b.n	800ae8c <_close+0x18>
 800aea8:	6820      	ldr	r0, [r4, #0]
 800aeaa:	f7ff ffd5 	bl	800ae58 <_swiclose>
 800aeae:	2800      	cmp	r0, #0
 800aeb0:	d1ec      	bne.n	800ae8c <_close+0x18>
 800aeb2:	f04f 33ff 	mov.w	r3, #4294967295
 800aeb6:	6023      	str	r3, [r4, #0]
 800aeb8:	e7e8      	b.n	800ae8c <_close+0x18>
 800aeba:	bf00      	nop
 800aebc:	20000f20 	.word	0x20000f20

0800aec0 <_isatty>:
 800aec0:	b570      	push	{r4, r5, r6, lr}
 800aec2:	f7ff ff61 	bl	800ad88 <findslot>
 800aec6:	2509      	movs	r5, #9
 800aec8:	4604      	mov	r4, r0
 800aeca:	b920      	cbnz	r0, 800aed6 <_isatty+0x16>
 800aecc:	f7f9 feba 	bl	8004c44 <__errno>
 800aed0:	6005      	str	r5, [r0, #0]
 800aed2:	4620      	mov	r0, r4
 800aed4:	bd70      	pop	{r4, r5, r6, pc}
 800aed6:	4628      	mov	r0, r5
 800aed8:	4621      	mov	r1, r4
 800aeda:	beab      	bkpt	0x00ab
 800aedc:	4604      	mov	r4, r0
 800aede:	2c01      	cmp	r4, #1
 800aee0:	d0f7      	beq.n	800aed2 <_isatty+0x12>
 800aee2:	f7f9 feaf 	bl	8004c44 <__errno>
 800aee6:	2400      	movs	r4, #0
 800aee8:	4605      	mov	r5, r0
 800aeea:	2613      	movs	r6, #19
 800aeec:	4630      	mov	r0, r6
 800aeee:	4621      	mov	r1, r4
 800aef0:	beab      	bkpt	0x00ab
 800aef2:	4606      	mov	r6, r0
 800aef4:	602e      	str	r6, [r5, #0]
 800aef6:	e7ec      	b.n	800aed2 <_isatty+0x12>

0800aef8 <_init>:
 800aef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aefa:	bf00      	nop
 800aefc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aefe:	bc08      	pop	{r3}
 800af00:	469e      	mov	lr, r3
 800af02:	4770      	bx	lr

0800af04 <_fini>:
 800af04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af06:	bf00      	nop
 800af08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af0a:	bc08      	pop	{r3}
 800af0c:	469e      	mov	lr, r3
 800af0e:	4770      	bx	lr
