Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/tools/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 30bbdadef57a4b3ab8940b92b29ed978 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'switch' [D:/lianxi/RISCVPractice/idealCPU/idealCPU.srcs/sim_1/new/cpuclk_sim.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'led' [D:/lianxi/RISCVPractice/idealCPU/idealCPU.srcs/sim_1/new/cpuclk_sim.v:68]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'wbsel_o' [D:/lianxi/RISCVPractice/idealCPU/idealCPU.srcs/sources_1/new/minirv.v:174]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'wbsel_i' [D:/lianxi/RISCVPractice/idealCPU/idealCPU.srcs/sources_1/new/minirv.v:297]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
