{"vcs1":{"timestamp_begin":1738059542.392477333, "rt":0.25, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1738059542.713992875, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1738059543.018304003, "rt":0.12, "ut":0.06, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738059542.171774067}
{"VCS_COMP_START_TIME": 1738059542.171774067}
{"VCS_COMP_END_TIME": 1738059543.199477188}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150356}}
