#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Apr 25 02:16:52 2017
# Process ID: 19827
# Current directory: /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1429.352 ; gain = 325.000 ; free physical = 3292 ; free virtual = 17869
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp' for cell 'design_1_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/constrs_1/new/zcu_contraints.xdc]
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/constrs_1/new/zcu_contraints.xdc]
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 7 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1960.590 ; gain = 531.238 ; free physical = 2572 ; free virtual = 17153
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2057.621 ; gain = 89.031 ; free physical = 2564 ; free virtual = 17143
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 491 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ae2c0ee6

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2518.707 ; gain = 0.000 ; free physical = 2168 ; free virtual = 16747
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 269 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11bc028a6

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2518.707 ; gain = 0.000 ; free physical = 2165 ; free virtual = 16745
INFO: [Opt 31-389] Phase Constant propagation created 56 cells and removed 144 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ece2f58c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2518.707 ; gain = 0.000 ; free physical = 2165 ; free virtual = 16744
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 720 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ece2f58c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2518.707 ; gain = 0.000 ; free physical = 2165 ; free virtual = 16744
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ece2f58c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2518.707 ; gain = 0.000 ; free physical = 2165 ; free virtual = 16744
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2518.707 ; gain = 0.000 ; free physical = 2165 ; free virtual = 16744
Ending Logic Optimization Task | Checksum: ece2f58c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2518.707 ; gain = 0.000 ; free physical = 2165 ; free virtual = 16744

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d61bf1e5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2518.707 ; gain = 0.000 ; free physical = 2165 ; free virtual = 16744
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2518.707 ; gain = 558.117 ; free physical = 2165 ; free virtual = 16744
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2542.719 ; gain = 0.000 ; free physical = 2158 ; free virtual = 16742
INFO: [Common 17-1381] The checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.738 ; gain = 0.000 ; free physical = 2141 ; free virtual = 16724
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8eddf696

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2582.738 ; gain = 0.000 ; free physical = 2141 ; free virtual = 16724
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2582.738 ; gain = 0.000 ; free physical = 2144 ; free virtual = 16727

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 126b4366e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 3675.957 ; gain = 1093.219 ; free physical = 1161 ; free virtual = 15742

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 172bc2ca4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3715.000 ; gain = 1132.262 ; free physical = 1132 ; free virtual = 15714

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 172bc2ca4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3715.000 ; gain = 1132.262 ; free physical = 1132 ; free virtual = 15714
Phase 1 Placer Initialization | Checksum: 172bc2ca4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 3715.000 ; gain = 1132.262 ; free physical = 1132 ; free virtual = 15713

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 168b1ea63

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1144 ; free virtual = 15725

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 168b1ea63

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1144 ; free virtual = 15725

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b6989f1e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1147 ; free virtual = 15727

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f6c605df

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1145 ; free virtual = 15726

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f6c605df

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1145 ; free virtual = 15726

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 14f884299

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1145 ; free virtual = 15726

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 14f884299

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1145 ; free virtual = 15726

Phase 3.7 Small Shape Clustering
Phase 3.7 Small Shape Clustering | Checksum: d014c5d3

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1140 ; free virtual = 15720

Phase 3.8 DP Optimization
Phase 3.8 DP Optimization | Checksum: 150112cc3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1135 ; free virtual = 15716

Phase 3.9 Flow Legalize Slice Clusters
Phase 3.9 Flow Legalize Slice Clusters | Checksum: 1b26179d5

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1133 ; free virtual = 15714

Phase 3.10 Slice Area Swap
Phase 3.10 Slice Area Swap | Checksum: 1af69b43b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1113 ; free virtual = 15694

Phase 3.11 Commit Slice Clusters
Phase 3.11 Commit Slice Clusters | Checksum: 1955c3603

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1134 ; free virtual = 15715

Phase 3.12 Re-assign LUT pins
Phase 3.12 Re-assign LUT pins | Checksum: 1a4cb597d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1133 ; free virtual = 15713

Phase 3.13 Pipeline Register Optimization
Phase 3.13 Pipeline Register Optimization | Checksum: 1a4cb597d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1133 ; free virtual = 15713
Phase 3 Detail Placement | Checksum: 1a4cb597d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1133 ; free virtual = 15713

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ff9080e6

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: ff9080e6

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1134 ; free virtual = 15714
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.320. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b2ac89b5

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1134 ; free virtual = 15714
Phase 4.1 Post Commit Optimization | Checksum: 1b2ac89b5

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1134 ; free virtual = 15714

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b2ac89b5

Time (s): cpu = 00:01:21 ; elapsed = 00:00:58 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1145 ; free virtual = 15725

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2310fc841

Time (s): cpu = 00:01:21 ; elapsed = 00:00:58 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1146 ; free virtual = 15726

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f75e20be

Time (s): cpu = 00:01:21 ; elapsed = 00:00:58 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1146 ; free virtual = 15726
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f75e20be

Time (s): cpu = 00:01:21 ; elapsed = 00:00:58 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1146 ; free virtual = 15726
Ending Placer Task | Checksum: 13b13531c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:58 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1210 ; free virtual = 15791
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 3771.027 ; gain = 1188.289 ; free physical = 1212 ; free virtual = 15793
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3771.027 ; gain = 0.000 ; free physical = 1201 ; free virtual = 15790
INFO: [Common 17-1381] The checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3771.027 ; gain = 0.000 ; free physical = 1187 ; free virtual = 15770
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3771.027 ; gain = 0.000 ; free physical = 1211 ; free virtual = 15793
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3771.027 ; gain = 0.000 ; free physical = 1229 ; free virtual = 15811
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7fe1b5f8 ConstDB: 0 ShapeSum: 3cce5e98 RouteDB: 7e633e8c

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d8d03df3

Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 3925.297 ; gain = 154.270 ; free physical = 988 ; free virtual = 15569

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 104ef8a17

Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 3925.297 ; gain = 154.270 ; free physical = 988 ; free virtual = 15569

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 104ef8a17

Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 3928.973 ; gain = 157.945 ; free physical = 929 ; free virtual = 15510

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 104ef8a17

Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 3928.973 ; gain = 157.945 ; free physical = 929 ; free virtual = 15510

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: ab95c82f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:25 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 911 ; free virtual = 15492

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 149d67a6d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 917 ; free virtual = 15498
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.450  | TNS=0.000  | WHS=-0.049 | THS=-8.401 |

Phase 2 Router Initialization | Checksum: fabd3a43

Time (s): cpu = 00:01:42 ; elapsed = 00:01:26 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 915 ; free virtual = 15496

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2c252ca3b

Time (s): cpu = 00:01:45 ; elapsed = 00:01:26 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 900 ; free virtual = 15481

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 698
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.380  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1a63ee5a6

Time (s): cpu = 00:02:06 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 798 ; free virtual = 15475
Phase 4 Rip-up And Reroute | Checksum: 1a63ee5a6

Time (s): cpu = 00:02:06 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 798 ; free virtual = 15475

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15f3d9869

Time (s): cpu = 00:02:06 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 803 ; free virtual = 15480

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15f3d9869

Time (s): cpu = 00:02:06 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 803 ; free virtual = 15480
Phase 5 Delay and Skew Optimization | Checksum: 15f3d9869

Time (s): cpu = 00:02:06 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 803 ; free virtual = 15480

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 190bf1d0f

Time (s): cpu = 00:02:07 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 803 ; free virtual = 15480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.380  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17b048cc2

Time (s): cpu = 00:02:07 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 803 ; free virtual = 15480
Phase 6 Post Hold Fix | Checksum: 17b048cc2

Time (s): cpu = 00:02:07 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 803 ; free virtual = 15480

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.259582 %
  Global Horizontal Routing Utilization  = 0.139676 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14c56dc9d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 800 ; free virtual = 15477

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14c56dc9d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 800 ; free virtual = 15477

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14c56dc9d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 800 ; free virtual = 15477

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.380  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14c56dc9d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 806 ; free virtual = 15483
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:08 ; elapsed = 00:01:31 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 879 ; free virtual = 15556

Routing Is Done.
60 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:12 ; elapsed = 00:01:33 . Memory (MB): peak = 3968.301 ; gain = 197.273 ; free physical = 879 ; free virtual = 15556
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3968.301 ; gain = 0.000 ; free physical = 868 ; free virtual = 15554
INFO: [Common 17-1381] The checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4056.344 ; gain = 0.000 ; free physical = 819 ; free virtual = 15406
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-ffvb1156'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]... and (the first 15 of 21 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 25 02:20:37 2017. For additional details about this file, please refer to the WebTalk help file at /Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
78 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 4219.293 ; gain = 162.949 ; free physical = 698 ; free virtual = 15309
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 02:20:37 2017...
