<stg><name>DECIMATOR</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2">
<![CDATA[
entry:5 %mod_value_2_load = load i2 %mod_value_2

]]></Node>
<StgValue><ssdm name="mod_value_2_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:6 %switch_ln58 = switch i2 %mod_value_2_load, void %if.else24.i, i2 0, void %if.then.i, i2 1, void %if.then15.i, i2 2, void %if.then21.i

]]></Node>
<StgValue><ssdm name="switch_ln58"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then21.i:0 %input_r_read_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
if.then21.i:1 %ref_tmp22_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %input_r_read_3

]]></Node>
<StgValue><ssdm name="ref_tmp22_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then15.i:0 %input_r_read_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
if.then15.i:1 %ref_tmp16_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %input_r_read_2

]]></Node>
<StgValue><ssdm name="ref_tmp16_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i:0 %x_n = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r

]]></Node>
<StgValue><ssdm name="x_n"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="16">
<![CDATA[
if.then.i:1 %sext_ln39 = sext i16 %x_n

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
if.then.i:2 %H_accu_FIR_dec_40_load = load i32 0

]]></Node>
<StgValue><ssdm name="H_accu_FIR_dec_40_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.then.i:3 %mul_ln39 = mul i25 %sext_ln39, i25 436

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else24.i:0 %input_r_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
if.else24.i:1 %ref_tmp25_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %input_r_read

]]></Node>
<StgValue><ssdm name="ref_tmp25_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
if.then21.i:1 %ref_tmp22_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %input_r_read_3

]]></Node>
<StgValue><ssdm name="ref_tmp22_i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then21.i:2 %store_ln68 = store i16 %ref_tmp22_i, i16 %y1_phase2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
if.then21.i:3 %br_ln71 = br void %DECIMATOR.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
if.then15.i:1 %ref_tmp16_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %input_r_read_2

]]></Node>
<StgValue><ssdm name="ref_tmp16_i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then15.i:2 %store_ln64 = store i16 %ref_tmp16_i, i16 %y1_phase1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
if.then15.i:3 %br_ln66 = br void %DECIMATOR.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
if.then.i:2 %H_accu_FIR_dec_40_load = load i32 0

]]></Node>
<StgValue><ssdm name="H_accu_FIR_dec_40_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.then.i:3 %mul_ln39 = mul i25 %sext_ln39, i25 436

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="16" op_4_bw="0">
<![CDATA[
if.then.i:7 %fence_ln41 = fence void @_ssdm_op_Fence, i16 %input_r, i32 4294967295, i16 %dec_out

]]></Node>
<StgValue><ssdm name="fence_ln41"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.then.i:3 %mul_ln39 = mul i25 %sext_ln39, i25 436

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="25">
<![CDATA[
if.then.i:4 %sext_ln39_3 = sext i25 %mul_ln39

]]></Node>
<StgValue><ssdm name="sext_ln39_3"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:5 %add_ln39 = add i32 %H_accu_FIR_dec_40_load, i32 %sext_ln39_3

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="14" op_3_bw="32" op_4_bw="0">
<![CDATA[
if.then.i:8 %call_ln59 = call void @DECIMATOR_Pipeline_VITIS_LOOP_41_1, i16 %x_n, i14 %b_FIR_dec_int_40, i32 %H_accu_FIR_dec_40

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:5 %add_ln39 = add i32 %H_accu_FIR_dec_40_load, i32 %sext_ln39_3

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:6 %y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln39, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="14" op_3_bw="32" op_4_bw="0">
<![CDATA[
if.then.i:8 %call_ln59 = call void @DECIMATOR_Pipeline_VITIS_LOOP_41_1, i16 %x_n, i14 %b_FIR_dec_int_40, i32 %H_accu_FIR_dec_40

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16">
<![CDATA[
if.then.i:9 %y1_phase1_load = load i16 %y1_phase1

]]></Node>
<StgValue><ssdm name="y1_phase1_load"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16">
<![CDATA[
if.then.i:10 %y1_phase2_load = load i16 %y1_phase2

]]></Node>
<StgValue><ssdm name="y1_phase2_load"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
if.then.i:11 %y1_phase3_load = load i16 %y1_phase3

]]></Node>
<StgValue><ssdm name="y1_phase3_load"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i:12 %add_ln60 = add i16 %y1_phase1_load, i16 %y1_phase2_load

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i:13 %add_ln60_1 = add i16 %y1_phase3_load, i16 %y

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i:14 %add_ln60_2 = add i16 %add_ln60_1, i16 %add_ln60

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.then.i:15 %write_ln60 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %dec_out, i16 %add_ln60_2

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:16 %br_ln62 = br void %DECIMATOR.exit

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
DECIMATOR.exit:0 %storemerge2_i = phi i2 1, void %if.then.i, i2 2, void %if.then15.i, i2 0, void %if.else24.i, i2 3, void %if.then21.i

]]></Node>
<StgValue><ssdm name="storemerge2_i"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
DECIMATOR.exit:1 %store_ln0 = store i2 %storemerge2_i, i2 %mod_value_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0">
<![CDATA[
DECIMATOR.exit:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
if.else24.i:1 %ref_tmp25_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %input_r_read

]]></Node>
<StgValue><ssdm name="ref_tmp25_i"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else24.i:2 %store_ln73 = store i16 %ref_tmp25_i, i16 %y1_phase3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
if.else24.i:3 %br_ln0 = br void %DECIMATOR.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
