Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\FPGA\0606_Hw\NIOS_LED_Qsys.qsys --block-symbol-file --output-directory=C:\FPGA\0606_Hw\NIOS_LED_Qsys --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading 0606_Hw/NIOS_LED_Qsys.qsys
Progress: Reading input file
Progress: Adding LED [altera_avalon_pio 18.1]
Progress: Parameterizing module LED
Progress: Adding NIOS_CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS_CPU
Progress: Adding SW [altera_avalon_pio 18.1]
Progress: Parameterizing module SW
Progress: Adding clk_50M [clock_source 18.1]
Progress: Parameterizing module clk_50M
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_clock_crossing_bridge [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding timer_10ms [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_10ms
Progress: Adding timer_1ms [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1ms
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS_LED_Qsys.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS_LED_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOS_LED_Qsys.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: NIOS_LED_Qsys.pll: Able to implement PLL with user settings
Info: NIOS_LED_Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS_LED_Qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FPGA\0606_Hw\NIOS_LED_Qsys.qsys --synthesis=VERILOG --output-directory=C:\FPGA\0606_Hw\NIOS_LED_Qsys\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading 0606_Hw/NIOS_LED_Qsys.qsys
Progress: Reading input file
Progress: Adding LED [altera_avalon_pio 18.1]
Progress: Parameterizing module LED
Progress: Adding NIOS_CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS_CPU
Progress: Adding SW [altera_avalon_pio 18.1]
Progress: Parameterizing module SW
Progress: Adding clk_50M [clock_source 18.1]
Progress: Parameterizing module clk_50M
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_clock_crossing_bridge [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding timer_10ms [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_10ms
Progress: Adding timer_1ms [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1ms
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS_LED_Qsys.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS_LED_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOS_LED_Qsys.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: NIOS_LED_Qsys.pll: Able to implement PLL with user settings
Info: NIOS_LED_Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS_LED_Qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: NIOS_LED_Qsys: Generating NIOS_LED_Qsys "NIOS_LED_Qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: LED: Starting RTL generation for module 'NIOS_LED_Qsys_LED'
Info: LED:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_LED_Qsys_LED --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0002_LED_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0002_LED_gen//NIOS_LED_Qsys_LED_component_configuration.pl  --do_build_sim=0  ]
Info: LED: Done RTL generation for module 'NIOS_LED_Qsys_LED'
Info: LED: "NIOS_LED_Qsys" instantiated altera_avalon_pio "LED"
Info: NIOS_CPU: "NIOS_LED_Qsys" instantiated altera_nios2_gen2 "NIOS_CPU"
Info: SW: Starting RTL generation for module 'NIOS_LED_Qsys_SW'
Info: SW:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_LED_Qsys_SW --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0003_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0003_SW_gen//NIOS_LED_Qsys_SW_component_configuration.pl  --do_build_sim=0  ]
Info: SW: Done RTL generation for module 'NIOS_LED_Qsys_SW'
Info: SW: "NIOS_LED_Qsys" instantiated altera_avalon_pio "SW"
Info: jtag_uart: Starting RTL generation for module 'NIOS_LED_Qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_LED_Qsys_jtag_uart --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0004_jtag_uart_gen//NIOS_LED_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'NIOS_LED_Qsys_jtag_uart'
Info: jtag_uart: "NIOS_LED_Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mm_clock_crossing_bridge: "NIOS_LED_Qsys" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge"
Info: onchip_memory: Starting RTL generation for module 'NIOS_LED_Qsys_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_LED_Qsys_onchip_memory --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0006_onchip_memory_gen//NIOS_LED_Qsys_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'NIOS_LED_Qsys_onchip_memory'
Info: onchip_memory: "NIOS_LED_Qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pll: "NIOS_LED_Qsys" instantiated altera_pll "pll"
Info: sysid: "NIOS_LED_Qsys" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer_10ms: Starting RTL generation for module 'NIOS_LED_Qsys_timer_10ms'
Info: timer_10ms:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_LED_Qsys_timer_10ms --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0009_timer_10ms_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0009_timer_10ms_gen//NIOS_LED_Qsys_timer_10ms_component_configuration.pl  --do_build_sim=0  ]
Info: timer_10ms: Done RTL generation for module 'NIOS_LED_Qsys_timer_10ms'
Info: timer_10ms: "NIOS_LED_Qsys" instantiated altera_avalon_timer "timer_10ms"
Info: timer_1ms: Starting RTL generation for module 'NIOS_LED_Qsys_timer_1ms'
Info: timer_1ms:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_LED_Qsys_timer_1ms --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0010_timer_1ms_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0010_timer_1ms_gen//NIOS_LED_Qsys_timer_1ms_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1ms: Done RTL generation for module 'NIOS_LED_Qsys_timer_1ms'
Info: timer_1ms: "NIOS_LED_Qsys" instantiated altera_avalon_timer "timer_1ms"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOS_LED_Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "NIOS_LED_Qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "NIOS_LED_Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "NIOS_LED_Qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "NIOS_LED_Qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NIOS_LED_Qsys_NIOS_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS_LED_Qsys_NIOS_CPU_cpu --dir=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/a7032/AppData/Local/Temp/alt9156_2900663816676445327.dir/0014_cpu_gen//NIOS_LED_Qsys_NIOS_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.06.13 14:39:29 (*) Starting Nios II generation
Info: cpu: # 2022.06.13 14:39:29 (*)   Checking for plaintext license.
Info: cpu: # 2022.06.13 14:39:30 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.06.13 14:39:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.06.13 14:39:30 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.06.13 14:39:30 (*)   Plaintext license not found.
Info: cpu: # 2022.06.13 14:39:30 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.06.13 14:39:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.06.13 14:39:30 (*)   Creating all objects for CPU
Info: cpu: # 2022.06.13 14:39:31 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.06.13 14:39:31 (*)   Creating plain-text RTL
Info: cpu: # 2022.06.13 14:39:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOS_LED_Qsys_NIOS_CPU_cpu'
Info: cpu: "NIOS_CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS_CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_CPU_data_master_translator"
Info: NIOS_CPU_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "NIOS_CPU_debug_mem_slave_translator"
Info: NIOS_CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_CPU_data_master_agent"
Info: NIOS_CPU_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "NIOS_CPU_debug_mem_slave_agent"
Info: NIOS_CPU_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "NIOS_CPU_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGA/0606_Hw/NIOS_LED_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/FPGA/0606_Hw/NIOS_LED_Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: mm_clock_crossing_bridge_m0_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "mm_clock_crossing_bridge_m0_limiter"
Info: Reusing file C:/FPGA/0606_Hw/NIOS_LED_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/FPGA/0606_Hw/NIOS_LED_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/FPGA/0606_Hw/NIOS_LED_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGA/0606_Hw/NIOS_LED_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: NIOS_LED_Qsys: Done "NIOS_LED_Qsys" with 40 modules, 62 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
