// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cal_mag_phase (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        magFrame_V_address0,
        magFrame_V_ce0,
        magFrame_V_we0,
        magFrame_V_d0,
        phaseFrame_V_address0,
        phaseFrame_V_ce0,
        phaseFrame_V_we0,
        phaseFrame_V_d0,
        real_V_address0,
        real_V_ce0,
        real_V_q0,
        imag_V_address0,
        imag_V_ce0,
        imag_V_q0
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] magFrame_V_address0;
output   magFrame_V_ce0;
output   magFrame_V_we0;
output  [31:0] magFrame_V_d0;
output  [9:0] phaseFrame_V_address0;
output   phaseFrame_V_ce0;
output   phaseFrame_V_we0;
output  [31:0] phaseFrame_V_d0;
output  [9:0] real_V_address0;
output   real_V_ce0;
input  [31:0] real_V_q0;
output  [9:0] imag_V_address0;
output   imag_V_ce0;
input  [31:0] imag_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg magFrame_V_ce0;
reg magFrame_V_we0;
reg[9:0] phaseFrame_V_address0;
reg phaseFrame_V_ce0;
reg phaseFrame_V_we0;
reg[31:0] phaseFrame_V_d0;
reg real_V_ce0;
reg imag_V_ce0;
reg   [4:0] ap_CS_fsm = 5'b00000;
wire   [5:0] cordic_ctab_V_address0;
reg    cordic_ctab_V_ce0;
wire   [19:0] cordic_ctab_V_q0;
wire   [10:0] i_3_fu_280_p2;
reg   [10:0] i_3_reg_727;
wire   [63:0] tmp_fu_286_p1;
reg   [63:0] tmp_reg_736;
wire   [0:0] exitcond6_fu_274_p2;
reg   [31:0] p_Val2_20_reg_756;
reg   [9:0] magFrame_V_addr_reg_766;
reg   [31:0] p_Val2_21_reg_771;
wire   [0:0] tmp_27_fu_291_p3;
reg   [0:0] tmp_27_reg_778;
wire   [64:0] r_V_48_cast_fu_321_p1;
wire   [21:0] ai_V_fu_368_p3;
wire   [6:0] i_4_fu_382_p2;
reg   [6:0] i_4_reg_800;
wire   [21:0] r_V_7_fu_392_p2;
reg   [21:0] r_V_7_reg_805;
wire   [0:0] exitcond_fu_376_p2;
wire   [31:0] grp_fu_264_p4;
reg   [31:0] tmp_22_reg_810;
reg   [0:0] tmp_29_reg_821;
wire   [53:0] OP2_V_cast_fu_428_p1;
wire   [53:0] grp_fu_431_p2;
reg   [53:0] r_V_19_reg_843;
wire   [53:0] grp_fu_440_p2;
reg   [53:0] r_V_21_reg_848;
wire   [64:0] r_V_20_fu_464_p2;
wire   [21:0] ai_V_2_fu_513_p3;
wire   [104:0] grp_fu_410_p2;
reg   [104:0] mul_i_reg_868;
reg   [31:0] tmp_s_reg_874;
wire   [0:0] tmp_i3_fu_554_p2;
reg   [0:0] tmp_i3_reg_880;
wire   [31:0] y_iteration_V_2_fu_569_p3;
wire   [31:0] x_iteration_V_1_fu_576_p3;
wire   [6:0] step_fu_589_p2;
reg   [6:0] step_reg_897;
wire   [0:0] tmp_31_fu_595_p3;
reg   [0:0] tmp_31_reg_902;
wire   [0:0] exitcond5_fu_583_p2;
wire   [31:0] y_iteration_V_5_fu_648_p3;
reg   [31:0] y_iteration_V_5_reg_912;
wire   [31:0] x_iteration_V_5_fu_656_p3;
reg   [31:0] x_iteration_V_5_reg_917;
wire   [31:0] storemerge_i_fu_717_p3;
reg   [10:0] i_reg_163;
wire   [0:0] tmp_32_fu_664_p3;
wire   [0:0] or_cond_fu_688_p2;
reg   [64:0] p_Val2_106_in_in_i_reg_182;
reg   [21:0] ai_V_1_reg_191;
reg   [31:0] p_Val2_24_reg_200;
reg   [6:0] i_2_reg_210;
reg   [31:0] p_Val2_31_reg_221;
reg   [31:0] p_Val2_29_reg_234;
reg   [31:0] t_V_4_reg_243;
reg   [6:0] step_2_reg_252;
wire   [63:0] tmp_6_i_fu_631_p1;
wire   [9:0] phaseFrame_V_addr_3_gep_fu_137_p3;
wire   [9:0] phaseFrame_V_addr_2_gep_fu_147_p3;
wire   [9:0] phaseFrame_V_addr_gep_fu_155_p3;
wire   [31:0] r_V_fu_671_p2;
wire   [31:0] r_V_s_fu_694_p2;
wire   [51:0] p_shl_fu_299_p3;
wire   [51:0] mt8_i_cast_fu_307_p2;
wire   [51:0] r_V_17_fu_313_p3;
wire   [51:0] mt_i_fu_325_p3;
wire   [52:0] mf_i_fu_336_p1;
wire   [52:0] mt_i_cast_fu_332_p1;
wire   [52:0] r_V_18_fu_342_p1;
wire   [52:0] mf_i_fu_336_p2;
wire   [52:0] r_V_18_fu_342_p3;
wire   [0:0] tmp_28_fu_360_p3;
wire   [21:0] sh_assign_5_cast_cast_fu_388_p1;
wire   [51:0] t_V_fu_398_p3;
wire   [51:0] grp_fu_410_p0;
wire   [52:0] grp_fu_410_p1;
wire   [31:0] grp_fu_431_p0;
wire   [21:0] grp_fu_431_p1;
wire   [31:0] grp_fu_440_p0;
wire   [21:0] grp_fu_440_p1;
wire   [51:0] lhs_V_fu_449_p3;
wire   [63:0] rhs_V2_i_fu_460_p0;
wire   [64:0] lhs_V_cast_fu_456_p1;
wire   [64:0] rhs_V2_i_fu_460_p1;
wire   [51:0] lhs_V_1_fu_473_p3;
wire   [63:0] rhs_V_203_i_fu_485_p0;
wire   [64:0] lhs_V_1_cast_fu_481_p1;
wire   [64:0] rhs_V_203_i_fu_485_p1;
wire   [64:0] r_V_22_fu_489_p2;
wire   [0:0] tmp_30_fu_505_p3;
wire   [104:0] neg_mul_i_fu_521_p2;
wire   [104:0] sel_i_fu_526_p3;
wire   [31:0] neg_ti_i_fu_542_p2;
wire   [31:0] y_iteration_V_1_fu_564_p2;
wire   [31:0] x_iteration_V_fu_559_p2;
wire   [31:0] sh_assign_1_i_cast_fu_603_p1;
wire   [31:0] r_V_23_fu_607_p2;
wire   [31:0] r_V_24_fu_619_p2;
wire   [31:0] y_iteration_V_fu_625_p2;
wire   [31:0] y_iteration_V_4_fu_642_p2;
wire   [31:0] x_iteration_V_3_fu_613_p2;
wire   [31:0] x_iteration_V_4_fu_636_p2;
wire   [0:0] not2_fu_678_p2;
wire   [0:0] not3_fu_683_p2;
wire   [31:0] p_Val2_7_i_cast_fu_701_p1;
wire   [31:0] r_V_i_fu_705_p2;
wire   [31:0] r_V_12_i_fu_711_p2;
reg    grp_fu_410_ce;
wire    grp_fu_431_ce;
wire    grp_fu_440_ce;
reg   [4:0] ap_NS_fsm;
reg    ap_sig_bdd_577;
reg    ap_sig_bdd_580;
reg    ap_sig_bdd_582;
reg    ap_sig_bdd_584;
reg    ap_sig_bdd_573;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_st3_fsm_2 = 5'b10;
parameter    ap_ST_st4_fsm_3 = 5'b11;
parameter    ap_ST_st5_fsm_4 = 5'b100;
parameter    ap_ST_st6_fsm_5 = 5'b101;
parameter    ap_ST_st7_fsm_6 = 5'b110;
parameter    ap_ST_st8_fsm_7 = 5'b111;
parameter    ap_ST_st9_fsm_8 = 5'b1000;
parameter    ap_ST_st10_fsm_9 = 5'b1001;
parameter    ap_ST_st11_fsm_10 = 5'b1010;
parameter    ap_ST_st12_fsm_11 = 5'b1011;
parameter    ap_ST_st13_fsm_12 = 5'b1100;
parameter    ap_ST_st14_fsm_13 = 5'b1101;
parameter    ap_ST_st15_fsm_14 = 5'b1110;
parameter    ap_ST_st16_fsm_15 = 5'b1111;
parameter    ap_ST_st17_fsm_16 = 5'b10000;
parameter    ap_ST_st18_fsm_17 = 5'b10001;
parameter    ap_ST_st19_fsm_18 = 5'b10010;
parameter    ap_ST_st20_fsm_19 = 5'b10011;
parameter    ap_ST_st21_fsm_20 = 5'b10100;
parameter    ap_ST_st22_fsm_21 = 5'b10101;
parameter    ap_ST_st23_fsm_22 = 5'b10110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_FFE6DE05 = 32'b11111111111001101101111000000101;
parameter    ap_const_lv32_1921FB = 32'b110010010000111111011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv52_0 = 52'b0000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv53_0 = 53'b00000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv22_100000 = 22'b100000000000000000000;
parameter    ap_const_lv22_300000 = 22'b1100000000000000000000;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv105_136E9DEABB71F9 = 105'b10011011011101001110111101010101110110111000111111001;
parameter    ap_const_lv105_0 = 105'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_49 = 32'b1001001;
parameter    ap_const_lv32_68 = 32'b1101000;
parameter    ap_const_lv32_3243F6 = 32'b1100100100001111110110;
parameter    ap_const_lv32_FFCDBC0A = 32'b11111111110011011011110000001010;
parameter    ap_true = 1'b1;


cal_mag_phase_cordic_ctab_V #(
    .DataWidth( 20 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
cordic_ctab_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( cordic_ctab_V_address0 ),
    .ce0( cordic_ctab_V_ce0 ),
    .q0( cordic_ctab_V_q0 )
);

combine_mul_52s_53ns_105_11 #(
    .ID( 16 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 52 ),
    .din1_WIDTH( 53 ),
    .dout_WIDTH( 105 ))
combine_mul_52s_53ns_105_11_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_410_p0 ),
    .din1( grp_fu_410_p1 ),
    .ce( grp_fu_410_ce ),
    .dout( grp_fu_410_p2 )
);

combine_mul_32s_22s_54_3 #(
    .ID( 17 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 54 ))
combine_mul_32s_22s_54_3_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_431_p0 ),
    .din1( grp_fu_431_p1 ),
    .ce( grp_fu_431_ce ),
    .dout( grp_fu_431_p2 )
);

combine_mul_32s_22s_54_3 #(
    .ID( 18 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 54 ))
combine_mul_32s_22s_54_3_U18(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_440_p0 ),
    .din1( grp_fu_440_p1 ),
    .ce( grp_fu_440_ce ),
    .dout( grp_fu_440_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st9_fsm_8 == ap_CS_fsm)) begin
        ai_V_1_reg_191[21] <= ai_V_2_fu_513_p3[21];
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        ai_V_1_reg_191[21] <= ai_V_fu_368_p3[21];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st9_fsm_8 == ap_CS_fsm)) begin
        i_2_reg_210 <= i_4_reg_800;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        i_2_reg_210 <= ap_const_lv7_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & (ap_const_lv1_0 == tmp_32_fu_664_p3) & ~(ap_const_lv1_0 == or_cond_fu_688_p2)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & (ap_const_lv1_0 == tmp_32_fu_664_p3) & (ap_const_lv1_0 == or_cond_fu_688_p2)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & ~(ap_const_lv1_0 == tmp_32_fu_664_p3) & ~(ap_const_lv1_0 == tmp_27_reg_778)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & ~(ap_const_lv1_0 == tmp_32_fu_664_p3) & (ap_const_lv1_0 == tmp_27_reg_778)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & ~(ap_const_lv1_0 == tmp_i3_reg_880)))) begin
        i_reg_163 <= i_3_reg_727;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_163 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st9_fsm_8 == ap_CS_fsm)) begin
        p_Val2_106_in_in_i_reg_182 <= r_V_20_fu_464_p2;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        p_Val2_106_in_in_i_reg_182 <= r_V_48_cast_fu_321_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st9_fsm_8 == ap_CS_fsm)) begin
        p_Val2_24_reg_200 <= {{r_V_22_fu_489_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        p_Val2_24_reg_200 <= {{r_V_18_fu_342_p3[ap_const_lv32_33 : ap_const_lv32_14]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st23_fsm_22 == ap_CS_fsm)) begin
        p_Val2_29_reg_234 <= y_iteration_V_5_reg_912;
    end else if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        p_Val2_29_reg_234 <= y_iteration_V_2_fu_569_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st23_fsm_22 == ap_CS_fsm)) begin
        p_Val2_31_reg_221 <= storemerge_i_fu_717_p3;
    end else if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        p_Val2_31_reg_221 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st23_fsm_22 == ap_CS_fsm)) begin
        step_2_reg_252 <= step_reg_897;
    end else if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        step_2_reg_252 <= ap_const_lv7_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st23_fsm_22 == ap_CS_fsm)) begin
        t_V_4_reg_243 <= x_iteration_V_5_reg_917;
    end else if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        t_V_4_reg_243 <= x_iteration_V_1_fu_576_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_3_reg_727 <= i_3_fu_280_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        i_4_reg_800 <= i_4_fu_382_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        magFrame_V_addr_reg_766 <= tmp_reg_736;
        p_Val2_21_reg_771 <= imag_V_q0;
        tmp_27_reg_778 <= imag_V_q0[ap_const_lv32_1F];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st19_fsm_18 == ap_CS_fsm)) begin
        mul_i_reg_868 <= grp_fu_410_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        p_Val2_20_reg_756 <= real_V_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        r_V_19_reg_843 <= grp_fu_431_p2;
        r_V_21_reg_848 <= grp_fu_440_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_376_p2))) begin
        r_V_7_reg_805 <= r_V_7_fu_392_p2;
        tmp_22_reg_810 <= {{p_Val2_106_in_in_i_reg_182[ap_const_lv32_33 : ap_const_lv32_14]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st22_fsm_21 == ap_CS_fsm)) begin
        step_reg_897 <= step_fu_589_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_376_p2))) begin
        tmp_29_reg_821 <= p_Val2_106_in_in_i_reg_182[ap_const_lv32_33];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st22_fsm_21 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond5_fu_583_p2))) begin
        tmp_31_reg_902 <= p_Val2_29_reg_234[ap_const_lv32_1F];
        x_iteration_V_5_reg_917 <= x_iteration_V_5_fu_656_p3;
        y_iteration_V_5_reg_912 <= y_iteration_V_5_fu_648_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        tmp_i3_reg_880 <= tmp_i3_fu_554_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (exitcond6_fu_274_p2 == ap_const_lv1_0))) begin
        tmp_reg_736[0] <= tmp_fu_286_p1[0];
tmp_reg_736[1] <= tmp_fu_286_p1[1];
tmp_reg_736[2] <= tmp_fu_286_p1[2];
tmp_reg_736[3] <= tmp_fu_286_p1[3];
tmp_reg_736[4] <= tmp_fu_286_p1[4];
tmp_reg_736[5] <= tmp_fu_286_p1[5];
tmp_reg_736[6] <= tmp_fu_286_p1[6];
tmp_reg_736[7] <= tmp_fu_286_p1[7];
tmp_reg_736[8] <= tmp_fu_286_p1[8];
tmp_reg_736[9] <= tmp_fu_286_p1[9];
tmp_reg_736[10] <= tmp_fu_286_p1[10];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        tmp_s_reg_874 <= {{sel_i_fu_526_p3[ap_const_lv32_68 : ap_const_lv32_49]}};
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or exitcond6_fu_274_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(exitcond6_fu_274_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond6_fu_274_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(exitcond6_fu_274_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// cordic_ctab_V_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond5_fu_583_p2)
begin
    if (((ap_ST_st22_fsm_21 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond5_fu_583_p2))) begin
        cordic_ctab_V_ce0 = ap_const_logic_1;
    end else begin
        cordic_ctab_V_ce0 = ap_const_logic_0;
    end
end

/// grp_fu_410_ce assign process. ///
always @ (ap_CS_fsm or exitcond_fu_376_p2)
begin
    if ((((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_376_p2)) | (ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st10_fsm_9 == ap_CS_fsm) | (ap_ST_st11_fsm_10 == ap_CS_fsm) | (ap_ST_st12_fsm_11 == ap_CS_fsm) | (ap_ST_st13_fsm_12 == ap_CS_fsm) | (ap_ST_st14_fsm_13 == ap_CS_fsm) | (ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (ap_ST_st17_fsm_16 == ap_CS_fsm) | (ap_ST_st18_fsm_17 == ap_CS_fsm))) begin
        grp_fu_410_ce = ap_const_logic_1;
    end else begin
        grp_fu_410_ce = ap_const_logic_0;
    end
end

/// imag_V_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        imag_V_ce0 = ap_const_logic_1;
    end else begin
        imag_V_ce0 = ap_const_logic_0;
    end
end

/// magFrame_V_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        magFrame_V_ce0 = ap_const_logic_1;
    end else begin
        magFrame_V_ce0 = ap_const_logic_0;
    end
end

/// magFrame_V_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        magFrame_V_we0 = ap_const_logic_1;
    end else begin
        magFrame_V_we0 = ap_const_logic_0;
    end
end

/// phaseFrame_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_reg_736 or tmp_27_reg_778 or tmp_i3_reg_880 or exitcond5_fu_583_p2 or tmp_32_fu_664_p3 or or_cond_fu_688_p2 or phaseFrame_V_addr_3_gep_fu_137_p3 or phaseFrame_V_addr_2_gep_fu_147_p3 or phaseFrame_V_addr_gep_fu_155_p3)
begin
    if (((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & ~(ap_const_lv1_0 == tmp_i3_reg_880))) begin
        phaseFrame_V_address0 = phaseFrame_V_addr_gep_fu_155_p3;
    end else if (((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & ~(ap_const_lv1_0 == tmp_32_fu_664_p3) & ~(ap_const_lv1_0 == tmp_27_reg_778))) begin
        phaseFrame_V_address0 = phaseFrame_V_addr_2_gep_fu_147_p3;
    end else if ((((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & (ap_const_lv1_0 == tmp_32_fu_664_p3) & ~(ap_const_lv1_0 == or_cond_fu_688_p2)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & (ap_const_lv1_0 == tmp_32_fu_664_p3) & (ap_const_lv1_0 == or_cond_fu_688_p2)))) begin
        phaseFrame_V_address0 = phaseFrame_V_addr_3_gep_fu_137_p3;
    end else if (((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & ~(ap_const_lv1_0 == tmp_32_fu_664_p3) & (ap_const_lv1_0 == tmp_27_reg_778))) begin
        phaseFrame_V_address0 = tmp_reg_736;
    end else begin
        phaseFrame_V_address0 = tmp_reg_736;
    end
end

/// phaseFrame_V_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_27_reg_778 or tmp_i3_reg_880 or exitcond5_fu_583_p2 or tmp_32_fu_664_p3 or or_cond_fu_688_p2)
begin
    if ((((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & (ap_const_lv1_0 == tmp_32_fu_664_p3) & ~(ap_const_lv1_0 == or_cond_fu_688_p2)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & (ap_const_lv1_0 == tmp_32_fu_664_p3) & (ap_const_lv1_0 == or_cond_fu_688_p2)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & ~(ap_const_lv1_0 == tmp_32_fu_664_p3) & ~(ap_const_lv1_0 == tmp_27_reg_778)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & ~(ap_const_lv1_0 == tmp_32_fu_664_p3) & (ap_const_lv1_0 == tmp_27_reg_778)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & ~(ap_const_lv1_0 == tmp_i3_reg_880)))) begin
        phaseFrame_V_ce0 = ap_const_logic_1;
    end else begin
        phaseFrame_V_ce0 = ap_const_logic_0;
    end
end

/// phaseFrame_V_d0 assign process. ///
always @ (tmp_i3_reg_880 or p_Val2_31_reg_221 or r_V_fu_671_p2 or r_V_s_fu_694_p2 or ap_sig_bdd_577 or ap_sig_bdd_580 or ap_sig_bdd_582 or ap_sig_bdd_584 or ap_sig_bdd_573)
begin
    if (ap_sig_bdd_573) begin
        if (~(ap_const_lv1_0 == tmp_i3_reg_880)) begin
            phaseFrame_V_d0 = p_Val2_31_reg_221;
        end else if (ap_sig_bdd_584) begin
            phaseFrame_V_d0 = r_V_s_fu_694_p2;
        end else if (ap_sig_bdd_582) begin
            phaseFrame_V_d0 = ap_const_lv32_1921FB;
        end else if (ap_sig_bdd_580) begin
            phaseFrame_V_d0 = ap_const_lv32_FFE6DE05;
        end else if (ap_sig_bdd_577) begin
            phaseFrame_V_d0 = r_V_fu_671_p2;
        end else begin
            phaseFrame_V_d0 = r_V_s_fu_694_p2;
        end
    end else begin
        phaseFrame_V_d0 = r_V_s_fu_694_p2;
    end
end

/// phaseFrame_V_we0 assign process. ///
always @ (ap_CS_fsm or tmp_27_reg_778 or tmp_i3_reg_880 or exitcond5_fu_583_p2 or tmp_32_fu_664_p3 or or_cond_fu_688_p2)
begin
    if ((((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & (ap_const_lv1_0 == tmp_32_fu_664_p3) & ~(ap_const_lv1_0 == or_cond_fu_688_p2)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & (ap_const_lv1_0 == tmp_32_fu_664_p3) & (ap_const_lv1_0 == or_cond_fu_688_p2)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & ~(ap_const_lv1_0 == tmp_32_fu_664_p3) & ~(ap_const_lv1_0 == tmp_27_reg_778)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & (ap_const_lv1_0 == tmp_i3_reg_880) & ~(ap_const_lv1_0 == tmp_32_fu_664_p3) & (ap_const_lv1_0 == tmp_27_reg_778)) | ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2) & ~(ap_const_lv1_0 == tmp_i3_reg_880)))) begin
        phaseFrame_V_we0 = ap_const_logic_1;
    end else begin
        phaseFrame_V_we0 = ap_const_logic_0;
    end
end

/// real_V_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond6_fu_274_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (exitcond6_fu_274_p2 == ap_const_lv1_0))) begin
        real_V_ce0 = ap_const_logic_1;
    end else begin
        real_V_ce0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond6_fu_274_p2 or exitcond_fu_376_p2 or exitcond5_fu_583_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(exitcond6_fu_274_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            ap_NS_fsm = ap_ST_st4_fsm_3;
        ap_ST_st4_fsm_3 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st5_fsm_4 : 
            if (~(ap_const_lv1_0 == exitcond_fu_376_p2)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st12_fsm_11 : 
            ap_NS_fsm = ap_ST_st13_fsm_12;
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st14_fsm_13;
        ap_ST_st14_fsm_13 : 
            ap_NS_fsm = ap_ST_st15_fsm_14;
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st16_fsm_15;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st17_fsm_16;
        ap_ST_st17_fsm_16 : 
            ap_NS_fsm = ap_ST_st18_fsm_17;
        ap_ST_st18_fsm_17 : 
            ap_NS_fsm = ap_ST_st19_fsm_18;
        ap_ST_st19_fsm_18 : 
            ap_NS_fsm = ap_ST_st20_fsm_19;
        ap_ST_st20_fsm_19 : 
            ap_NS_fsm = ap_ST_st21_fsm_20;
        ap_ST_st21_fsm_20 : 
            ap_NS_fsm = ap_ST_st22_fsm_21;
        ap_ST_st22_fsm_21 : 
            if (~(ap_const_lv1_0 == exitcond5_fu_583_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st23_fsm_22;
            end
        ap_ST_st23_fsm_22 : 
            ap_NS_fsm = ap_ST_st22_fsm_21;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign OP2_V_cast_fu_428_p1 = $signed(r_V_7_reg_805);
assign ai_V_2_fu_513_p3 = ((tmp_30_fu_505_p3)? ap_const_lv22_100000: ap_const_lv22_300000);
assign ai_V_fu_368_p3 = ((tmp_28_fu_360_p3)? ap_const_lv22_100000: ap_const_lv22_300000);

/// ap_sig_bdd_573 assign process. ///
always @ (ap_CS_fsm or exitcond5_fu_583_p2)
begin
    ap_sig_bdd_573 = ((ap_ST_st22_fsm_21 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond5_fu_583_p2));
end

/// ap_sig_bdd_577 assign process. ///
always @ (tmp_27_reg_778 or tmp_i3_reg_880 or tmp_32_fu_664_p3)
begin
    ap_sig_bdd_577 = ((ap_const_lv1_0 == tmp_i3_reg_880) & ~(ap_const_lv1_0 == tmp_32_fu_664_p3) & (ap_const_lv1_0 == tmp_27_reg_778));
end

/// ap_sig_bdd_580 assign process. ///
always @ (tmp_i3_reg_880 or tmp_32_fu_664_p3 or or_cond_fu_688_p2)
begin
    ap_sig_bdd_580 = ((ap_const_lv1_0 == tmp_i3_reg_880) & (ap_const_lv1_0 == tmp_32_fu_664_p3) & (ap_const_lv1_0 == or_cond_fu_688_p2));
end

/// ap_sig_bdd_582 assign process. ///
always @ (tmp_i3_reg_880 or tmp_32_fu_664_p3 or or_cond_fu_688_p2)
begin
    ap_sig_bdd_582 = ((ap_const_lv1_0 == tmp_i3_reg_880) & (ap_const_lv1_0 == tmp_32_fu_664_p3) & ~(ap_const_lv1_0 == or_cond_fu_688_p2));
end

/// ap_sig_bdd_584 assign process. ///
always @ (tmp_27_reg_778 or tmp_i3_reg_880 or tmp_32_fu_664_p3)
begin
    ap_sig_bdd_584 = ((ap_const_lv1_0 == tmp_i3_reg_880) & ~(ap_const_lv1_0 == tmp_32_fu_664_p3) & ~(ap_const_lv1_0 == tmp_27_reg_778));
end
assign cordic_ctab_V_address0 = tmp_6_i_fu_631_p1;
assign exitcond5_fu_583_p2 = (step_2_reg_252 == ap_const_lv7_40? 1'b1: 1'b0);
assign exitcond6_fu_274_p2 = (i_reg_163 == ap_const_lv11_400? 1'b1: 1'b0);
assign exitcond_fu_376_p2 = (i_2_reg_210 == ap_const_lv7_40? 1'b1: 1'b0);
assign grp_fu_264_p4 = {{p_Val2_106_in_in_i_reg_182[ap_const_lv32_33 : ap_const_lv32_14]}};
assign grp_fu_410_p0 = t_V_fu_398_p3;
assign grp_fu_410_p1 = ap_const_lv105_136E9DEABB71F9;
assign grp_fu_431_ce = ap_const_logic_1;
assign grp_fu_431_p0 = p_Val2_24_reg_200;
assign grp_fu_431_p1 = OP2_V_cast_fu_428_p1;
assign grp_fu_440_ce = ap_const_logic_1;
assign grp_fu_440_p0 = tmp_22_reg_810;
assign grp_fu_440_p1 = OP2_V_cast_fu_428_p1;
assign i_3_fu_280_p2 = (i_reg_163 + ap_const_lv11_1);
assign i_4_fu_382_p2 = (i_2_reg_210 + ap_const_lv7_1);
assign imag_V_address0 = tmp_reg_736;
assign lhs_V_1_cast_fu_481_p1 = $unsigned(lhs_V_1_fu_473_p3);
assign lhs_V_1_fu_473_p3 = {{p_Val2_24_reg_200}, {ap_const_lv20_0}};
assign lhs_V_cast_fu_456_p1 = $unsigned(lhs_V_fu_449_p3);
assign lhs_V_fu_449_p3 = {{tmp_22_reg_810}, {ap_const_lv20_0}};
assign magFrame_V_address0 = magFrame_V_addr_reg_766;
assign magFrame_V_d0 = ((tmp_29_reg_821)? neg_ti_i_fu_542_p2: tmp_s_reg_874);
assign mf_i_fu_336_p1 = mt_i_cast_fu_332_p1;
assign mf_i_fu_336_p2 = (ap_const_lv53_0 - mf_i_fu_336_p1);
assign mt8_i_cast_fu_307_p2 = (ap_const_lv52_0 - p_shl_fu_299_p3);
assign mt_i_cast_fu_332_p1 = $signed(mt_i_fu_325_p3);
assign mt_i_fu_325_p3 = {{p_Val2_20_reg_756}, {ap_const_lv20_0}};
assign neg_mul_i_fu_521_p2 = (ap_const_lv105_0 - mul_i_reg_868);
assign neg_ti_i_fu_542_p2 = (ap_const_lv32_0 - tmp_s_reg_874);
assign not2_fu_678_p2 = (p_Val2_20_reg_756 == ap_const_lv32_0? 1'b1: 1'b0);
assign not3_fu_683_p2 = ($signed(p_Val2_21_reg_771) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign or_cond_fu_688_p2 = (not2_fu_678_p2 & not3_fu_683_p2);
assign p_Val2_7_i_cast_fu_701_p1 = $unsigned(cordic_ctab_V_q0);
assign p_shl_fu_299_p3 = {{imag_V_q0}, {ap_const_lv20_0}};
assign phaseFrame_V_addr_2_gep_fu_147_p3 = tmp_reg_736;
assign phaseFrame_V_addr_3_gep_fu_137_p3 = tmp_reg_736;
assign phaseFrame_V_addr_gep_fu_155_p3 = tmp_reg_736;
assign r_V_12_i_fu_711_p2 = (p_Val2_7_i_cast_fu_701_p1 + p_Val2_31_reg_221);
assign r_V_17_fu_313_p3 = ((tmp_27_fu_291_p3)? mt8_i_cast_fu_307_p2: p_shl_fu_299_p3);
assign r_V_18_fu_342_p1 = mt_i_cast_fu_332_p1;
assign r_V_18_fu_342_p3 = ((tmp_27_fu_291_p3)? r_V_18_fu_342_p1: mf_i_fu_336_p2);
assign r_V_20_fu_464_p2 = (lhs_V_cast_fu_456_p1 - rhs_V2_i_fu_460_p1);
assign r_V_22_fu_489_p2 = (lhs_V_1_cast_fu_481_p1 + rhs_V_203_i_fu_485_p1);
assign r_V_23_fu_607_p2 = $signed(p_Val2_29_reg_234) >>> sh_assign_1_i_cast_fu_603_p1;
assign r_V_24_fu_619_p2 = $signed(t_V_4_reg_243) >>> sh_assign_1_i_cast_fu_603_p1;
assign r_V_48_cast_fu_321_p1 = $unsigned(r_V_17_fu_313_p3);
assign r_V_7_fu_392_p2 = $signed(ai_V_1_reg_191) >>> sh_assign_5_cast_cast_fu_388_p1;
assign r_V_fu_671_p2 = (p_Val2_31_reg_221 + ap_const_lv32_3243F6);
assign r_V_i_fu_705_p2 = (p_Val2_31_reg_221 - p_Val2_7_i_cast_fu_701_p1);
assign r_V_s_fu_694_p2 = (p_Val2_31_reg_221 + ap_const_lv32_FFCDBC0A);
assign real_V_address0 = tmp_fu_286_p1;
assign rhs_V2_i_fu_460_p0 = $signed(r_V_19_reg_843);
assign rhs_V2_i_fu_460_p1 = $unsigned(rhs_V2_i_fu_460_p0);
assign rhs_V_203_i_fu_485_p0 = $signed(r_V_21_reg_848);
assign rhs_V_203_i_fu_485_p1 = $unsigned(rhs_V_203_i_fu_485_p0);
assign sel_i_fu_526_p3 = ((tmp_29_reg_821)? neg_mul_i_fu_521_p2: mul_i_reg_868);
assign sh_assign_1_i_cast_fu_603_p1 = $unsigned(step_2_reg_252);
assign sh_assign_5_cast_cast_fu_388_p1 = $unsigned(i_2_reg_210);
assign step_fu_589_p2 = (step_2_reg_252 + ap_const_lv7_1);
assign storemerge_i_fu_717_p3 = ((tmp_31_reg_902)? r_V_i_fu_705_p2: r_V_12_i_fu_711_p2);
assign t_V_fu_398_p3 = {{grp_fu_264_p4}, {ap_const_lv20_0}};
assign tmp_27_fu_291_p3 = imag_V_q0[ap_const_lv32_1F];
assign tmp_28_fu_360_p3 = r_V_18_fu_342_p3[ap_const_lv32_33];
assign tmp_30_fu_505_p3 = r_V_22_fu_489_p2[ap_const_lv32_33];
assign tmp_31_fu_595_p3 = p_Val2_29_reg_234[ap_const_lv32_1F];
assign tmp_32_fu_664_p3 = p_Val2_20_reg_756[ap_const_lv32_1F];
assign tmp_6_i_fu_631_p1 = $unsigned(step_2_reg_252);
assign tmp_fu_286_p1 = $unsigned(i_reg_163);
assign tmp_i3_fu_554_p2 = ($signed(p_Val2_20_reg_756) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign x_iteration_V_1_fu_576_p3 = ((tmp_i3_fu_554_p2)? p_Val2_20_reg_756: x_iteration_V_fu_559_p2);
assign x_iteration_V_3_fu_613_p2 = (t_V_4_reg_243 - r_V_23_fu_607_p2);
assign x_iteration_V_4_fu_636_p2 = (r_V_23_fu_607_p2 + t_V_4_reg_243);
assign x_iteration_V_5_fu_656_p3 = ((tmp_31_fu_595_p3)? x_iteration_V_3_fu_613_p2: x_iteration_V_4_fu_636_p2);
assign x_iteration_V_fu_559_p2 = (ap_const_lv32_0 - p_Val2_20_reg_756);
assign y_iteration_V_1_fu_564_p2 = (ap_const_lv32_0 - p_Val2_21_reg_771);
assign y_iteration_V_2_fu_569_p3 = ((tmp_i3_fu_554_p2)? p_Val2_21_reg_771: y_iteration_V_1_fu_564_p2);
assign y_iteration_V_4_fu_642_p2 = (p_Val2_29_reg_234 - r_V_24_fu_619_p2);
assign y_iteration_V_5_fu_648_p3 = ((tmp_31_fu_595_p3)? y_iteration_V_fu_625_p2: y_iteration_V_4_fu_642_p2);
assign y_iteration_V_fu_625_p2 = (r_V_24_fu_619_p2 + p_Val2_29_reg_234);
always @ (posedge ap_clk)
begin
    tmp_reg_736[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    ai_V_1_reg_191[20:0] <= 21'b100000000000000000000;
end



endmodule //cal_mag_phase

