{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700482546912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700482546912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 19:15:46 2023 " "Processing started: Mon Nov 20 19:15:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700482546912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700482546912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter -c filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700482546912 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700482547325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_exp_sig_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_exp_sig_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_exp_sig_gen " "Found entity 1: rom_exp_sig_gen" {  } { { "rom_exp_sig_gen.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/rom_exp_sig_gen.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700482547376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700482547376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_exp_sig_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_exp_sig_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_exp_sig_gen " "Found entity 1: ram_exp_sig_gen" {  } { { "ram_exp_sig_gen.v" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/ram_exp_sig_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700482547376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700482547376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/filter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700482547376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700482547376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_sig_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file exp_sig_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exp_sig_gen " "Found entity 1: exp_sig_gen" {  } { { "exp_sig_gen.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/exp_sig_gen.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700482547386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700482547386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_exp_sig_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file add_exp_sig_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_exp_sig_gen " "Found entity 1: add_exp_sig_gen" {  } { { "add_exp_sig_gen.v" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/add_exp_sig_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700482547386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700482547386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v2_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file v2_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 v2_filter " "Found entity 1: v2_filter" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700482547386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700482547386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_settings.sv 1 0 " "Found 1 design units, including 0 entities, in source file package_settings.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_settings (SystemVerilog) " "Found design unit 1: package_settings (SystemVerilog)" {  } { { "package_settings.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/package_settings.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700482547397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700482547397 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk v2_filter.sv(3) " "Verilog HDL error at v2_filter.sv(3): object \"clk\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 3 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547397 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset v2_filter.sv(4) " "Verilog HDL error at v2_filter.sv(4): object \"reset\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 4 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547397 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "output_data_exp_sig_gen v2_filter.sv(5) " "Verilog HDL error at v2_filter.sv(5): object \"output_data_exp_sig_gen\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547397 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "output_data_v2 v2_filter.sv(6) " "Verilog HDL error at v2_filter.sv(6): object \"output_data_v2\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547397 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk v2_filter.sv(21) " "Verilog HDL error at v2_filter.sv(21): object \"clk\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547397 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset v2_filter.sv(21) " "Verilog HDL error at v2_filter.sv(21): object \"reset\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547397 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset v2_filter.sv(22) " "Verilog HDL error at v2_filter.sv(22): object \"reset\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547402 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "output_data v2_filter.sv(23) " "Verilog HDL error at v2_filter.sv(23): object \"output_data\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547402 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "input_data v2_filter.sv(29) " "Verilog HDL error at v2_filter.sv(29): object \"input_data\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547402 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "input_data v2_filter.sv(31) " "Verilog HDL error at v2_filter.sv(31): object \"input_data\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547402 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "k v2_filter.sv(31) " "Verilog HDL error at v2_filter.sv(31): object \"k\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547402 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "input_data v2_filter.sv(34) " "Verilog HDL error at v2_filter.sv(34): object \"input_data\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547402 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "l v2_filter.sv(34) " "Verilog HDL error at v2_filter.sv(34): object \"l\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547402 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "input_data v2_filter.sv(37) " "Verilog HDL error at v2_filter.sv(37): object \"input_data\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547402 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "l v2_filter.sv(37) " "Verilog HDL error at v2_filter.sv(37): object \"l\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547402 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "k v2_filter.sv(37) " "Verilog HDL error at v2_filter.sv(37): object \"k\" is not declared" {  } { { "v2_filter.sv" "" { Text "D:/Doc/Student/Repository/Student-2023/Quartus II/Filter/v2_filter.sv" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1700482547402 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700482547612 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 20 19:15:47 2023 " "Processing ended: Mon Nov 20 19:15:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700482547612 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700482547612 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700482547612 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700482547612 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 1  " "Quartus II Full Compilation was unsuccessful. 18 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700482548223 ""}
