// Seed: 606923751
module module_0;
  wire [1 'b0 : -1 'b0] id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd38,
    parameter id_2 = 32'd59
) (
    input supply1 _id_0,
    output wand id_1,
    input tri0 _id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    output logic id_6,
    input supply1 id_7
);
  wire [id_0  ?  ~  -1 : -1 'b0 : id_2] id_9;
  module_0 modCall_1 ();
  always id_6 <= 1;
endmodule
module module_2 (
    output wor   id_0,
    output wire  id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  uwire id_4
);
  wand id_6 = -1;
  module_0 modCall_1 ();
endmodule
