/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z ? in_data[66] : celloutsig_0_0z;
  assign celloutsig_1_8z = celloutsig_1_6z[3] ? celloutsig_1_2z[9] : celloutsig_1_2z[13];
  assign celloutsig_0_8z = celloutsig_0_1z ? celloutsig_0_2z : celloutsig_0_4z[2];
  assign celloutsig_0_24z = celloutsig_0_21z ? _00_ : celloutsig_0_8z;
  assign celloutsig_0_7z = ~celloutsig_0_4z[5];
  assign celloutsig_0_1z = ~((in_data[32] | in_data[8]) & (celloutsig_0_0z | in_data[66]));
  assign celloutsig_0_17z = ~((celloutsig_0_0z | celloutsig_0_13z[3]) & (_00_ | celloutsig_0_2z));
  assign celloutsig_1_0z = ~((in_data[171] | in_data[161]) & (in_data[130] | in_data[115]));
  reg [3:0] _10_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _10_ <= 4'h0;
    else _10_ <= { in_data[27:25], celloutsig_0_0z };
  assign { _00_, _01_[2:0] } = _10_;
  assign celloutsig_1_11z = celloutsig_1_6z & { celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_1z = in_data[114:104] & in_data[106:96];
  assign celloutsig_1_3z = { celloutsig_1_2z[12:7], celloutsig_1_0z, celloutsig_1_0z } >= celloutsig_1_1z[7:0];
  assign celloutsig_1_18z = celloutsig_1_7z[4:0] <= { celloutsig_1_11z[4:2], celloutsig_1_15z, celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_4z } <= in_data[45:32];
  assign celloutsig_0_12z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z } <= { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_21z = in_data[93:91] <= celloutsig_0_9z[3:1];
  assign celloutsig_0_0z = ! in_data[43:29];
  assign celloutsig_1_15z = ! { celloutsig_1_11z[4:1], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_10z = ! { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_1_7z = celloutsig_1_1z[7:2] * { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[38:36], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } * { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_19z = celloutsig_1_10z * { celloutsig_1_1z[7:6], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_11z[8], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z } * { celloutsig_0_11z[0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_9z = { in_data[125:114], celloutsig_1_6z } !== { celloutsig_1_2z[14:5], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_4z[3:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_2z = ~^ { in_data[50:47], celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_7z[5], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z } <<< celloutsig_1_1z[10:3];
  assign celloutsig_0_25z = { celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_17z } <<< { celloutsig_0_9z[5:1], celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_1_5z = { in_data[114:112], celloutsig_1_3z } >>> { in_data[113:111], celloutsig_1_3z };
  assign celloutsig_1_6z = celloutsig_1_1z[7:3] >>> { celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_9z = in_data[65:60] >>> { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z } >>> { in_data[83:73], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[113:100], celloutsig_1_0z } >>> { in_data[115:112], celloutsig_1_1z };
  assign celloutsig_0_15z = ~((celloutsig_0_10z & celloutsig_0_13z[0]) | celloutsig_0_13z[2]);
  assign celloutsig_0_22z = ~((celloutsig_0_17z & celloutsig_0_4z[1]) | celloutsig_0_11z[9]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_2z[8]) | (celloutsig_1_1z[7] & in_data[136]));
  assign celloutsig_0_20z = ~((celloutsig_0_15z & celloutsig_0_7z) | (celloutsig_0_1z & celloutsig_0_12z));
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[103:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
