05/05/16 23:43:15 3332: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/16 23:43:15 3332: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/16 23:52:51 3332: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/05/16 23:53:05 3332: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/05/16 23:53:09 3332: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/05/16 23:53:09 3332: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/05/17 00:00:58 3332: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/05/17 00:01:30 3332: Adding port to hierachy module inst_e for signal unsplice_a1!
05/05/17 00:05:40 3332: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/05/17 00:05:40 3332: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/05/17 00:08:29 3332: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/05/17 00:08:29 3332: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/05/17 06:16:05 3392: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 06:16:05 3392: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 06:16:13 3392: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/05/17 06:16:13 3392: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/05/17 06:16:39 3392: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/05/17 06:16:39 3392: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/05/17 06:16:42 3392: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/05/17 06:16:42 3392: Adding port to hierachy module inst_e for signal unsplice_a1!
05/05/17 06:22:18 1324: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 06:22:18 1324: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 06:22:18 1324: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/05/17 06:22:18 1324: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/05/17 06:22:18 1324: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/05/17 06:22:18 1324: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/05/17 06:22:18 1324: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/05/17 06:22:18 1324: Adding port to hierachy module inst_e for signal unsplice_a1!
05/05/17 06:22:18 1324: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/05/17 06:22:18 1324: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/05/17 06:22:18 1324: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/05/17 06:22:18 1324: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/05/17 06:22:18 1324: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/05/17 06:22:18 1324: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/05/17 06:22:18 1324: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/05/17 06:22:18 1324: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/05/17 06:22:18 1324: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/05/17 06:22:36 1324: WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/05/17 06:22:37 1324: WARNING: Rotating 3 old sheets of CONN!
05/05/17 06:22:38 1324: WARNING: Rotating 3 old sheets of HIER!
05/05/17 06:22:41 1324: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/05/17 06:22:41 1324: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/05/17 06:22:41 1324: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/17 06:22:41 1324: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/17 06:22:42 1324: Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/05/17 06:22:42 1324: Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/05/17 06:22:42 1324: Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/05/17 06:22:43 1324: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/05/17 06:22:47 1324: WARNING: ============= SUMMARY =================
05/05/17 06:22:47 1324: WARNING: SUM: Summary of checks and created items:
05/05/17 06:22:47 1324: WARNING: SUM: checkforce 0
05/05/17 06:22:47 1324: WARNING: SUM: checkunique 0
05/05/17 06:22:47 1324: WARNING: SUM: checkwarn 0
05/05/17 06:22:47 1324: WARNING: SUM: cmacros 0
05/05/17 06:22:47 1324: WARNING: SUM: conn 3
05/05/17 06:22:47 1324: WARNING: SUM: errors 1
05/05/17 06:22:47 1324: WARNING: SUM: genport 8
05/05/17 06:22:47 1324: WARNING: SUM: hdlfiles 72
05/05/17 06:22:47 1324: WARNING: SUM: inst 36
05/05/17 06:22:47 1324: WARNING: SUM: multdriver 2
05/05/17 06:22:47 1324: WARNING: SUM: nodriver 3
05/05/17 06:22:47 1324: WARNING: SUM: noload 0
05/05/17 06:22:47 1324: WARNING: SUM: openports 0
05/05/17 06:22:47 1324: WARNING: SUM: warnings 4
05/05/17 06:22:47 1324: WARNING: SUM: === Number of parsed input tables: ===
05/05/17 06:22:47 1324: WARNING: SUM: conf 0
05/05/17 06:22:47 1324: WARNING: SUM: hier 1
05/05/17 06:22:47 1324: WARNING: SUM: conn 1
05/05/17 06:22:47 1324: WARNING: SUM: io 0
05/05/17 06:22:47 1324: WARNING: SUM: i2c 0
05/05/17 16:28:52 3600: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 16:28:52 3600: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 16:28:52 3600: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/05/17 16:28:52 3600: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/05/17 16:28:52 3600: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/05/17 16:28:52 3600: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/05/17 16:28:52 3600: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/05/17 16:28:52 3600: Adding port to hierachy module inst_e for signal unsplice_a1!
05/05/17 16:28:52 3600: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/05/17 16:28:52 3600: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/05/17 16:28:52 3600: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/05/17 16:28:52 3600: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/05/17 16:28:52 3600: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/05/17 16:28:52 3600: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/05/17 16:28:52 3600: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/05/17 16:28:52 3600: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/05/17 16:28:52 3600: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/05/17 16:29:02 3600: WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/05/17 16:29:03 3600: WARNING: Rotating 3 old sheets of CONF!
05/05/17 16:29:08 3600: Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/05/17 16:29:08 3600: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/05/17 16:29:10 3600: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/05/17 16:29:10 3600: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/05/17 16:29:12 3600: Info: unchanged file ent_aa-e.vhd
05/05/17 16:29:12 3600: Info: unchanged file ent_ab-e.vhd
05/05/17 16:29:12 3600: Info: unchanged file ent_ac-e.vhd
05/05/17 16:29:13 3600: Info: unchanged file ent_ad-e.vhd
05/05/17 16:29:13 3600: Info: unchanged file ent_ae-e.vhd
05/05/17 16:29:13 3600: Info: unchanged file ent_ba-e.vhd
05/05/17 16:29:13 3600: Info: unchanged file ent_bb-e.vhd
05/05/17 16:29:13 3600: Info: unchanged file inst_a_e-e.vhd
05/05/17 16:29:14 3600: Info: unchanged file inst_b_e-e.vhd
05/05/17 16:29:14 3600: Info: unchanged file inst_c_e-e.vhd
05/05/17 16:29:14 3600: Info: unchanged file inst_d_e-e.vhd
05/05/17 16:29:14 3600: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/05/17 16:29:14 3600: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/05/17 16:29:14 3600: Info: unchanged file inst_e_e-e.vhd
05/05/17 16:29:14 3600: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/17 16:29:14 3600: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/17 16:29:14 3600: Info: unchanged file inst_ea_e-e.vhd
05/05/17 16:29:15 3600: Info: unchanged file inst_eaa_e-e.vhd
05/05/17 16:29:15 3600: Info: unchanged file inst_eb_e-e.vhd
05/05/17 16:29:15 3600: Info: unchanged file inst_eba_e-e.vhd
05/05/17 16:29:15 3600: Info: unchanged file inst_ebb_e-e.vhd
05/05/17 16:29:15 3600: Info: unchanged file inst_ec_e-e.vhd
05/05/17 16:29:16 3600: Info: unchanged file inst_ed_e-e.vhd
05/05/17 16:29:16 3600: Info: unchanged file inst_t_e-e.vhd
05/05/17 16:31:50 3600: Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/05/17 16:31:50 3600: Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/05/17 16:31:50 3600: Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/05/17 16:31:50 3600: Info: unchanged file inst_a_e-rtl-a.vhd
05/05/17 16:31:50 3600: Info: unchanged file ent_aa-rtl-a.vhd
05/05/17 16:31:50 3600: Info: unchanged file ent_ab-rtl-a.vhd
05/05/17 16:31:50 3600: Info: unchanged file ent_ac-rtl-a.vhd
05/05/17 16:31:51 3600: Info: unchanged file ent_ad-rtl-a.vhd
05/05/17 16:31:51 3600: Info: unchanged file ent_ae-rtl-a.vhd
05/05/17 16:32:42 3600: Info: unchanged file inst_b_e-rtl-a.vhd
05/05/17 16:32:43 3600: Info: unchanged file ent_ba-rtl-a.vhd
05/05/17 16:32:43 3600: Info: unchanged file ent_bb-rtl-a.vhd
05/05/17 16:32:43 3600: Info: unchanged file inst_c_e-rtl-a.vhd
05/05/17 16:32:43 3600: Info: unchanged file inst_d_e-rtl-a.vhd
05/05/17 16:36:20 3600: Info: unchanged file inst_e_e-rtl-a.vhd
05/05/17 22:16:28 3768: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 22:16:28 3768: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 22:21:00 3268: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 22:21:01 3268: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 22:30:08 3268: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/05/17 22:30:08 3268: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/05/17 22:30:08 3268: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/05/17 22:30:08 3268: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/05/17 22:30:08 3268: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/05/17 22:30:08 3268: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/05/17 22:30:08 3268: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/05/17 22:30:08 3268: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/05/17 22:30:08 3268: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/05/17 22:30:08 3268: Adding port to hierachy module inst_e for signal unsplice_a1!
05/05/17 22:30:08 3268: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/05/17 22:30:08 3268: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/05/17 22:30:08 3268: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/05/17 22:30:08 3268: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/05/17 22:30:08 3268: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/05/17 22:30:08 3268: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/05/17 22:30:08 3268: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/05/17 22:30:08 3268: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/05/17 22:30:08 3268: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/05/17 22:30:08 3268: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/05/17 22:30:08 3268: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/05/17 22:30:08 3268: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/05/17 22:30:08 3268: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/05/17 22:30:08 3268: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/05/17 22:30:08 3268: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/05/17 22:30:08 3268: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/05/17 22:30:10 3268: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/05/17 22:30:55 2716: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 22:30:55 2716: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 22:30:55 2716: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/05/17 22:30:55 2716: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/05/17 22:30:55 2716: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/05/17 22:30:55 2716: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/05/17 22:30:55 2716: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/05/17 22:30:55 2716: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/05/17 22:30:55 2716: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/05/17 22:30:55 2716: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/05/17 22:30:55 2716: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/05/17 22:30:55 2716: Adding port to hierachy module inst_e for signal unsplice_a1!
05/05/17 22:30:55 2716: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/05/17 22:30:55 2716: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/05/17 22:30:55 2716: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/05/17 22:30:55 2716: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/05/17 22:30:55 2716: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/05/17 22:30:55 2716: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/05/17 22:30:55 2716: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/05/17 22:30:55 2716: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/05/17 22:30:55 2716: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/05/17 22:30:55 2716: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/05/17 22:30:55 2716: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/05/17 22:30:55 2716: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/05/17 22:30:55 2716: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/05/17 22:30:55 2716: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/05/17 22:30:55 2716: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/05/17 22:30:55 2716: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/05/17 22:30:55 2716: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/05/17 22:33:49 3676: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 22:33:49 3676: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/17 22:33:49 3676: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/05/17 22:33:49 3676: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/05/17 22:33:49 3676: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/05/17 22:33:49 3676: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/05/17 22:33:49 3676: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/05/17 22:33:49 3676: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/05/17 22:33:49 3676: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/05/17 22:33:49 3676: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/05/17 22:33:49 3676: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/05/17 22:33:49 3676: Adding port to hierachy module inst_e for signal unsplice_a1!
05/05/17 22:33:49 3676: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/05/17 22:33:49 3676: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/05/17 22:33:49 3676: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/05/17 22:33:49 3676: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/05/17 22:33:49 3676: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/05/17 22:33:50 3676: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/05/17 22:33:50 3676: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/05/17 22:33:50 3676: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/05/17 22:33:50 3676: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/05/17 22:33:50 3676: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/05/17 22:33:50 3676: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/05/17 22:33:50 3676: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/05/17 22:33:50 3676: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/05/17 22:33:50 3676: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/05/17 22:33:50 3676: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/05/17 22:33:50 3676: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/05/17 22:33:50 3676: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/05/17 22:33:52 3676: WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/05/17 22:33:53 3676: WARNING: Rotating 3 old sheets of CONF!
05/05/17 22:33:56 3676: WARNING: Rotating 3 old sheets of CONN!
05/05/17 22:33:57 3676: WARNING: Rotating 3 old sheets of HIER!
05/05/17 22:34:01 3676: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/05/17 22:34:01 3676: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/05/17 22:34:01 3676: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/17 22:34:01 3676: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/17 22:34:03 3676: Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/05/17 22:34:03 3676: Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/05/17 22:34:03 3676: Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/05/17 22:34:03 3676: Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/05/17 22:34:03 3676: Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/05/17 22:34:03 3676: Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/05/17 22:34:04 3676: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/05/17 22:34:08 3676: WARNING: ============= SUMMARY =================
05/05/17 22:34:08 3676: WARNING: SUM: Summary of checks and created items:
05/05/17 22:34:08 3676: WARNING: SUM: checkforce 0
05/05/17 22:34:08 3676: WARNING: SUM: checkunique 0
05/05/17 22:34:08 3676: WARNING: SUM: checkwarn 0
05/05/17 22:34:08 3676: WARNING: SUM: cmacros 0
05/05/17 22:34:08 3676: WARNING: SUM: conn 6
05/05/17 22:34:08 3676: WARNING: SUM: errors 1
05/05/17 22:34:08 3676: WARNING: SUM: genport 14
05/05/17 22:34:08 3676: WARNING: SUM: hdlfiles 72
05/05/17 22:34:08 3676: WARNING: SUM: inst 36
05/05/17 22:34:08 3676: WARNING: SUM: multdriver 2
05/05/17 22:34:08 3676: WARNING: SUM: nodriver 6
05/05/17 22:34:08 3676: WARNING: SUM: noload 0
05/05/17 22:34:08 3676: WARNING: SUM: openports 0
05/05/17 22:34:08 3676: WARNING: SUM: warnings 4
05/05/17 22:34:08 3676: WARNING: SUM: === Number of parsed input tables: ===
05/05/17 22:34:08 3676: WARNING: SUM: conf 0
05/05/17 22:34:08 3676: WARNING: SUM: hier 1
05/05/17 22:34:08 3676: WARNING: SUM: conn 1
05/05/17 22:34:08 3676: WARNING: SUM: io 0
05/05/17 22:34:08 3676: WARNING: SUM: i2c 0
05/05/18 06:20:25 3284: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/18 06:20:25 3284: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/18 06:24:31 3284: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/05/18 06:24:31 3284: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/05/18 06:24:31 3284: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/05/18 06:24:31 3284: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/05/18 06:24:31 3284: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/05/18 06:24:31 3284: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/05/18 06:24:31 3284: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/05/18 06:24:31 3284: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/05/18 06:24:31 3284: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/05/18 06:24:31 3284: Adding port to hierachy module inst_e for signal unsplice_a1!
05/05/18 06:24:31 3284: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/05/18 06:24:31 3284: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/05/18 06:24:31 3284: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/05/18 06:24:31 3284: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/05/18 06:24:31 3284: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/05/18 06:24:31 3284: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/05/18 06:24:31 3284: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/05/18 06:24:31 3284: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/05/18 06:24:31 3284: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/05/18 06:24:31 3284: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/05/18 06:24:31 3284: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/05/18 06:24:31 3284: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/05/18 06:24:31 3284: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/05/18 06:24:31 3284: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/05/18 06:24:31 3284: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/05/18 06:24:31 3284: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/05/18 06:26:38 3284: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/05/18 06:26:44 3284: WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/05/18 06:26:45 3284: WARNING: Rotating 3 old sheets of CONF!
05/05/18 06:26:52 3284: Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/05/18 06:26:53 3284: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/05/18 06:26:54 3284: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/05/18 06:26:54 3284: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/05/18 06:26:56 3284: Info: unchanged file ent_aa-e.vhd
05/05/18 06:26:57 3284: Info: unchanged file ent_ab-e.vhd
05/05/18 06:26:57 3284: Info: unchanged file ent_ac-e.vhd
05/05/18 06:26:57 3284: Info: unchanged file ent_ad-e.vhd
05/05/18 06:26:57 3284: Info: unchanged file ent_ae-e.vhd
05/05/18 06:26:57 3284: Info: unchanged file ent_ba-e.vhd
05/05/18 06:26:57 3284: Info: unchanged file ent_bb-e.vhd
05/05/18 06:26:58 3284: Info: unchanged file inst_a_e-e.vhd
05/05/18 06:26:58 3284: Info: unchanged file inst_b_e-e.vhd
05/05/18 06:26:58 3284: Info: unchanged file inst_c_e-e.vhd
05/05/18 06:26:58 3284: Info: unchanged file inst_d_e-e.vhd
05/05/18 06:26:58 3284: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/05/18 06:26:58 3284: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/05/18 06:26:58 3284: Info: unchanged file inst_e_e-e.vhd
05/05/18 06:26:58 3284: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/18 06:26:58 3284: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/18 06:26:59 3284: Info: unchanged file inst_ea_e-e.vhd
05/05/18 06:26:59 3284: Info: unchanged file inst_eaa_e-e.vhd
05/05/18 06:26:59 3284: Info: unchanged file inst_eb_e-e.vhd
05/05/18 06:26:59 3284: Info: unchanged file inst_eba_e-e.vhd
05/05/18 06:26:59 3284: Info: unchanged file inst_ebb_e-e.vhd
05/05/18 06:27:00 3284: Info: unchanged file inst_ec_e-e.vhd
05/05/18 06:27:00 3284: Info: unchanged file inst_ed_e-e.vhd
05/05/18 06:27:00 3284: Info: unchanged file inst_t_e-e.vhd
05/05/18 06:27:51 3284: Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/05/18 06:27:51 3284: Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/05/18 06:27:51 3284: Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/05/18 06:27:51 3284: Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/05/18 06:27:51 3284: Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/05/18 06:27:51 3284: Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/05/18 06:27:51 3284: Info: unchanged file inst_a_e-rtl-a.vhd
05/05/18 06:27:51 3284: Info: unchanged file ent_aa-rtl-a.vhd
05/05/18 06:27:51 3284: Info: unchanged file ent_ab-rtl-a.vhd
05/05/18 06:27:51 3284: Info: unchanged file ent_ac-rtl-a.vhd
05/05/18 06:27:52 3284: Info: unchanged file ent_ad-rtl-a.vhd
05/05/18 06:27:52 3284: Info: unchanged file ent_ae-rtl-a.vhd
05/05/18 06:27:52 3284: Info: unchanged file inst_b_e-rtl-a.vhd
05/05/18 06:27:52 3284: Info: unchanged file ent_ba-rtl-a.vhd
05/05/18 06:27:52 3284: Info: unchanged file ent_bb-rtl-a.vhd
05/05/18 06:27:52 3284: Info: unchanged file inst_c_e-rtl-a.vhd
05/05/18 06:27:53 3284: Info: unchanged file inst_d_e-rtl-a.vhd
05/05/18 06:33:35 3284: Info: unchanged file inst_e_e-rtl-a.vhd
05/05/18 06:38:24 3284: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/05/18 06:38:24 3284: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/05/18 06:40:32 3284: WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/05/18 06:40:32 3284: Info: unchanged file inst_eaa_e-rtl-a.vhd
05/05/18 06:40:32 3284: Info: unchanged file inst_eab_e.v
05/05/18 06:40:32 3284: Info: unchanged file inst_eac_e.v
05/05/18 06:40:33 3284: Info: unchanged file inst_ead_e.v
05/05/18 06:40:33 3284: Info: unchanged file inst_eb_e-rtl-a.vhd
05/05/18 06:40:33 3284: Info: unchanged file inst_eba_e-rtl-a.vhd
05/05/18 06:40:33 3284: Info: unchanged file inst_ebb_e-rtl-a.vhd
05/05/18 06:40:33 3284: Info: unchanged file inst_ebc_e.v
05/05/18 06:40:33 3284: Info: unchanged file inst_ec_e-rtl-a.vhd
05/05/18 06:40:34 3284: Info: unchanged file inst_eca_e.v
05/05/18 06:40:34 3284: Info: unchanged file inst_ecb_e.v
05/05/18 06:40:34 3284: Info: unchanged file inst_ecc_e.v
05/05/18 06:40:34 3284: Info: unchanged file inst_ed_e-rtl-a.vhd
05/05/18 06:40:34 3284: Info: unchanged file inst_eda_e.v
05/05/18 06:40:34 3284: Info: unchanged file inst_edb_e.v
05/05/18 06:40:35 3284: Info: unchanged file inst_ee_e.v
05/05/18 06:40:35 3284: Info: unchanged file inst_ef_e.v
05/05/18 06:40:35 3284: Info: unchanged file inst_eg_e.v
05/05/18 06:40:35 3284: Info: unchanged file inst_t_e-rtl-a.vhd
05/05/18 06:40:35 3284: Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/05/18 06:40:36 3284: Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/05/18 06:40:36 3284: Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/05/18 06:40:36 3284: Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/05/18 06:40:36 3284: Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/05/18 06:40:36 3284: Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/05/18 06:40:36 3284: Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/05/18 06:40:37 3284: Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/05/18 06:40:37 3284: Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/05/18 06:40:37 3284: Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/05/18 06:40:37 3284: Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/05/18 06:40:37 3284: Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/05/18 06:40:37 3284: Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/05/18 06:40:38 3284: Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/05/18 06:40:38 3284: Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/05/18 06:40:38 3284: Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/05/18 06:40:38 3284: Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/05/18 06:40:38 3284: Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/05/18 06:40:39 3284: Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/05/18 06:40:39 3284: Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/05/18 06:40:39 3284: WARNING: ============= SUMMARY =================
05/05/18 06:40:39 3284: WARNING: SUM: Summary of checks and created items:
05/05/18 06:40:39 3284: WARNING: SUM: checkforce 0
05/05/18 06:40:39 3284: WARNING: SUM: checkunique 0
05/05/18 06:40:39 3284: WARNING: SUM: checkwarn 0
05/05/18 06:40:39 3284: WARNING: SUM: cmacros 0
05/05/18 06:40:39 3284: WARNING: SUM: conn 6
05/05/18 06:40:39 3284: WARNING: SUM: errors 1
05/05/18 06:40:39 3284: WARNING: SUM: genport 14
05/05/18 06:40:39 3284: WARNING: SUM: hdlfiles 72
05/05/18 06:40:39 3284: WARNING: SUM: inst 36
05/05/18 06:40:39 3284: WARNING: SUM: multdriver 2
05/05/18 06:40:39 3284: WARNING: SUM: nodriver 6
05/05/18 06:40:39 3284: WARNING: SUM: noload 0
05/05/18 06:40:39 3284: WARNING: SUM: openports 0
05/05/18 06:40:39 3284: WARNING: SUM: warnings 4
05/05/18 06:40:39 3284: WARNING: SUM: === Number of parsed input tables: ===
05/05/18 06:40:39 3284: WARNING: SUM: conf 0
05/05/18 06:40:39 3284: WARNING: SUM: hier 1
05/05/18 06:40:39 3284: WARNING: SUM: conn 1
05/05/18 06:40:39 3284: WARNING: SUM: io 0
05/05/18 06:40:39 3284: WARNING: SUM: i2c 0
05/05/18 06:40:39 3284: WARNING: SUM: Number of changes in intermediate: 0
05/05/18 06:40:39 3284: WARNING: SUM: Number of changed files: 1
05/05/18 06:41:12 4084: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/18 06:41:12 4084: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/18 06:41:12 4084: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/05/18 06:41:12 4084: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/05/18 06:41:12 4084: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/05/18 06:41:12 4084: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/05/18 06:41:12 4084: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/05/18 06:41:12 4084: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/05/18 06:41:12 4084: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/05/18 06:41:12 4084: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/05/18 06:41:12 4084: Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/05/18 06:41:12 4084: Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/05/18 06:41:12 4084: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/05/18 06:41:12 4084: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/05/18 06:41:12 4084: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/05/18 06:41:12 4084: Adding port to hierachy module inst_e for signal unsplice_a1!
05/05/18 06:41:12 4084: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/05/18 06:41:12 4084: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/05/18 06:41:12 4084: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/05/18 06:41:12 4084: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/05/18 06:41:12 4084: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/05/18 06:41:12 4084: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/05/18 06:41:12 4084: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/05/18 06:41:12 4084: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/05/18 06:41:12 4084: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/05/18 06:41:12 4084: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/05/18 06:41:12 4084: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/05/18 06:41:12 4084: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/05/18 06:41:12 4084: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/05/18 06:41:12 4084: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/05/18 06:41:12 4084: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/05/18 06:41:12 4084: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/05/18 06:41:13 4084: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/05/18 06:41:14 4084: WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/05/18 06:41:15 4084: WARNING: Rotating 3 old sheets of CONF!
05/05/18 06:41:17 4084: WARNING: Rotating 3 old sheets of CONN!
05/05/18 06:41:18 4084: WARNING: Rotating 3 old sheets of HIER!
05/05/18 06:41:20 4084: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/05/18 06:41:20 4084: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/05/18 06:41:20 4084: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/18 06:41:20 4084: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/18 06:41:20 4084: Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/05/18 06:41:20 4084: Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/05/18 06:41:20 4084: Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/05/18 06:41:20 4084: Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/05/18 06:41:20 4084: Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/05/18 06:41:20 4084: Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/05/18 06:41:20 4084: Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/05/18 06:41:21 4084: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/05/18 06:41:21 4084: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/05/18 06:41:24 4084: WARNING: ============= SUMMARY =================
05/05/18 06:41:24 4084: WARNING: SUM: Summary of checks and created items:
05/05/18 06:41:24 4084: WARNING: SUM: checkforce 0
05/05/18 06:41:24 4084: WARNING: SUM: checkunique 0
05/05/18 06:41:24 4084: WARNING: SUM: checkwarn 0
05/05/18 06:41:24 4084: WARNING: SUM: cmacros 0
05/05/18 06:41:24 4084: WARNING: SUM: conn 7
05/05/18 06:41:24 4084: WARNING: SUM: errors 1
05/05/18 06:41:24 4084: WARNING: SUM: genport 16
05/05/18 06:41:24 4084: WARNING: SUM: hdlfiles 72
05/05/18 06:41:24 4084: WARNING: SUM: inst 36
05/05/18 06:41:24 4084: WARNING: SUM: multdriver 2
05/05/18 06:41:24 4084: WARNING: SUM: nodriver 7
05/05/18 06:41:24 4084: WARNING: SUM: noload 0
05/05/18 06:41:24 4084: WARNING: SUM: openports 0
05/05/18 06:41:24 4084: WARNING: SUM: warnings 4
05/05/18 06:41:24 4084: WARNING: SUM: === Number of parsed input tables: ===
05/05/18 06:41:24 4084: WARNING: SUM: conf 0
05/05/18 06:41:24 4084: WARNING: SUM: hier 1
05/05/18 06:41:24 4084: WARNING: SUM: conn 1
05/05/18 06:41:24 4084: WARNING: SUM: io 0
05/05/18 06:41:24 4084: WARNING: SUM: i2c 0
05/05/18 06:50:28 2800: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/18 06:50:28 2800: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/18 06:50:29 2800: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/05/18 06:50:29 2800: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/05/18 06:50:29 2800: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/05/18 06:50:29 2800: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/05/18 06:50:29 2800: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/05/18 06:50:29 2800: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/05/18 06:50:29 2800: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/05/18 06:50:29 2800: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/05/18 06:50:29 2800: Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/05/18 06:50:29 2800: Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/05/18 06:50:29 2800: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/05/18 06:50:29 2800: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/05/18 06:50:29 2800: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/05/18 06:50:29 2800: Adding port to hierachy module inst_e for signal unsplice_a1!
05/05/18 06:50:29 2800: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/05/18 06:50:29 2800: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/05/18 06:50:29 2800: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/05/18 06:50:29 2800: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/05/18 06:50:29 2800: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/05/18 06:50:29 2800: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/05/18 06:50:29 2800: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/05/18 06:50:29 2800: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/05/18 06:50:29 2800: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/05/18 06:50:29 2800: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/05/18 06:50:29 2800: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/05/18 06:50:29 2800: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/05/18 06:50:29 2800: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/05/18 06:50:29 2800: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/05/18 06:50:29 2800: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/05/18 06:50:29 2800: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/05/18 06:50:29 2800: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/05/18 06:50:31 2800: WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/05/18 06:50:32 2800: WARNING: Rotating 3 old sheets of CONF!
05/05/18 06:50:36 2800: Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/05/18 06:50:37 2800: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/05/18 06:50:40 2800: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/05/18 06:50:40 2800: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/05/18 06:50:44 2800: Info: unchanged file ent_aa-e.vhd
05/05/18 06:50:44 2800: Info: unchanged file ent_ab-e.vhd
05/05/18 06:50:44 2800: Info: unchanged file ent_ac-e.vhd
05/05/18 06:50:44 2800: Info: unchanged file ent_ad-e.vhd
05/05/18 06:50:44 2800: Info: unchanged file ent_ae-e.vhd
05/05/18 06:50:44 2800: Info: unchanged file ent_ba-e.vhd
05/05/18 06:50:45 2800: Info: unchanged file ent_bb-e.vhd
05/05/18 06:50:45 2800: Info: unchanged file inst_a_e-e.vhd
05/05/18 06:50:45 2800: Info: unchanged file inst_b_e-e.vhd
05/05/18 06:50:46 2800: Info: unchanged file inst_c_e-e.vhd
05/05/18 06:50:46 2800: Info: unchanged file inst_d_e-e.vhd
05/05/18 06:50:46 2800: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/05/18 06:50:46 2800: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/05/18 06:50:46 2800: Info: unchanged file inst_e_e-e.vhd
05/05/18 06:50:46 2800: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/18 06:50:46 2800: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/18 06:50:46 2800: Info: unchanged file inst_ea_e-e.vhd
05/05/18 06:50:47 2800: Info: unchanged file inst_eaa_e-e.vhd
05/05/18 06:50:47 2800: Info: unchanged file inst_eb_e-e.vhd
05/05/18 06:50:47 2800: Info: unchanged file inst_eba_e-e.vhd
05/05/18 06:50:47 2800: Info: unchanged file inst_ebb_e-e.vhd
05/05/18 06:50:47 2800: Info: unchanged file inst_ec_e-e.vhd
05/05/18 06:50:48 2800: Info: unchanged file inst_ed_e-e.vhd
05/05/18 06:50:48 2800: Info: unchanged file inst_t_e-e.vhd
05/05/18 06:50:48 2800: Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/05/18 06:50:48 2800: Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/05/18 06:50:48 2800: Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/05/18 06:50:48 2800: Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/05/18 06:50:48 2800: Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/05/18 06:50:48 2800: Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/05/18 06:50:48 2800: Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/05/18 06:50:48 2800: Info: unchanged file inst_a_e-rtl-a.vhd
05/05/18 06:50:48 2800: Info: unchanged file ent_aa-rtl-a.vhd
05/05/18 06:50:49 2800: Info: unchanged file ent_ab-rtl-a.vhd
05/05/18 06:50:49 2800: Info: unchanged file ent_ac-rtl-a.vhd
05/05/18 06:50:49 2800: Info: unchanged file ent_ad-rtl-a.vhd
05/05/18 06:50:49 2800: Info: unchanged file ent_ae-rtl-a.vhd
05/05/18 06:50:49 2800: Info: unchanged file inst_b_e-rtl-a.vhd
05/05/18 06:50:49 2800: Info: unchanged file ent_ba-rtl-a.vhd
05/05/18 06:50:50 2800: Info: unchanged file ent_bb-rtl-a.vhd
05/05/18 06:50:50 2800: Info: unchanged file inst_c_e-rtl-a.vhd
05/05/18 06:50:50 2800: Info: unchanged file inst_d_e-rtl-a.vhd
05/05/18 06:50:50 2800: Info: unchanged file inst_e_e-rtl-a.vhd
05/05/18 06:50:50 2800: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/05/18 06:50:50 2800: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/05/18 06:50:51 2800: Info: unchanged file inst_ea_e-rtl-a.vhd
05/05/18 06:50:51 2800: Info: unchanged file inst_eaa_e-rtl-a.vhd
05/05/18 06:50:51 2800: Info: unchanged file inst_eab_e.v
05/05/18 06:50:51 2800: Info: unchanged file inst_eac_e.v
05/05/18 06:50:51 2800: Info: unchanged file inst_ead_e.v
05/05/18 06:50:51 2800: Info: unchanged file inst_eb_e-rtl-a.vhd
05/05/18 06:50:52 2800: Info: unchanged file inst_eba_e-rtl-a.vhd
05/05/18 06:50:52 2800: Info: unchanged file inst_ebb_e-rtl-a.vhd
05/05/18 06:50:52 2800: Info: unchanged file inst_ebc_e.v
05/05/18 06:50:52 2800: Info: unchanged file inst_ec_e-rtl-a.vhd
05/05/18 06:50:52 2800: Info: unchanged file inst_eca_e.v
05/05/18 06:50:53 2800: Info: unchanged file inst_ecb_e.v
05/05/18 06:50:53 2800: Info: unchanged file inst_ecc_e.v
05/05/18 06:50:53 2800: Info: unchanged file inst_ed_e-rtl-a.vhd
05/05/18 06:50:53 2800: Info: unchanged file inst_eda_e.v
05/05/18 06:50:53 2800: Info: unchanged file inst_edb_e.v
05/05/18 06:50:54 2800: Info: unchanged file inst_ee_e.v
05/05/18 06:50:54 2800: Info: unchanged file inst_ef_e.v
05/05/18 06:50:54 2800: Info: unchanged file inst_eg_e.v
05/05/18 06:50:54 2800: Info: unchanged file inst_t_e-rtl-a.vhd
05/05/18 06:50:54 2800: Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/05/18 06:50:55 2800: Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/05/18 06:50:55 2800: Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/05/18 06:50:55 2800: Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/05/18 06:50:55 2800: Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/05/18 06:50:55 2800: Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/05/18 06:50:55 2800: Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/05/18 06:50:56 2800: Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/05/18 06:50:56 2800: Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/05/18 06:50:56 2800: Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/05/18 06:50:56 2800: Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/05/18 06:50:56 2800: Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/05/18 06:50:56 2800: Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/05/18 06:50:57 2800: Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/05/18 06:50:57 2800: Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/05/18 06:50:57 2800: Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/05/18 06:50:57 2800: Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/05/18 06:50:57 2800: Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/05/18 06:50:58 2800: Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/05/18 06:50:58 2800: Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/05/18 06:50:58 2800: WARNING: ============= SUMMARY =================
05/05/18 06:50:58 2800: WARNING: SUM: Summary of checks and created items:
05/05/18 06:50:58 2800: WARNING: SUM: checkforce 0
05/05/18 06:50:58 2800: WARNING: SUM: checkunique 0
05/05/18 06:50:58 2800: WARNING: SUM: checkwarn 0
05/05/18 06:50:58 2800: WARNING: SUM: cmacros 0
05/05/18 06:50:58 2800: WARNING: SUM: conn 7
05/05/18 06:50:58 2800: WARNING: SUM: errors 1
05/05/18 06:50:58 2800: WARNING: SUM: genport 16
05/05/18 06:50:58 2800: WARNING: SUM: hdlfiles 72
05/05/18 06:50:58 2800: WARNING: SUM: inst 36
05/05/18 06:50:58 2800: WARNING: SUM: multdriver 2
05/05/18 06:50:58 2800: WARNING: SUM: nodriver 7
05/05/18 06:50:58 2800: WARNING: SUM: noload 0
05/05/18 06:50:58 2800: WARNING: SUM: openports 0
05/05/18 06:50:58 2800: WARNING: SUM: warnings 4
05/05/18 06:50:58 2800: WARNING: SUM: === Number of parsed input tables: ===
05/05/18 06:50:58 2800: WARNING: SUM: conf 0
05/05/18 06:50:58 2800: WARNING: SUM: hier 1
05/05/18 06:50:58 2800: WARNING: SUM: conn 1
05/05/18 06:50:58 2800: WARNING: SUM: io 0
05/05/18 06:50:58 2800: WARNING: SUM: i2c 0
05/05/18 06:50:58 2800: WARNING: SUM: Number of changes in intermediate: 0
05/05/18 06:50:58 2800: WARNING: SUM: Number of changed files: 0
05/05/18 08:25:46 3876: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/18 08:25:46 3876: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/05/18 08:25:46 3876: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/05/18 08:25:46 3876: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/05/18 08:25:46 3876: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/05/18 08:25:46 3876: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/05/18 08:25:46 3876: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/05/18 08:25:46 3876: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/05/18 08:25:46 3876: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/05/18 08:25:46 3876: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/05/18 08:25:46 3876: Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/05/18 08:25:46 3876: Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/05/18 08:25:46 3876: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/05/18 08:25:46 3876: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/05/18 08:25:46 3876: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/05/18 08:25:46 3876: Adding port to hierachy module inst_e for signal unsplice_a1!
05/05/18 08:25:46 3876: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/05/18 08:25:46 3876: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/05/18 08:25:46 3876: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/05/18 08:25:46 3876: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/05/18 08:25:46 3876: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/05/18 08:25:46 3876: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/05/18 08:25:46 3876: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/05/18 08:25:46 3876: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/05/18 08:25:46 3876: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/05/18 08:25:46 3876: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/05/18 08:25:46 3876: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/05/18 08:25:46 3876: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/05/18 08:25:46 3876: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/05/18 08:25:46 3876: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/05/18 08:25:46 3876: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/05/18 08:25:46 3876: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/05/18 08:25:46 3876: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/05/18 08:25:48 3876: WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/05/18 08:25:48 3876: WARNING: Rotating 3 old sheets of CONF!
05/05/18 08:25:52 3876: Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/05/18 08:25:53 3876: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/05/18 08:25:54 3876: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/05/18 08:25:54 3876: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/05/18 08:25:56 3876: Info: unchanged file ent_aa-e.vhd
05/05/18 08:25:56 3876: Info: unchanged file ent_ab-e.vhd
05/05/18 08:25:56 3876: Info: unchanged file ent_ac-e.vhd
05/05/18 08:25:56 3876: Info: unchanged file ent_ad-e.vhd
05/05/18 08:25:57 3876: Info: unchanged file ent_ae-e.vhd
05/05/18 08:25:57 3876: Info: unchanged file ent_ba-e.vhd
05/05/18 08:25:57 3876: Info: unchanged file ent_bb-e.vhd
05/05/18 08:25:57 3876: Info: unchanged file inst_a_e-e.vhd
05/05/18 08:25:58 3876: Info: unchanged file inst_b_e-e.vhd
05/05/18 08:25:58 3876: Info: unchanged file inst_c_e-e.vhd
05/05/18 08:25:58 3876: Info: unchanged file inst_d_e-e.vhd
05/05/18 08:25:58 3876: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/05/18 08:25:58 3876: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/05/18 08:25:58 3876: Info: unchanged file inst_e_e-e.vhd
05/05/18 08:25:58 3876: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/18 08:25:59 3876: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/05/18 08:25:59 3876: Info: unchanged file inst_ea_e-e.vhd
05/05/18 08:25:59 3876: Info: unchanged file inst_eaa_e-e.vhd
05/05/18 08:25:59 3876: Info: unchanged file inst_eb_e-e.vhd
05/05/18 08:25:59 3876: Info: unchanged file inst_eba_e-e.vhd
05/05/18 08:26:00 3876: Info: unchanged file inst_ebb_e-e.vhd
05/05/18 08:26:00 3876: Info: unchanged file inst_ec_e-e.vhd
05/05/18 08:26:00 3876: Info: unchanged file inst_ed_e-e.vhd
05/05/18 08:26:00 3876: Info: unchanged file inst_t_e-e.vhd
05/05/18 08:26:01 3876: Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/05/18 08:26:01 3876: Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/05/18 08:26:01 3876: Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/05/18 08:26:01 3876: Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/05/18 08:26:01 3876: Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/05/18 08:26:01 3876: Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/05/18 08:26:01 3876: Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/05/18 08:26:01 3876: Info: unchanged file inst_a_e-rtl-a.vhd
05/05/18 08:26:01 3876: Info: unchanged file ent_aa-rtl-a.vhd
05/05/18 08:26:01 3876: Info: unchanged file ent_ab-rtl-a.vhd
05/05/18 08:26:01 3876: Info: unchanged file ent_ac-rtl-a.vhd
05/05/18 08:26:02 3876: Info: unchanged file ent_ad-rtl-a.vhd
05/05/18 08:26:02 3876: Info: unchanged file ent_ae-rtl-a.vhd
05/05/18 08:26:02 3876: Info: unchanged file inst_b_e-rtl-a.vhd
05/05/18 08:26:02 3876: Info: unchanged file ent_ba-rtl-a.vhd
05/05/18 08:26:02 3876: Info: unchanged file ent_bb-rtl-a.vhd
05/05/18 08:26:03 3876: Info: unchanged file inst_c_e-rtl-a.vhd
05/05/18 08:26:03 3876: Info: unchanged file inst_d_e-rtl-a.vhd
05/05/18 08:26:03 3876: Info: unchanged file inst_e_e-rtl-a.vhd
05/05/18 08:26:03 3876: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/05/18 08:26:03 3876: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/05/18 08:26:03 3876: Info: unchanged file inst_ea_e-rtl-a.vhd
05/05/18 08:26:04 3876: Info: unchanged file inst_eaa_e-rtl-a.vhd
05/05/18 08:26:04 3876: Info: unchanged file inst_eab_e.v
05/05/18 08:26:04 3876: Info: unchanged file inst_eac_e.v
05/05/18 08:26:04 3876: Info: unchanged file inst_ead_e.v
05/05/18 08:26:04 3876: Info: unchanged file inst_eb_e-rtl-a.vhd
05/05/18 08:26:05 3876: Info: unchanged file inst_eba_e-rtl-a.vhd
05/05/18 08:26:05 3876: Info: unchanged file inst_ebb_e-rtl-a.vhd
05/05/18 08:26:05 3876: Info: unchanged file inst_ebc_e.v
05/05/18 08:26:05 3876: Info: unchanged file inst_ec_e-rtl-a.vhd
05/05/18 08:26:05 3876: Info: unchanged file inst_eca_e.v
05/05/18 08:26:06 3876: Info: unchanged file inst_ecb_e.v
05/05/18 08:26:06 3876: Info: unchanged file inst_ecc_e.v
05/05/18 08:26:06 3876: Info: unchanged file inst_ed_e-rtl-a.vhd
05/05/18 08:26:06 3876: Info: unchanged file inst_eda_e.v
05/05/18 08:26:06 3876: Info: unchanged file inst_edb_e.v
05/05/18 08:26:07 3876: Info: unchanged file inst_ee_e.v
05/05/18 08:26:07 3876: Info: unchanged file inst_ef_e.v
05/05/18 08:26:07 3876: Info: unchanged file inst_eg_e.v
05/05/18 08:26:07 3876: Info: unchanged file inst_t_e-rtl-a.vhd
05/05/18 08:26:08 3876: Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/05/18 08:26:08 3876: Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/05/18 08:26:08 3876: Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/05/18 08:26:08 3876: Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/05/18 08:26:08 3876: Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/05/18 08:26:08 3876: Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/05/18 08:26:09 3876: Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/05/18 08:26:09 3876: Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/05/18 08:26:09 3876: Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/05/18 08:26:09 3876: Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/05/18 08:26:09 3876: Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/05/18 08:26:10 3876: Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/05/18 08:26:10 3876: Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/05/18 08:26:10 3876: Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/05/18 08:26:10 3876: Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/05/18 08:26:10 3876: Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/05/18 08:26:11 3876: Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/05/18 08:26:11 3876: Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/05/18 08:26:11 3876: Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/05/18 08:26:11 3876: Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/05/18 08:26:11 3876: WARNING: ============= SUMMARY =================
05/05/18 08:26:11 3876: WARNING: SUM: Summary of checks and created items:
05/05/18 08:26:11 3876: WARNING: SUM: checkforce 0
05/05/18 08:26:11 3876: WARNING: SUM: checkunique 0
05/05/18 08:26:11 3876: WARNING: SUM: checkwarn 0
05/05/18 08:26:11 3876: WARNING: SUM: cmacros 0
05/05/18 08:26:12 3876: WARNING: SUM: conn 7
05/05/18 08:26:12 3876: WARNING: SUM: errors 1
05/05/18 08:26:12 3876: WARNING: SUM: genport 16
05/05/18 08:26:12 3876: WARNING: SUM: hdlfiles 72
05/05/18 08:26:12 3876: WARNING: SUM: inst 36
05/05/18 08:26:12 3876: WARNING: SUM: multdriver 2
05/05/18 08:26:12 3876: WARNING: SUM: nodriver 7
05/05/18 08:26:12 3876: WARNING: SUM: noload 0
05/05/18 08:26:12 3876: WARNING: SUM: openports 0
05/05/18 08:26:12 3876: WARNING: SUM: warnings 4
05/05/18 08:26:12 3876: WARNING: SUM: === Number of parsed input tables: ===
05/05/18 08:26:12 3876: WARNING: SUM: conf 0
05/05/18 08:26:12 3876: WARNING: SUM: hier 1
05/05/18 08:26:12 3876: WARNING: SUM: conn 1
05/05/18 08:26:12 3876: WARNING: SUM: io 0
05/05/18 08:26:12 3876: WARNING: SUM: i2c 0
05/05/18 08:26:12 3876: WARNING: SUM: Number of changes in intermediate: 0
05/05/18 08:26:12 3876: WARNING: SUM: Number of changed files: 0
05/06/06 12:42:32 3648: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/06/06 12:42:32 3648: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/06/06 12:42:32 3648: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/06/06 12:42:32 3648: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/06/06 12:42:32 3648: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/06/06 12:42:32 3648: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/06/06 12:42:32 3648: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/06/06 12:42:32 3648: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/06/06 12:42:32 3648: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/06/06 12:42:32 3648: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/06/06 12:42:32 3648: Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/06/06 12:42:32 3648: Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/06/06 12:42:32 3648: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/06/06 12:42:32 3648: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/06/06 12:42:32 3648: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/06/06 12:42:32 3648: Adding port to hierachy module inst_e for signal unsplice_a1!
05/06/06 12:42:32 3648: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/06/06 12:42:32 3648: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/06/06 12:42:32 3648: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/06/06 12:42:32 3648: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/06/06 12:42:32 3648: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/06/06 12:42:32 3648: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/06/06 12:42:32 3648: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/06/06 12:42:32 3648: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/06/06 12:42:32 3648: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/06/06 12:42:32 3648: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/06/06 12:42:32 3648: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/06/06 12:42:33 3648: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/06/06 12:42:33 3648: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/06/06 12:42:33 3648: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/06/06 12:42:33 3648: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/06/06 12:42:33 3648: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/06/06 12:42:33 3648: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/06/06 12:42:34 3648: WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/06/06 12:42:35 3648: WARNING: Rotating 3 old sheets of CONF!
05/06/06 12:42:39 3648: Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/06/06 12:42:40 3648: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/06/06 12:42:42 3648: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/06/06 12:42:42 3648: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/06/06 12:42:44 3648: Info: unchanged file ent_aa-e.vhd
05/06/06 12:42:44 3648: Info: unchanged file ent_ab-e.vhd
05/06/06 12:42:44 3648: Info: unchanged file ent_ac-e.vhd
05/06/06 12:42:44 3648: Info: unchanged file ent_ad-e.vhd
05/06/06 12:42:45 3648: Info: unchanged file ent_ae-e.vhd
05/06/06 12:42:45 3648: Info: unchanged file ent_ba-e.vhd
05/06/06 12:42:45 3648: Info: unchanged file ent_bb-e.vhd
05/06/06 12:42:45 3648: Info: unchanged file inst_a_e-e.vhd
05/06/06 12:42:46 3648: Info: unchanged file inst_b_e-e.vhd
05/06/06 12:42:46 3648: Info: unchanged file inst_c_e-e.vhd
05/06/06 12:42:46 3648: Info: unchanged file inst_d_e-e.vhd
05/06/06 12:42:46 3648: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/06/06 12:42:46 3648: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/06/06 12:42:46 3648: Info: unchanged file inst_e_e-e.vhd
05/06/06 12:42:47 3648: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/06/06 12:42:47 3648: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/06/06 12:42:47 3648: Info: unchanged file inst_ea_e-e.vhd
05/06/06 12:42:47 3648: Info: unchanged file inst_eaa_e-e.vhd
05/06/06 12:42:47 3648: Info: unchanged file inst_eb_e-e.vhd
05/06/06 12:42:47 3648: Info: unchanged file inst_eba_e-e.vhd
05/06/06 12:42:47 3648: Info: unchanged file inst_ebb_e-e.vhd
05/06/06 12:42:48 3648: Info: unchanged file inst_ec_e-e.vhd
05/06/06 12:42:48 3648: Info: unchanged file inst_ed_e-e.vhd
05/06/06 12:42:48 3648: Info: unchanged file inst_t_e-e.vhd
05/06/06 12:42:48 3648: Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/06/06 12:42:48 3648: Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/06/06 12:42:48 3648: Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/06/06 12:42:48 3648: Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/06/06 12:42:48 3648: Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/06/06 12:42:48 3648: Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/06/06 12:42:48 3648: Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/06/06 12:42:49 3648: Info: unchanged file inst_a_e-rtl-a.vhd
05/06/06 12:42:49 3648: Info: unchanged file ent_aa-rtl-a.vhd
05/06/06 12:42:49 3648: Info: unchanged file ent_ab-rtl-a.vhd
05/06/06 12:42:49 3648: Info: unchanged file ent_ac-rtl-a.vhd
05/06/06 12:42:49 3648: Info: unchanged file ent_ad-rtl-a.vhd
05/06/06 12:42:50 3648: Info: unchanged file ent_ae-rtl-a.vhd
05/06/06 12:42:50 3648: Info: unchanged file inst_b_e-rtl-a.vhd
05/06/06 12:42:50 3648: Info: unchanged file ent_ba-rtl-a.vhd
05/06/06 12:42:50 3648: Info: unchanged file ent_bb-rtl-a.vhd
05/06/06 12:42:50 3648: Info: unchanged file inst_c_e-rtl-a.vhd
05/06/06 12:42:51 3648: Info: unchanged file inst_d_e-rtl-a.vhd
05/06/06 12:42:51 3648: Info: unchanged file inst_e_e-rtl-a.vhd
05/06/06 12:42:51 3648: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/06/06 12:42:51 3648: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/06/06 12:42:51 3648: Info: unchanged file inst_ea_e-rtl-a.vhd
05/06/06 12:42:52 3648: Info: unchanged file inst_eaa_e-rtl-a.vhd
05/06/06 12:42:52 3648: Info: unchanged file inst_eab_e.v
05/06/06 12:42:52 3648: Info: unchanged file inst_eac_e.v
05/06/06 12:42:52 3648: Info: unchanged file inst_ead_e.v
05/06/06 12:42:53 3648: Info: unchanged file inst_eb_e-rtl-a.vhd
05/06/06 12:42:53 3648: Info: unchanged file inst_eba_e-rtl-a.vhd
05/06/06 12:42:53 3648: Info: unchanged file inst_ebb_e-rtl-a.vhd
05/06/06 12:42:53 3648: Info: unchanged file inst_ebc_e.v
05/06/06 12:42:54 3648: Info: unchanged file inst_ec_e-rtl-a.vhd
05/06/06 12:42:54 3648: Info: unchanged file inst_eca_e.v
05/06/06 12:42:54 3648: Info: unchanged file inst_ecb_e.v
05/06/06 12:42:54 3648: Info: unchanged file inst_ecc_e.v
05/06/06 12:42:54 3648: Info: unchanged file inst_ed_e-rtl-a.vhd
05/06/06 12:42:55 3648: Info: unchanged file inst_eda_e.v
05/06/06 12:42:55 3648: Info: unchanged file inst_edb_e.v
05/06/06 12:42:55 3648: Info: unchanged file inst_ee_e.v
05/06/06 12:42:55 3648: Info: unchanged file inst_ef_e.v
05/06/06 12:42:55 3648: Info: unchanged file inst_eg_e.v
05/06/06 12:42:56 3648: Info: unchanged file inst_t_e-rtl-a.vhd
05/06/06 12:42:56 3648: Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/06/06 12:42:56 3648: Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/06/06 12:42:56 3648: Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/06/06 12:42:57 3648: Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/06/06 12:42:57 3648: Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/06/06 12:42:57 3648: Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/06/06 12:42:57 3648: Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/06/06 12:42:57 3648: Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/06/06 12:42:58 3648: Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/06/06 12:42:58 3648: Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/06/06 12:42:58 3648: Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/06/06 12:42:58 3648: Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/06/06 12:42:58 3648: Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/06/06 12:42:59 3648: Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/06/06 12:42:59 3648: Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/06/06 12:42:59 3648: Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/06/06 12:42:59 3648: Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/06/06 12:42:59 3648: Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/06/06 12:43:00 3648: Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/06/06 12:43:00 3648: Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/06/06 12:43:00 3648: WARNING: ============= SUMMARY =================
05/06/06 12:43:00 3648: WARNING: SUM: Summary of checks and created items:
05/06/06 12:43:00 3648: WARNING: SUM: checkforce 0
05/06/06 12:43:00 3648: WARNING: SUM: checkunique 0
05/06/06 12:43:00 3648: WARNING: SUM: checkwarn 0
05/06/06 12:43:00 3648: WARNING: SUM: cmacros 0
05/06/06 12:43:00 3648: WARNING: SUM: conn 7
05/06/06 12:43:00 3648: WARNING: SUM: errors 1
05/06/06 12:43:00 3648: WARNING: SUM: genport 16
05/06/06 12:43:00 3648: WARNING: SUM: hdlfiles 72
05/06/06 12:43:00 3648: WARNING: SUM: inst 36
05/06/06 12:43:00 3648: WARNING: SUM: multdriver 2
05/06/06 12:43:01 3648: WARNING: SUM: nodriver 7
05/06/06 12:43:01 3648: WARNING: SUM: noload 0
05/06/06 12:43:01 3648: WARNING: SUM: openports 0
05/06/06 12:43:01 3648: WARNING: SUM: warnings 4
05/06/06 12:43:01 3648: WARNING: SUM: === Number of parsed input tables: ===
05/06/06 12:43:01 3648: WARNING: SUM: conf 0
05/06/06 12:43:01 3648: WARNING: SUM: hier 1
05/06/06 12:43:01 3648: WARNING: SUM: conn 1
05/06/06 12:43:01 3648: WARNING: SUM: io 0
05/06/06 12:43:01 3648: WARNING: SUM: i2c 0
05/06/06 12:43:01 3648: WARNING: SUM: Number of changes in intermediate: 0
05/06/06 12:43:01 3648: WARNING: SUM: Number of changed files: 0
05/06/15 07:32:40 3676: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/06/15 07:32:40 3676: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/06/15 07:32:40 3676: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/06/15 07:32:40 3676: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/06/15 07:32:40 3676: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/06/15 07:32:40 3676: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/06/15 07:32:40 3676: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/06/15 07:32:40 3676: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/06/15 07:32:40 3676: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/06/15 07:32:40 3676: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/06/15 07:32:40 3676: Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/06/15 07:32:40 3676: Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/06/15 07:32:40 3676: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/06/15 07:32:40 3676: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/06/15 07:32:40 3676: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/06/15 07:32:40 3676: Adding port to hierachy module inst_e for signal unsplice_a1!
05/06/15 07:32:40 3676: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/06/15 07:32:40 3676: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/06/15 07:32:40 3676: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/06/15 07:32:40 3676: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/06/15 07:32:40 3676: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/06/15 07:32:40 3676: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/06/15 07:32:40 3676: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/06/15 07:32:40 3676: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/06/15 07:32:40 3676: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/06/15 07:32:40 3676: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/06/15 07:32:40 3676: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/06/15 07:32:40 3676: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/06/15 07:32:40 3676: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/06/15 07:32:40 3676: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/06/15 07:32:40 3676: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/06/15 07:32:40 3676: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/06/15 07:32:40 3676: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/06/15 07:32:41 3676: WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/06/15 07:32:42 3676: WARNING: Rotating 3 old sheets of CONF!
05/06/15 07:32:46 3676: Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/06/15 07:32:46 3676: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/06/15 07:32:48 3676: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/06/15 07:32:48 3676: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/06/15 07:32:50 3676: Info: unchanged file ent_aa-e.vhd
05/06/15 07:32:50 3676: Info: unchanged file ent_ab-e.vhd
05/06/15 07:32:50 3676: Info: unchanged file ent_ac-e.vhd
05/06/15 07:32:50 3676: Info: unchanged file ent_ad-e.vhd
05/06/15 07:32:50 3676: Info: unchanged file ent_ae-e.vhd
05/06/15 07:32:51 3676: Info: unchanged file ent_ba-e.vhd
05/06/15 07:32:51 3676: Info: unchanged file ent_bb-e.vhd
05/06/15 07:32:51 3676: Info: unchanged file inst_a_e-e.vhd
05/06/15 07:32:51 3676: Info: unchanged file inst_b_e-e.vhd
05/06/15 07:32:51 3676: Info: unchanged file inst_c_e-e.vhd
05/06/15 07:32:52 3676: Info: unchanged file inst_d_e-e.vhd
05/06/15 07:32:52 3676: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/06/15 07:32:52 3676: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/06/15 07:32:52 3676: Info: unchanged file inst_e_e-e.vhd
05/06/15 07:32:52 3676: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/06/15 07:32:52 3676: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/06/15 07:32:52 3676: Info: unchanged file inst_ea_e-e.vhd
05/06/15 07:32:52 3676: Info: unchanged file inst_eaa_e-e.vhd
05/06/15 07:32:53 3676: Info: unchanged file inst_eb_e-e.vhd
05/06/15 07:32:53 3676: Info: unchanged file inst_eba_e-e.vhd
05/06/15 07:32:53 3676: Info: unchanged file inst_ebb_e-e.vhd
05/06/15 07:32:53 3676: Info: unchanged file inst_ec_e-e.vhd
05/06/15 07:32:53 3676: Info: unchanged file inst_ed_e-e.vhd
05/06/15 07:32:54 3676: Info: unchanged file inst_t_e-e.vhd
05/06/15 07:32:54 3676: Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/06/15 07:32:54 3676: Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/06/15 07:32:54 3676: Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/06/15 07:32:54 3676: Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/06/15 07:32:54 3676: Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/06/15 07:32:54 3676: Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/06/15 07:32:54 3676: Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/06/15 07:32:54 3676: Info: unchanged file inst_a_e-rtl-a.vhd
05/06/15 07:32:54 3676: Info: unchanged file ent_aa-rtl-a.vhd
05/06/15 07:32:54 3676: Info: unchanged file ent_ab-rtl-a.vhd
05/06/15 07:32:54 3676: Info: unchanged file ent_ac-rtl-a.vhd
05/06/15 07:32:54 3676: Info: unchanged file ent_ad-rtl-a.vhd
05/06/15 07:32:54 3676: Info: unchanged file ent_ae-rtl-a.vhd
05/06/15 07:32:55 3676: Info: unchanged file inst_b_e-rtl-a.vhd
05/06/15 07:32:55 3676: Info: unchanged file ent_ba-rtl-a.vhd
05/06/15 07:32:55 3676: Info: unchanged file ent_bb-rtl-a.vhd
05/06/15 07:32:55 3676: Info: unchanged file inst_c_e-rtl-a.vhd
05/06/15 07:32:55 3676: Info: unchanged file inst_d_e-rtl-a.vhd
05/06/15 07:32:56 3676: Info: unchanged file inst_e_e-rtl-a.vhd
05/06/15 07:32:56 3676: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/06/15 07:32:56 3676: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/06/15 07:32:56 3676: Info: unchanged file inst_ea_e-rtl-a.vhd
05/06/15 07:32:56 3676: Info: unchanged file inst_eaa_e-rtl-a.vhd
05/06/15 07:32:56 3676: Info: unchanged file inst_eab_e.v
05/06/15 07:32:56 3676: Info: unchanged file inst_eac_e.v
05/06/15 07:32:57 3676: Info: unchanged file inst_ead_e.v
05/06/15 07:32:57 3676: Info: unchanged file inst_eb_e-rtl-a.vhd
05/06/15 07:32:57 3676: Info: unchanged file inst_eba_e-rtl-a.vhd
05/06/15 07:32:57 3676: Info: unchanged file inst_ebb_e-rtl-a.vhd
05/06/15 07:32:58 3676: Info: unchanged file inst_ebc_e.v
05/06/15 07:32:58 3676: Info: unchanged file inst_ec_e-rtl-a.vhd
05/06/15 07:32:58 3676: Info: unchanged file inst_eca_e.v
05/06/15 07:32:58 3676: Info: unchanged file inst_ecb_e.v
05/06/15 07:32:58 3676: Info: unchanged file inst_ecc_e.v
05/06/15 07:32:59 3676: Info: unchanged file inst_ed_e-rtl-a.vhd
05/06/15 07:32:59 3676: Info: unchanged file inst_eda_e.v
05/06/15 07:32:59 3676: Info: unchanged file inst_edb_e.v
05/06/15 07:32:59 3676: Info: unchanged file inst_ee_e.v
05/06/15 07:32:59 3676: Info: unchanged file inst_ef_e.v
05/06/15 07:33:00 3676: Info: unchanged file inst_eg_e.v
05/06/15 07:33:00 3676: Info: unchanged file inst_t_e-rtl-a.vhd
05/06/15 07:33:00 3676: Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/06/15 07:33:00 3676: Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/06/15 07:33:00 3676: Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/06/15 07:33:00 3676: Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/06/15 07:33:01 3676: Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/06/15 07:33:01 3676: Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/06/15 07:33:01 3676: Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/06/15 07:33:01 3676: Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/06/15 07:33:01 3676: Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/06/15 07:33:02 3676: Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/06/15 07:33:02 3676: Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/06/15 07:33:02 3676: Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/06/15 07:33:02 3676: Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/06/15 07:33:02 3676: Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/06/15 07:33:03 3676: Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/06/15 07:33:03 3676: Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/06/15 07:33:03 3676: Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/06/15 07:33:03 3676: Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/06/15 07:33:03 3676: Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/06/15 07:33:03 3676: Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/06/15 07:33:03 3676: WARNING: ============= SUMMARY =================
05/06/15 07:33:03 3676: WARNING: SUM: Summary of checks and created items:
05/06/15 07:33:03 3676: WARNING: SUM: checkforce 0
05/06/15 07:33:03 3676: WARNING: SUM: checkunique 0
05/06/15 07:33:04 3676: WARNING: SUM: checkwarn 0
05/06/15 07:33:04 3676: WARNING: SUM: cmacros 0
05/06/15 07:33:04 3676: WARNING: SUM: conn 7
05/06/15 07:33:04 3676: WARNING: SUM: errors 1
05/06/15 07:33:04 3676: WARNING: SUM: genport 16
05/06/15 07:33:04 3676: WARNING: SUM: hdlfiles 72
05/06/15 07:33:04 3676: WARNING: SUM: inst 36
05/06/15 07:33:04 3676: WARNING: SUM: multdriver 2
05/06/15 07:33:04 3676: WARNING: SUM: nodriver 7
05/06/15 07:33:04 3676: WARNING: SUM: noload 0
05/06/15 07:33:04 3676: WARNING: SUM: openports 0
05/06/15 07:33:04 3676: WARNING: SUM: warnings 4
05/06/15 07:33:04 3676: WARNING: SUM: === Number of parsed input tables: ===
05/06/15 07:33:04 3676: WARNING: SUM: conf 0
05/06/15 07:33:04 3676: WARNING: SUM: hier 1
05/06/15 07:33:04 3676: WARNING: SUM: conn 1
05/06/15 07:33:04 3676: WARNING: SUM: io 0
05/06/15 07:33:04 3676: WARNING: SUM: i2c 0
05/06/15 07:33:04 3676: WARNING: SUM: Number of changes in intermediate: 0
05/06/15 07:33:05 3676: WARNING: SUM: Number of changed files: 0
05/06/23 15:30:00 3960: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/06/23 15:30:00 3960: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/06/23 15:30:00 3960: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/06/23 15:30:00 3960: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/06/23 15:30:00 3960: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/06/23 15:30:00 3960: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/06/23 15:30:00 3960: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/06/23 15:30:00 3960: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/06/23 15:30:00 3960: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/06/23 15:30:00 3960: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/06/23 15:30:00 3960: Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/06/23 15:30:00 3960: Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/06/23 15:30:00 3960: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/06/23 15:30:00 3960: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/06/23 15:30:00 3960: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/06/23 15:30:00 3960: Adding port to hierachy module inst_e for signal unsplice_a1!
05/06/23 15:30:00 3960: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/06/23 15:30:00 3960: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/06/23 15:30:00 3960: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/06/23 15:30:00 3960: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/06/23 15:30:00 3960: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/06/23 15:30:00 3960: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/06/23 15:30:00 3960: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/06/23 15:30:00 3960: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/06/23 15:30:00 3960: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/06/23 15:30:00 3960: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/06/23 15:30:00 3960: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/06/23 15:30:00 3960: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/06/23 15:30:00 3960: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/06/23 15:30:00 3960: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/06/23 15:30:00 3960: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/06/23 15:30:00 3960: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/06/23 15:30:00 3960: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/06/23 15:30:01 3960: WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/06/23 15:30:02 3960: WARNING: Rotating 3 old sheets of CONF!
05/06/23 15:30:06 3960: Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/06/23 15:30:06 3960: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/06/23 15:30:08 3960: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/06/23 15:30:08 3960: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/06/23 15:30:10 3960: Info: unchanged file ent_aa-e.vhd
05/06/23 15:30:10 3960: Info: unchanged file ent_ab-e.vhd
05/06/23 15:30:10 3960: Info: unchanged file ent_ac-e.vhd
05/06/23 15:30:10 3960: Info: unchanged file ent_ad-e.vhd
05/06/23 15:30:11 3960: Info: unchanged file ent_ae-e.vhd
05/06/23 15:30:11 3960: Info: unchanged file ent_ba-e.vhd
05/06/23 15:30:11 3960: Info: unchanged file ent_bb-e.vhd
05/06/23 15:30:11 3960: Info: unchanged file inst_a_e-e.vhd
05/06/23 15:30:12 3960: Info: unchanged file inst_b_e-e.vhd
05/06/23 15:30:12 3960: Info: unchanged file inst_c_e-e.vhd
05/06/23 15:30:12 3960: Info: unchanged file inst_d_e-e.vhd
05/06/23 15:30:12 3960: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/06/23 15:30:12 3960: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/06/23 15:30:12 3960: Info: unchanged file inst_e_e-e.vhd
05/06/23 15:30:12 3960: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/06/23 15:30:12 3960: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/06/23 15:30:12 3960: Info: unchanged file inst_ea_e-e.vhd
05/06/23 15:30:13 3960: Info: unchanged file inst_eaa_e-e.vhd
05/06/23 15:30:13 3960: Info: unchanged file inst_eb_e-e.vhd
05/06/23 15:30:13 3960: Info: unchanged file inst_eba_e-e.vhd
05/06/23 15:30:13 3960: Info: unchanged file inst_ebb_e-e.vhd
05/06/23 15:30:14 3960: Info: unchanged file inst_ec_e-e.vhd
05/06/23 15:30:14 3960: Info: unchanged file inst_ed_e-e.vhd
05/06/23 15:30:14 3960: Info: unchanged file inst_t_e-e.vhd
05/06/23 15:30:14 3960: Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/06/23 15:30:14 3960: Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/06/23 15:30:14 3960: Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/06/23 15:30:14 3960: Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/06/23 15:30:14 3960: Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/06/23 15:30:14 3960: Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/06/23 15:30:14 3960: Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/06/23 15:30:14 3960: Info: unchanged file inst_a_e-rtl-a.vhd
05/06/23 15:30:14 3960: Info: unchanged file ent_aa-rtl-a.vhd
05/06/23 15:30:15 3960: Info: unchanged file ent_ab-rtl-a.vhd
05/06/23 15:30:15 3960: Info: unchanged file ent_ac-rtl-a.vhd
05/06/23 15:30:15 3960: Info: unchanged file ent_ad-rtl-a.vhd
05/06/23 15:30:15 3960: Info: unchanged file ent_ae-rtl-a.vhd
05/06/23 15:30:16 3960: Info: unchanged file inst_b_e-rtl-a.vhd
05/06/23 15:30:16 3960: Info: unchanged file ent_ba-rtl-a.vhd
05/06/23 15:30:16 3960: Info: unchanged file ent_bb-rtl-a.vhd
05/06/23 15:30:16 3960: Info: unchanged file inst_c_e-rtl-a.vhd
05/06/23 15:30:16 3960: Info: unchanged file inst_d_e-rtl-a.vhd
05/06/23 15:30:17 3960: Info: unchanged file inst_e_e-rtl-a.vhd
05/06/23 15:30:17 3960: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/06/23 15:30:17 3960: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/06/23 15:30:17 3960: Info: unchanged file inst_ea_e-rtl-a.vhd
05/06/23 15:30:17 3960: Info: unchanged file inst_eaa_e-rtl-a.vhd
05/06/23 15:30:18 3960: Info: unchanged file inst_eab_e.v
05/06/23 15:30:18 3960: Info: unchanged file inst_eac_e.v
05/06/23 15:30:18 3960: Info: unchanged file inst_ead_e.v
05/06/23 15:30:18 3960: Info: unchanged file inst_eb_e-rtl-a.vhd
05/06/23 15:30:19 3960: Info: unchanged file inst_eba_e-rtl-a.vhd
05/06/23 15:30:19 3960: Info: unchanged file inst_ebb_e-rtl-a.vhd
05/06/23 15:30:19 3960: Info: unchanged file inst_ebc_e.v
05/06/23 15:30:20 3960: Info: unchanged file inst_ec_e-rtl-a.vhd
05/06/23 15:30:20 3960: Info: unchanged file inst_eca_e.v
05/06/23 15:30:20 3960: Info: unchanged file inst_ecb_e.v
05/06/23 15:30:20 3960: Info: unchanged file inst_ecc_e.v
05/06/23 15:30:20 3960: Info: unchanged file inst_ed_e-rtl-a.vhd
05/06/23 15:30:20 3960: Info: unchanged file inst_eda_e.v
05/06/23 15:30:21 3960: Info: unchanged file inst_edb_e.v
05/06/23 15:30:21 3960: Info: unchanged file inst_ee_e.v
05/06/23 15:30:21 3960: Info: unchanged file inst_ef_e.v
05/06/23 15:30:21 3960: Info: unchanged file inst_eg_e.v
05/06/23 15:30:22 3960: Info: unchanged file inst_t_e-rtl-a.vhd
05/06/23 15:30:22 3960: Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/06/23 15:30:22 3960: Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/06/23 15:30:22 3960: Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/06/23 15:30:22 3960: Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/06/23 15:30:23 3960: Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/06/23 15:30:23 3960: Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/06/23 15:30:23 3960: Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/06/23 15:30:23 3960: Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/06/23 15:30:23 3960: Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/06/23 15:30:23 3960: Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/06/23 15:30:24 3960: Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/06/23 15:30:24 3960: Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/06/23 15:30:24 3960: Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/06/23 15:30:24 3960: Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/06/23 15:30:24 3960: Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/06/23 15:30:25 3960: Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/06/23 15:30:25 3960: Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/06/23 15:30:25 3960: Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/06/23 15:30:25 3960: Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/06/23 15:30:25 3960: Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/06/23 15:30:26 3960: WARNING: ============= SUMMARY =================
05/06/23 15:30:26 3960: WARNING: SUM: Summary of checks and created items:
05/06/23 15:30:26 3960: WARNING: SUM: checkforce 0
05/06/23 15:30:26 3960: WARNING: SUM: checkunique 0
05/06/23 15:30:26 3960: WARNING: SUM: checkwarn 0
05/06/23 15:30:26 3960: WARNING: SUM: cmacros 0
05/06/23 15:30:26 3960: WARNING: SUM: conn 7
05/06/23 15:30:26 3960: WARNING: SUM: errors 1
05/06/23 15:30:26 3960: WARNING: SUM: genport 16
05/06/23 15:30:26 3960: WARNING: SUM: hdlfiles 72
05/06/23 15:30:26 3960: WARNING: SUM: inst 36
05/06/23 15:30:26 3960: WARNING: SUM: multdriver 2
05/06/23 15:30:26 3960: WARNING: SUM: nodriver 7
05/06/23 15:30:26 3960: WARNING: SUM: noload 0
05/06/23 15:30:26 3960: WARNING: SUM: openports 0
05/06/23 15:30:26 3960: WARNING: SUM: warnings 4
05/06/23 15:30:26 3960: WARNING: SUM: === Number of parsed input tables: ===
05/06/23 15:30:26 3960: WARNING: SUM: conf 0
05/06/23 15:30:27 3960: WARNING: SUM: hier 1
05/06/23 15:30:27 3960: WARNING: SUM: conn 1
05/06/23 15:30:27 3960: WARNING: SUM: io 0
05/06/23 15:30:27 3960: WARNING: SUM: i2c 0
05/06/23 15:30:27 3960: WARNING: SUM: Number of changes in intermediate: 0
05/06/23 15:30:27 3960: WARNING: SUM: Number of changed files: 0
05/07/11 15:07:42 2700: Reading worksheet CONNPORT of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/11 15:07:42 2700: Reading worksheet HIER of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/11 15:07:42 2700: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/11 15:07:42 2700: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/11 15:07:42 2700: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/11 15:07:42 2700: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/11 15:07:42 2700: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/11 15:07:42 2700: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/11 15:07:42 2700: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/11 15:07:42 2700: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/11 15:07:42 2700: Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/11 15:07:42 2700: Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/11 15:07:42 2700: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/11 15:07:42 2700: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/11 15:07:42 2700: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/11 15:07:42 2700: Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/11 15:07:42 2700: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/11 15:07:42 2700: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/11 15:07:42 2700: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/11 15:07:42 2700: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/11 15:07:42 2700: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/11 15:07:42 2700: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/11 15:07:42 2700: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/11 15:07:42 2700: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/11 15:07:42 2700: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/11 15:07:42 2700: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/11 15:07:42 2700: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/11 15:07:42 2700: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/11 15:07:42 2700: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/11 15:07:42 2700: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/11 15:07:42 2700: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/11 15:07:42 2700: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/11 15:07:42 2700: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/11 15:07:42 2700: WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/07/11 15:07:43 2700: WARNING: Rotating 3 old sheets of CONF!
05/07/11 15:07:45 2700: Reading worksheet CONN of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/11 15:07:45 2700: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/11 15:07:46 2700: Reading worksheet HIER of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/11 15:07:46 2700: WARNING: WARNING: SHEET_DIFF with different headers useless!
05/07/11 15:07:46 2700: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/07/11 15:07:46 2700: WARNING: INFO: Detected 34 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/07/11 15:07:46 2700: Info: unchanged file ent_aa-e.vhd
05/07/11 15:07:47 2700: Info: unchanged file ent_ab-e.vhd
05/07/11 15:07:47 2700: Info: unchanged file ent_ac-e.vhd
05/07/11 15:07:47 2700: Info: unchanged file ent_ad-e.vhd
05/07/11 15:07:47 2700: Info: unchanged file ent_ae-e.vhd
05/07/11 15:07:47 2700: Info: unchanged file ent_ba-e.vhd
05/07/11 15:07:48 2700: Info: unchanged file ent_bb-e.vhd
05/07/11 15:07:48 2700: Info: unchanged file inst_a_e-e.vhd
05/07/11 15:07:48 2700: Info: unchanged file inst_b_e-e.vhd
05/07/11 15:07:48 2700: Info: unchanged file inst_c_e-e.vhd
05/07/11 15:07:48 2700: Info: unchanged file inst_d_e-e.vhd
05/07/11 15:07:48 2700: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/07/11 15:07:48 2700: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/07/11 15:07:48 2700: Info: unchanged file inst_e_e-e.vhd
05/07/11 15:07:48 2700: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/11 15:07:48 2700: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/11 15:07:48 2700: Info: unchanged file inst_ea_e-e.vhd
05/07/11 15:07:48 2700: Info: unchanged file inst_eaa_e-e.vhd
05/07/11 15:07:49 2700: Info: unchanged file inst_eb_e-e.vhd
05/07/11 15:07:49 2700: Info: unchanged file inst_eba_e-e.vhd
05/07/11 15:07:49 2700: Info: unchanged file inst_ebb_e-e.vhd
05/07/11 15:07:49 2700: Info: unchanged file inst_ec_e-e.vhd
05/07/11 15:07:50 2700: Info: unchanged file inst_ed_e-e.vhd
05/07/11 15:07:50 2700: Info: unchanged file inst_t_e-e.vhd
05/07/11 15:07:50 2700: Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/07/11 15:07:50 2700: Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/07/11 15:07:50 2700: Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/07/11 15:07:50 2700: Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/07/11 15:07:50 2700: Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/07/11 15:07:50 2700: Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/07/11 15:07:50 2700: Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/07/11 15:07:50 2700: Info: unchanged file inst_a_e-rtl-a.vhd
05/07/11 15:07:50 2700: Info: unchanged file ent_aa-rtl-a.vhd
05/07/11 15:07:51 2700: Info: unchanged file ent_ab-rtl-a.vhd
05/07/11 15:07:51 2700: Info: unchanged file ent_ac-rtl-a.vhd
05/07/11 15:07:51 2700: Info: unchanged file ent_ad-rtl-a.vhd
05/07/11 15:07:51 2700: Info: unchanged file ent_ae-rtl-a.vhd
05/07/11 15:07:51 2700: Info: unchanged file inst_b_e-rtl-a.vhd
05/07/11 15:07:51 2700: Info: unchanged file ent_ba-rtl-a.vhd
05/07/11 15:07:51 2700: Info: unchanged file ent_bb-rtl-a.vhd
05/07/11 15:07:52 2700: Info: unchanged file inst_c_e-rtl-a.vhd
05/07/11 15:07:52 2700: Info: unchanged file inst_d_e-rtl-a.vhd
05/07/11 15:07:52 2700: Info: unchanged file inst_e_e-rtl-a.vhd
05/07/11 15:07:52 2700: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/11 15:07:52 2700: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/11 15:07:52 2700: Info: unchanged file inst_ea_e-rtl-a.vhd
05/07/11 15:07:52 2700: Info: unchanged file inst_eaa_e-rtl-a.vhd
05/07/11 15:07:52 2700: Info: unchanged file inst_eab_e.v
05/07/11 15:07:53 2700: Info: unchanged file inst_eac_e.v
05/07/11 15:07:53 2700: Info: unchanged file inst_ead_e.v
05/07/11 15:07:53 2700: Info: unchanged file inst_eb_e-rtl-a.vhd
05/07/11 15:07:53 2700: Info: unchanged file inst_eba_e-rtl-a.vhd
05/07/11 15:07:53 2700: Info: unchanged file inst_ebb_e-rtl-a.vhd
05/07/11 15:07:54 2700: Info: unchanged file inst_ebc_e.v
05/07/11 15:07:54 2700: Info: unchanged file inst_ec_e-rtl-a.vhd
05/07/11 15:07:54 2700: Info: unchanged file inst_eca_e.v
05/07/11 15:07:54 2700: Info: unchanged file inst_ecb_e.v
05/07/11 15:07:54 2700: Info: unchanged file inst_ecc_e.v
05/07/11 15:07:55 2700: Info: unchanged file inst_ed_e-rtl-a.vhd
05/07/11 15:07:55 2700: Info: unchanged file inst_eda_e.v
05/07/11 15:07:55 2700: Info: unchanged file inst_edb_e.v
05/07/11 15:07:55 2700: Info: unchanged file inst_ee_e.v
05/07/11 15:07:55 2700: Info: unchanged file inst_ef_e.v
05/07/11 15:07:55 2700: Info: unchanged file inst_eg_e.v
05/07/11 15:07:55 2700: Info: unchanged file inst_t_e-rtl-a.vhd
05/07/11 15:07:56 2700: Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/07/11 15:07:56 2700: Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/07/11 15:07:56 2700: Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/07/11 15:07:56 2700: Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/07/11 15:07:56 2700: Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/07/11 15:07:56 2700: Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/07/11 15:07:56 2700: Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/07/11 15:07:56 2700: Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/07/11 15:07:57 2700: Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/07/11 15:07:57 2700: Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/07/11 15:07:57 2700: Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/07/11 15:07:57 2700: Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/07/11 15:07:57 2700: Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/07/11 15:07:57 2700: Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/07/11 15:07:57 2700: Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/07/11 15:07:58 2700: Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/07/11 15:07:58 2700: Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/07/11 15:07:58 2700: Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/07/11 15:07:58 2700: Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/07/11 15:07:58 2700: Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/07/11 15:07:58 2700: WARNING: ============= SUMMARY =================
05/07/11 15:07:58 2700: WARNING: SUM: Summary of checks and created items:
05/07/11 15:07:58 2700: WARNING: SUM: checkforce 0
05/07/11 15:07:58 2700: WARNING: SUM: checkunique 0
05/07/11 15:07:58 2700: WARNING: SUM: checkwarn 0
05/07/11 15:07:58 2700: WARNING: SUM: cmacros 0
05/07/11 15:07:58 2700: WARNING: SUM: conn 7
05/07/11 15:07:58 2700: WARNING: SUM: errors 1
05/07/11 15:07:58 2700: WARNING: SUM: genport 16
05/07/11 15:07:58 2700: WARNING: SUM: hdlfiles 72
05/07/11 15:07:58 2700: WARNING: SUM: inst 36
05/07/11 15:07:58 2700: WARNING: SUM: multdriver 2
05/07/11 15:07:58 2700: WARNING: SUM: nodriver 7
05/07/11 15:07:58 2700: WARNING: SUM: noload 0
05/07/11 15:07:58 2700: WARNING: SUM: openports 0
05/07/11 15:07:58 2700: WARNING: SUM: warnings 4
05/07/11 15:07:58 2700: WARNING: SUM: === Number of parsed input tables: ===
05/07/11 15:07:58 2700: WARNING: SUM: conf 0
05/07/11 15:07:58 2700: WARNING: SUM: hier 1
05/07/11 15:07:58 2700: WARNING: SUM: conn 1
05/07/11 15:07:58 2700: WARNING: SUM: io 0
05/07/11 15:07:58 2700: WARNING: SUM: i2c 0
05/07/11 15:07:58 2700: WARNING: SUM: Number of changes in intermediate: 34
05/07/11 15:07:58 2700: WARNING: SUM: Number of changed files: 0
05/07/11 15:28:32 212: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/11 15:28:32 212: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/11 15:28:32 212: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/11 15:28:32 212: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/11 15:28:32 212: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/11 15:28:32 212: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/11 15:28:32 212: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/11 15:28:32 212: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/11 15:28:32 212: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/11 15:28:32 212: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/11 15:28:32 212: Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/11 15:28:32 212: Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/11 15:28:32 212: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/11 15:28:32 212: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/11 15:28:32 212: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/11 15:28:32 212: Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/11 15:28:32 212: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/11 15:28:32 212: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/11 15:28:32 212: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/11 15:28:32 212: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/11 15:28:32 212: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/11 15:28:32 212: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/11 15:28:32 212: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/11 15:28:32 212: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/11 15:28:32 212: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/11 15:28:32 212: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/11 15:28:32 212: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/11 15:28:32 212: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/11 15:28:32 212: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/11 15:28:32 212: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/11 15:28:32 212: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/11 15:28:32 212: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/11 15:28:32 212: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/11 15:28:33 212: WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/07/11 15:28:33 212: WARNING: Rotating 3 old sheets of CONF!
05/07/11 15:28:35 212: Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/11 15:28:35 212: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/11 15:28:36 212: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/11 15:28:36 212: WARNING: WARNING: SHEET_DIFF with different headers useless!
05/07/11 15:28:36 212: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/07/11 15:28:36 212: WARNING: INFO: Detected 34 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/07/11 15:28:36 212: Info: unchanged file ent_aa-e.vhd
05/07/11 15:28:36 212: Info: unchanged file ent_ab-e.vhd
05/07/11 15:28:36 212: Info: unchanged file ent_ac-e.vhd
05/07/11 15:28:37 212: Info: unchanged file ent_ad-e.vhd
05/07/11 15:28:37 212: Info: unchanged file ent_ae-e.vhd
05/07/11 15:28:37 212: Info: unchanged file ent_ba-e.vhd
05/07/11 15:28:37 212: Info: unchanged file ent_bb-e.vhd
05/07/11 15:28:38 212: Info: unchanged file inst_a_e-e.vhd
05/07/11 15:28:38 212: Info: unchanged file inst_b_e-e.vhd
05/07/11 15:28:38 212: Info: unchanged file inst_c_e-e.vhd
05/07/11 15:28:38 212: Info: unchanged file inst_d_e-e.vhd
05/07/11 15:28:38 212: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/07/11 15:28:38 212: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/07/11 15:28:38 212: Info: unchanged file inst_e_e-e.vhd
05/07/11 15:28:39 212: WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/11 15:28:39 212: WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/11 15:28:39 212: Info: unchanged file inst_ea_e-e.vhd
05/07/11 15:28:39 212: Info: unchanged file inst_eaa_e-e.vhd
05/07/11 15:28:39 212: Info: unchanged file inst_eb_e-e.vhd
05/07/11 15:28:39 212: Info: unchanged file inst_eba_e-e.vhd
05/07/11 15:28:39 212: Info: unchanged file inst_ebb_e-e.vhd
05/07/11 15:28:39 212: Info: unchanged file inst_ec_e-e.vhd
05/07/11 15:28:39 212: Info: unchanged file inst_ed_e-e.vhd
05/07/11 15:28:40 212: Info: unchanged file inst_t_e-e.vhd
05/07/11 15:28:40 212: Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/07/11 15:28:40 212: Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/07/11 15:28:40 212: Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/07/11 15:28:40 212: Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/07/11 15:28:40 212: Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/07/11 15:28:40 212: Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/07/11 15:28:40 212: Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/07/11 15:28:40 212: Info: unchanged file inst_a_e-rtl-a.vhd
05/07/11 15:28:40 212: Info: unchanged file ent_aa-rtl-a.vhd
05/07/11 15:28:40 212: Info: unchanged file ent_ab-rtl-a.vhd
05/07/11 15:28:40 212: Info: unchanged file ent_ac-rtl-a.vhd
05/07/11 15:28:40 212: Info: unchanged file ent_ad-rtl-a.vhd
05/07/11 15:28:40 212: Info: unchanged file ent_ae-rtl-a.vhd
05/07/11 15:28:41 212: Info: unchanged file inst_b_e-rtl-a.vhd
05/07/11 15:28:41 212: Info: unchanged file ent_ba-rtl-a.vhd
05/07/11 15:28:41 212: Info: unchanged file ent_bb-rtl-a.vhd
05/07/11 15:28:41 212: Info: unchanged file inst_c_e-rtl-a.vhd
05/07/11 15:28:41 212: Info: unchanged file inst_d_e-rtl-a.vhd
05/07/11 15:28:42 212: Info: unchanged file inst_e_e-rtl-a.vhd
05/07/11 15:28:42 212: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/11 15:28:42 212: WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/11 15:28:42 212: Info: unchanged file inst_ea_e-rtl-a.vhd
05/07/11 15:28:42 212: Info: unchanged file inst_eaa_e-rtl-a.vhd
05/07/11 15:28:42 212: Info: unchanged file inst_eab_e.v
05/07/11 15:28:43 212: Info: unchanged file inst_eac_e.v
05/07/11 15:28:43 212: Info: unchanged file inst_ead_e.v
05/07/11 15:28:43 212: Info: unchanged file inst_eb_e-rtl-a.vhd
05/07/11 15:28:43 212: Info: unchanged file inst_eba_e-rtl-a.vhd
05/07/11 15:28:43 212: Info: unchanged file inst_ebb_e-rtl-a.vhd
05/07/11 15:28:43 212: Info: unchanged file inst_ebc_e.v
05/07/11 15:28:44 212: Info: unchanged file inst_ec_e-rtl-a.vhd
05/07/11 15:28:44 212: Info: unchanged file inst_eca_e.v
05/07/11 15:28:44 212: Info: unchanged file inst_ecb_e.v
05/07/11 15:28:44 212: Info: unchanged file inst_ecc_e.v
05/07/11 15:28:44 212: Info: unchanged file inst_ed_e-rtl-a.vhd
05/07/11 15:28:44 212: Info: unchanged file inst_eda_e.v
05/07/11 15:28:44 212: Info: unchanged file inst_edb_e.v
05/07/11 15:28:45 212: Info: unchanged file inst_ee_e.v
05/07/11 15:28:45 212: Info: unchanged file inst_ef_e.v
05/07/11 15:28:45 212: Info: unchanged file inst_eg_e.v
05/07/11 15:28:45 212: Info: unchanged file inst_t_e-rtl-a.vhd
05/07/11 15:28:45 212: Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/07/11 15:28:45 212: Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/07/11 15:28:45 212: Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/07/11 15:28:46 212: Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/07/11 15:28:46 212: Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/07/11 15:28:46 212: Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/07/11 15:28:46 212: Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/07/11 15:28:46 212: Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/07/11 15:28:46 212: Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/07/11 15:28:47 212: Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/07/11 15:28:47 212: Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/07/11 15:28:47 212: Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/07/11 15:28:47 212: Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/07/11 15:28:47 212: Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/07/11 15:28:47 212: Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/07/11 15:28:47 212: Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/07/11 15:28:47 212: Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/07/11 15:28:48 212: Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/07/11 15:28:48 212: Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/07/11 15:28:48 212: Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/07/11 15:28:48 212: WARNING: ============= SUMMARY =================
05/07/11 15:28:48 212: WARNING: SUM: Summary of checks and created items:
05/07/11 15:28:48 212: WARNING: SUM: checkforce 0
05/07/11 15:28:48 212: WARNING: SUM: checkunique 0
05/07/11 15:28:48 212: WARNING: SUM: checkwarn 0
05/07/11 15:28:48 212: WARNING: SUM: cmacros 0
05/07/11 15:28:48 212: WARNING: SUM: conn 7
05/07/11 15:28:48 212: WARNING: SUM: errors 1
05/07/11 15:28:48 212: WARNING: SUM: genport 16
05/07/11 15:28:48 212: WARNING: SUM: hdlfiles 72
05/07/11 15:28:48 212: WARNING: SUM: inst 36
05/07/11 15:28:48 212: WARNING: SUM: multdriver 2
05/07/11 15:28:48 212: WARNING: SUM: nodriver 7
05/07/11 15:28:48 212: WARNING: SUM: noload 0
05/07/11 15:28:48 212: WARNING: SUM: openports 0
05/07/11 15:28:48 212: WARNING: SUM: warnings 4
05/07/11 15:28:48 212: WARNING: SUM: === Number of parsed input tables: ===
05/07/11 15:28:48 212: WARNING: SUM: conf 0
05/07/11 15:28:48 212: WARNING: SUM: hier 1
05/07/11 15:28:48 212: WARNING: SUM: conn 1
05/07/11 15:28:48 212: WARNING: SUM: io 0
05/07/11 15:28:48 212: WARNING: SUM: i2c 0
05/07/11 15:28:48 212: WARNING: SUM: Number of changes in intermediate: 34
05/07/11 15:28:48 212: WARNING: SUM: Number of changed files: 0
05/07/12 09:41:21 3792: Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/12 09:41:21 3792: Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/12 09:41:21 3792: Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/12 09:41:21 3792: Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/12 09:41:21 3792: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/12 09:41:21 3792: add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/12 09:41:21 3792: Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/12 09:41:21 3792: Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/12 09:41:21 3792: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/12 09:41:21 3792: add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/12 09:41:21 3792: Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/12 09:41:21 3792: Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/12 09:41:21 3792: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/12 09:41:21 3792: add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/12 09:41:21 3792: Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/12 09:41:21 3792: Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/12 09:41:21 3792: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/12 09:41:21 3792: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/12 09:41:21 3792: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/12 09:41:21 3792: add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/12 09:41:21 3792: Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/12 09:41:21 3792: Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/12 09:41:21 3792: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/12 09:41:21 3792: add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/12 09:41:21 3792: Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/12 09:41:21 3792: Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/12 09:41:21 3792: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/12 09:41:21 3792: add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/12 09:41:21 3792: Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/12 09:41:21 3792: Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/12 09:41:21 3792: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/12 09:41:21 3792: add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/12 09:41:21 3792: WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/12 09:41:22 3792: WARNING: ERROR: workbook bitsplice-mixed.xls with different path (H:\work\eclipse\MIX\test\xls_input\bitsplice\verportsort) already opened!
05/07/12 09:41:22 3792: WARNING: Rotating 3 old sheets of CONF!
05/07/12 09:41:24 3792: Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/12 09:41:24 3792: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/13 10:15:22 
#######################################################################
##### mix_0.pl (Revision: 1.35 )
#####
##### MIX  
#####   MixUtils    1.65 $
#####   MixUtils::IO    1.21 $
#####   MixParser   1.52 $
#####   MixWriter   1.54 $
#####   MixChecker  1.8 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.13 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/07/13 10:15:22 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/13 10:15:22 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/13 10:15:22 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/13 10:15:22 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/13 10:15:22 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/13 10:15:22 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/13 10:15:22 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/13 10:15:22 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/13 10:15:22 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/13 10:15:22 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/13 10:15:22 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/13 10:15:22 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/13 10:15:22 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/13 10:15:22 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/13 10:15:22 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/13 10:15:22 Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/13 10:15:22 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/13 10:15:22 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/13 10:15:22 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/13 10:15:22 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/13 10:15:22 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/13 10:15:22 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/13 10:15:22 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/13 10:15:22 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/13 10:15:22 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/13 10:15:22 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/13 10:15:23 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/13 10:15:23 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/13 10:15:23 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/13 10:15:23 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/13 10:15:23 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/13 10:15:23 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/13 10:15:23 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/13 10:15:23 WARNING: ERROR: workbook bitsplice-mixed.xls with different path (H:\work\eclipse\MIX\test\xls_input\bitsplice\verportsort) already opened!
05/07/13 10:15:23 WARNING: Rotating 3 old sheets of CONF!
05/07/13 10:15:25 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/13 10:15:26 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/13 17:27:39 
#######################################################################
##### mix_0.pl (Revision: 1.35 )
#####
##### MIX  
#####   MixUtils    1.65 $
#####   MixUtils::IO    1.21 $
#####   MixParser   1.52 $
#####   MixWriter   1.54 $
#####   MixChecker  1.8 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.13 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/07/13 17:27:39 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/13 17:27:40 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/13 17:27:40 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/13 17:27:40 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/13 17:27:40 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/13 17:27:40 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/13 17:27:40 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/13 17:27:40 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/13 17:27:40 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/13 17:27:40 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/13 17:27:40 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/13 17:27:40 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/13 17:27:40 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/13 17:27:40 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/13 17:27:40 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/13 17:27:40 Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/13 17:27:40 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/13 17:27:40 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/13 17:27:40 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/13 17:27:40 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/13 17:27:40 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/13 17:27:40 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/13 17:27:40 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/13 17:27:40 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/13 17:27:40 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/13 17:27:40 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/13 17:27:40 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/13 17:27:40 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/13 17:27:40 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/13 17:27:40 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/13 17:27:40 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/13 17:27:40 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/13 17:27:40 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/13 17:27:40 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/07/13 17:27:41 WARNING: Rotating 3 old sheets of CONF!
05/07/13 17:27:42 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/13 17:27:43 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/13 17:27:43 WARNING: WARNING: Limit length of cell to save 510 characters: inst_ea/p_mix_c_bus_in_31_0_gi(3
05/07/13 17:27:43 WARNING: WARNING: Limit length of cell to save 510 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/07/13 17:27:43 WARNING: WARNING: Limit length of cell to save 510 characters: inst_e/widesig_i(31:0)=(31:0),in
05/07/13 17:27:46 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/07/13 17:27:46 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/13 17:27:46 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/07/13 17:27:47 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/07/13 17:27:47 Info: unchanged file ent_aa-e.vhd
05/07/13 17:27:47 Info: unchanged file ent_ab-e.vhd
05/07/13 17:27:47 Info: unchanged file ent_ac-e.vhd
05/07/13 17:27:47 Info: unchanged file ent_ad-e.vhd
05/07/13 17:27:47 Info: unchanged file ent_ae-e.vhd
05/07/13 17:27:47 Info: unchanged file ent_ba-e.vhd
05/07/13 17:27:48 Info: unchanged file ent_bb-e.vhd
05/07/13 17:27:48 Info: unchanged file inst_a_e-e.vhd
05/07/13 17:27:48 Info: unchanged file inst_b_e-e.vhd
05/07/13 17:27:48 Info: unchanged file inst_c_e-e.vhd
05/07/13 17:27:48 Info: unchanged file inst_d_e-e.vhd
05/07/13 17:27:48 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/07/13 17:27:48 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/07/13 17:27:48 Info: unchanged file inst_e_e-e.vhd
05/07/13 17:27:48 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/13 17:27:48 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/13 17:27:48 Info: unchanged file inst_ea_e-e.vhd
05/07/13 17:27:49 Info: unchanged file inst_eaa_e-e.vhd
05/07/13 17:27:49 Info: unchanged file inst_eb_e-e.vhd
05/07/13 17:27:49 Info: unchanged file inst_eba_e-e.vhd
05/07/13 17:27:49 Info: unchanged file inst_ebb_e-e.vhd
05/07/13 17:27:49 Info: unchanged file inst_ec_e-e.vhd
05/07/13 17:27:49 Info: unchanged file inst_ed_e-e.vhd
05/07/13 17:27:50 Info: unchanged file inst_t_e-e.vhd
05/07/13 17:27:50 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/07/13 17:27:50 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/07/13 17:27:50 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/07/13 17:27:50 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/07/13 17:27:50 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/07/13 17:27:50 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/07/13 17:27:50 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/07/13 17:27:50 Info: unchanged file inst_a_e-rtl-a.vhd
05/07/13 17:27:50 Info: unchanged file ent_aa-rtl-a.vhd
05/07/13 17:27:50 Info: unchanged file ent_ab-rtl-a.vhd
05/07/13 17:27:50 Info: unchanged file ent_ac-rtl-a.vhd
05/07/13 17:27:50 Info: unchanged file ent_ad-rtl-a.vhd
05/07/13 17:27:51 Info: unchanged file ent_ae-rtl-a.vhd
05/07/13 17:27:51 Info: unchanged file inst_b_e-rtl-a.vhd
05/07/13 17:27:51 Info: unchanged file ent_ba-rtl-a.vhd
05/07/13 17:27:51 Info: unchanged file ent_bb-rtl-a.vhd
05/07/13 17:27:51 Info: unchanged file inst_c_e-rtl-a.vhd
05/07/13 17:27:51 Info: unchanged file inst_d_e-rtl-a.vhd
05/07/13 17:27:51 Info: unchanged file inst_e_e-rtl-a.vhd
05/07/13 17:27:52 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/13 17:27:52 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/13 17:27:52 Info: unchanged file inst_ea_e-rtl-a.vhd
05/07/13 17:27:52 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/07/13 17:27:52 Info: unchanged file inst_eab_e.v
05/07/13 17:27:52 Info: unchanged file inst_eac_e.v
05/07/13 17:27:52 Info: unchanged file inst_ead_e.v
05/07/13 17:27:53 Info: unchanged file inst_eb_e-rtl-a.vhd
05/07/13 17:27:53 Info: unchanged file inst_eba_e-rtl-a.vhd
05/07/13 17:27:53 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/07/13 17:27:53 Info: unchanged file inst_ebc_e.v
05/07/13 17:27:53 Info: unchanged file inst_ec_e-rtl-a.vhd
05/07/13 17:27:53 Info: unchanged file inst_eca_e.v
05/07/13 17:27:53 Info: unchanged file inst_ecb_e.v
05/07/13 17:27:54 Info: unchanged file inst_ecc_e.v
05/07/13 17:27:54 Info: unchanged file inst_ed_e-rtl-a.vhd
05/07/13 17:27:54 Info: unchanged file inst_eda_e.v
05/07/13 17:27:54 Info: unchanged file inst_edb_e.v
05/07/13 17:27:54 Info: unchanged file inst_ee_e.v
05/07/13 17:27:54 Info: unchanged file inst_ef_e.v
05/07/13 17:27:54 Info: unchanged file inst_eg_e.v
05/07/13 17:27:55 Info: unchanged file inst_t_e-rtl-a.vhd
05/07/13 17:27:55 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/07/13 17:27:55 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/07/13 17:27:55 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/07/13 17:27:55 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/07/13 17:27:55 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/07/13 17:27:56 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/07/13 17:27:56 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/07/13 17:27:56 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/07/13 17:27:56 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/07/13 17:27:56 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/07/13 17:27:56 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/07/13 17:27:57 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/07/13 17:27:57 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/07/13 17:27:57 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/07/13 17:27:57 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/07/13 17:27:57 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/07/13 17:27:57 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/07/13 17:27:57 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/07/13 17:27:57 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/07/13 17:27:58 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/07/13 17:27:58 WARNING: ============= SUMMARY =================
05/07/13 17:27:58 WARNING: SUM: Summary of checks and created items:
05/07/13 17:27:58 WARNING: SUM: checkforce 0
05/07/13 17:27:58 WARNING: SUM: checkunique 0
05/07/13 17:27:58 WARNING: SUM: checkwarn 0
05/07/13 17:27:58 WARNING: SUM: cmacros 0
05/07/13 17:27:58 WARNING: SUM: conn 7
05/07/13 17:27:58 WARNING: SUM: errors 1
05/07/13 17:27:58 WARNING: SUM: genport 16
05/07/13 17:27:58 WARNING: SUM: hdlfiles 72
05/07/13 17:27:58 WARNING: SUM: inst 36
05/07/13 17:27:58 WARNING: SUM: multdriver 2
05/07/13 17:27:58 WARNING: SUM: nodriver 7
05/07/13 17:27:58 WARNING: SUM: noload 0
05/07/13 17:27:58 WARNING: SUM: openports 0
05/07/13 17:27:58 WARNING: SUM: warnings 9
05/07/13 17:27:58 WARNING: SUM: === Number of parsed input tables: ===
05/07/13 17:27:58 WARNING: SUM: conf 0
05/07/13 17:27:58 WARNING: SUM: hier 1
05/07/13 17:27:58 WARNING: SUM: conn 1
05/07/13 17:27:58 WARNING: SUM: io 0
05/07/13 17:27:58 WARNING: SUM: i2c 0
05/07/13 17:27:58 WARNING: SUM: Number of changes in intermediate: 69
05/07/13 17:27:58 WARNING: SUM: Number of changed files: 0
05/07/15 15:22:20 
#######################################################################
##### mix_0.pl (Revision: 1.36 )
#####
##### MIX  
#####   MixUtils    1.66 $
#####   MixUtils::IO    1.22 $
#####   MixParser   1.53 $
#####   MixWriter   1.55 $
#####   MixChecker  1.8 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.13 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/07/15 15:22:21 Reading worksheet CONNPORT of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/15 15:22:21 Reading worksheet HIER of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/15 15:22:21 Added new column header ::mdeparent
05/07/15 15:22:21 Added new column header ::mdeinst
05/07/15 15:22:21 Added new column header ::mdeentity
05/07/15 15:22:21 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/15 15:22:21 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/15 15:22:21 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/15 15:22:21 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/15 15:22:21 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/15 15:22:21 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/15 15:22:21 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/15 15:22:21 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/15 15:22:21 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/15 15:22:21 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/15 15:22:21 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/15 15:22:21 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/15 15:22:21 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/15 15:22:21 Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/15 15:22:21 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/15 15:22:21 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/15 15:22:21 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/15 15:22:21 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/15 15:22:21 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/15 15:22:21 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/15 15:22:21 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/15 15:22:21 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/15 15:22:21 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/15 15:22:21 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/15 15:22:21 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/15 15:22:21 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/15 15:22:21 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/15 15:22:21 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/15 15:22:21 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/15 15:22:21 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/15 15:22:21 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/15 15:22:22 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/07/15 15:22:22 WARNING: Rotating 3 old sheets of CONF!
05/07/15 15:22:24 Reading worksheet CONN of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/15 15:22:24 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/15 15:22:24 WARNING: WARNING: Limit length of cell to save 510 characters: inst_ea/p_mix_c_bus_in_31_0_gi(3
05/07/15 15:22:24 WARNING: WARNING: Limit length of cell to save 510 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/07/15 15:22:24 WARNING: WARNING: Limit length of cell to save 510 characters: inst_e/widesig_i(31:0)=(31:0),in
05/07/15 15:22:27 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/07/15 15:22:27 Reading worksheet HIER of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/15 15:22:27 WARNING: WARNING: SHEET_DIFF with different headers useless!
05/07/15 15:22:27 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/07/15 15:22:28 WARNING: INFO: Detected 32 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/07/15 15:22:28 Info: unchanged file ent_aa-e.vhd
05/07/15 15:22:28 Info: unchanged file ent_ab-e.vhd
05/07/15 15:22:28 Info: unchanged file ent_ac-e.vhd
05/07/15 15:22:28 Info: unchanged file ent_ad-e.vhd
05/07/15 15:22:28 Info: unchanged file ent_ae-e.vhd
05/07/15 15:22:28 Info: unchanged file ent_ba-e.vhd
05/07/15 15:22:28 Info: unchanged file ent_bb-e.vhd
05/07/15 15:22:28 Info: unchanged file inst_a_e-e.vhd
05/07/15 15:22:28 Info: unchanged file inst_b_e-e.vhd
05/07/15 15:22:29 Info: unchanged file inst_c_e-e.vhd
05/07/15 15:22:29 Info: unchanged file inst_d_e-e.vhd
05/07/15 15:22:29 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/07/15 15:22:29 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/07/15 15:22:29 Info: unchanged file inst_e_e-e.vhd
05/07/15 15:22:29 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/15 15:22:29 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/15 15:22:29 Info: unchanged file inst_ea_e-e.vhd
05/07/15 15:22:29 Info: unchanged file inst_eaa_e-e.vhd
05/07/15 15:22:29 Info: unchanged file inst_eb_e-e.vhd
05/07/15 15:22:29 Info: unchanged file inst_eba_e-e.vhd
05/07/15 15:22:29 Info: unchanged file inst_ebb_e-e.vhd
05/07/15 15:22:29 Info: unchanged file inst_ec_e-e.vhd
05/07/15 15:22:29 Info: unchanged file inst_ed_e-e.vhd
05/07/15 15:22:30 Info: unchanged file inst_t_e-e.vhd
05/07/15 15:22:30 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/07/15 15:22:30 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/07/15 15:22:30 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/07/15 15:22:30 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/07/15 15:22:30 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/07/15 15:22:30 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/07/15 15:22:30 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/07/15 15:22:30 Info: unchanged file inst_a_e-rtl-a.vhd
05/07/15 15:22:30 Info: unchanged file ent_aa-rtl-a.vhd
05/07/15 15:22:30 Info: unchanged file ent_ab-rtl-a.vhd
05/07/15 15:22:30 Info: unchanged file ent_ac-rtl-a.vhd
05/07/15 15:22:30 Info: unchanged file ent_ad-rtl-a.vhd
05/07/15 15:22:30 Info: unchanged file ent_ae-rtl-a.vhd
05/07/15 15:22:30 Info: unchanged file inst_b_e-rtl-a.vhd
05/07/15 15:22:30 Info: unchanged file ent_ba-rtl-a.vhd
05/07/15 15:22:31 Info: unchanged file ent_bb-rtl-a.vhd
05/07/15 15:22:31 Info: unchanged file inst_c_e-rtl-a.vhd
05/07/15 15:22:31 Info: unchanged file inst_d_e-rtl-a.vhd
05/07/15 15:22:31 Info: unchanged file inst_e_e-rtl-a.vhd
05/07/15 15:22:31 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/15 15:22:31 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/15 15:22:31 Info: unchanged file inst_ea_e-rtl-a.vhd
05/07/15 15:22:31 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/07/15 15:22:31 Info: unchanged file inst_eab_e.v
05/07/15 15:22:31 Info: unchanged file inst_eac_e.v
05/07/15 15:22:32 Info: unchanged file inst_ead_e.v
05/07/15 15:22:32 Info: unchanged file inst_eb_e-rtl-a.vhd
05/07/15 15:22:32 Info: unchanged file inst_eba_e-rtl-a.vhd
05/07/15 15:22:32 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/07/15 15:22:32 Info: unchanged file inst_ebc_e.v
05/07/15 15:22:32 Info: unchanged file inst_ec_e-rtl-a.vhd
05/07/15 15:22:32 Info: unchanged file inst_eca_e.v
05/07/15 15:22:32 Info: unchanged file inst_ecb_e.v
05/07/15 15:22:33 Info: unchanged file inst_ecc_e.v
05/07/15 15:22:33 Info: unchanged file inst_ed_e-rtl-a.vhd
05/07/15 15:22:33 Info: unchanged file inst_eda_e.v
05/07/15 15:22:33 Info: unchanged file inst_edb_e.v
05/07/15 15:22:33 Info: unchanged file inst_ee_e.v
05/07/15 15:22:33 Info: unchanged file inst_ef_e.v
05/07/15 15:22:33 Info: unchanged file inst_eg_e.v
05/07/15 15:22:33 Info: unchanged file inst_t_e-rtl-a.vhd
05/07/15 15:22:33 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/07/15 15:22:33 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/07/15 15:22:33 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/07/15 15:22:34 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/07/15 15:22:34 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/07/15 15:22:34 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/07/15 15:22:34 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/07/15 15:22:34 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/07/15 15:22:34 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/07/15 15:22:34 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/07/15 15:22:34 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/07/15 15:22:34 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/07/15 15:22:34 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/07/15 15:22:34 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/07/15 15:22:34 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/07/15 15:22:34 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/07/15 15:22:34 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/07/15 15:22:34 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/07/15 15:22:35 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/07/15 15:22:35 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/07/15 15:22:35 WARNING: ============= SUMMARY =================
05/07/15 15:22:35 WARNING: SUM: Summary of checks and created items:
05/07/15 15:22:35 WARNING: SUM: checkforce 0
05/07/15 15:22:35 WARNING: SUM: checkunique 0
05/07/15 15:22:35 WARNING: SUM: checkwarn 0
05/07/15 15:22:35 WARNING: SUM: cmacros 0
05/07/15 15:22:35 WARNING: SUM: conn 7
05/07/15 15:22:35 WARNING: SUM: errors 1
05/07/15 15:22:35 WARNING: SUM: genport 16
05/07/15 15:22:35 WARNING: SUM: hdlfiles 72
05/07/15 15:22:35 WARNING: SUM: inst 36
05/07/15 15:22:35 WARNING: SUM: multdriver 2
05/07/15 15:22:35 WARNING: SUM: nodriver 7
05/07/15 15:22:35 WARNING: SUM: noload 0
05/07/15 15:22:35 WARNING: SUM: openports 0
05/07/15 15:22:35 WARNING: SUM: warnings 10
05/07/15 15:22:35 WARNING: SUM: === Number of parsed input tables: ===
05/07/15 15:22:35 WARNING: SUM: conf 0
05/07/15 15:22:35 WARNING: SUM: hier 1
05/07/15 15:22:35 WARNING: SUM: conn 1
05/07/15 15:22:35 WARNING: SUM: io 0
05/07/15 15:22:35 WARNING: SUM: i2c 0
05/07/15 15:22:35 WARNING: SUM: Number of changes in intermediate: 81
05/07/15 15:22:35 WARNING: SUM: Number of changed files: 0
05/07/15 16:12:57 
#######################################################################
##### mix_0.pl (Revision: 1.36 )
#####
##### MIX  
#####   MixUtils    1.66 $
#####   MixUtils::IO    1.22 $
#####   MixParser   1.53 $
#####   MixWriter   1.55 $
#####   MixChecker  1.8 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.13 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/07/15 16:12:57 Reading worksheet CONNPORT of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/15 16:12:57 Reading worksheet HIER of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/15 16:12:58 Added new column header ::mdeparent
05/07/15 16:12:58 Added new column header ::mdeinst
05/07/15 16:12:58 Added new column header ::mdeentity
05/07/15 16:12:58 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/15 16:12:58 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/15 16:12:58 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/15 16:12:58 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/15 16:12:58 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/15 16:12:58 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/15 16:12:58 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/15 16:12:58 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/15 16:12:58 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/15 16:12:58 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/15 16:12:58 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/15 16:12:58 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/15 16:12:58 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/15 16:12:58 Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/15 16:12:58 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/15 16:12:58 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/15 16:12:58 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/15 16:12:58 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/15 16:12:58 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/15 16:12:58 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/15 16:12:58 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/15 16:12:58 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/15 16:12:58 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/15 16:12:58 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/15 16:12:58 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/15 16:12:58 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/15 16:12:58 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/15 16:12:58 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/15 16:12:58 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/15 16:12:58 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/15 16:12:58 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/15 16:12:58 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/07/15 16:12:59 WARNING: Rotating 3 old sheets of CONF!
05/07/15 16:13:00 Reading worksheet CONN of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/15 16:13:01 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/15 16:13:01 WARNING: WARNING: Limit length of cell to save 510 characters: inst_ea/p_mix_c_bus_in_31_0_gi(3
05/07/15 16:13:01 WARNING: WARNING: Limit length of cell to save 510 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/07/15 16:13:01 WARNING: WARNING: Limit length of cell to save 510 characters: inst_e/widesig_i(31:0)=(31:0),in
05/07/15 16:13:03 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/07/15 16:13:03 Reading worksheet HIER of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/15 16:13:03 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/07/15 16:13:03 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/07/15 16:13:03 Info: unchanged file ent_aa-e.vhd
05/07/15 16:13:03 Info: unchanged file ent_ab-e.vhd
05/07/15 16:13:03 Info: unchanged file ent_ac-e.vhd
05/07/15 16:13:03 Info: unchanged file ent_ad-e.vhd
05/07/15 16:13:03 Info: unchanged file ent_ae-e.vhd
05/07/15 16:13:03 Info: unchanged file ent_ba-e.vhd
05/07/15 16:13:04 Info: unchanged file ent_bb-e.vhd
05/07/15 16:13:04 Info: unchanged file inst_a_e-e.vhd
05/07/15 16:13:04 Info: unchanged file inst_b_e-e.vhd
05/07/15 16:13:04 Info: unchanged file inst_c_e-e.vhd
05/07/15 16:13:04 Info: unchanged file inst_d_e-e.vhd
05/07/15 16:13:04 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/07/15 16:13:04 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/07/15 16:13:04 Info: unchanged file inst_e_e-e.vhd
05/07/15 16:13:04 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/15 16:13:04 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/15 16:13:04 Info: unchanged file inst_ea_e-e.vhd
05/07/15 16:13:04 Info: unchanged file inst_eaa_e-e.vhd
05/07/15 16:13:04 Info: unchanged file inst_eb_e-e.vhd
05/07/15 16:13:04 Info: unchanged file inst_eba_e-e.vhd
05/07/15 16:13:04 Info: unchanged file inst_ebb_e-e.vhd
05/07/15 16:13:05 Info: unchanged file inst_ec_e-e.vhd
05/07/15 16:13:05 Info: unchanged file inst_ed_e-e.vhd
05/07/15 16:13:05 Info: unchanged file inst_t_e-e.vhd
05/07/15 16:13:05 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/07/15 16:13:05 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/07/15 16:13:05 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/07/15 16:13:05 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/07/15 16:13:05 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/07/15 16:13:05 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/07/15 16:13:05 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/07/15 16:13:05 Info: unchanged file inst_a_e-rtl-a.vhd
05/07/15 16:13:05 Info: unchanged file ent_aa-rtl-a.vhd
05/07/15 16:13:05 Info: unchanged file ent_ab-rtl-a.vhd
05/07/15 16:13:05 Info: unchanged file ent_ac-rtl-a.vhd
05/07/15 16:13:06 Info: unchanged file ent_ad-rtl-a.vhd
05/07/15 16:13:06 Info: unchanged file ent_ae-rtl-a.vhd
05/07/15 16:13:06 Info: unchanged file inst_b_e-rtl-a.vhd
05/07/15 16:13:06 Info: unchanged file ent_ba-rtl-a.vhd
05/07/15 16:13:06 Info: unchanged file ent_bb-rtl-a.vhd
05/07/15 16:13:06 Info: unchanged file inst_c_e-rtl-a.vhd
05/07/15 16:13:06 Info: unchanged file inst_d_e-rtl-a.vhd
05/07/15 16:13:06 Info: unchanged file inst_e_e-rtl-a.vhd
05/07/15 16:13:06 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/15 16:13:06 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/15 16:13:06 Info: unchanged file inst_ea_e-rtl-a.vhd
05/07/15 16:13:07 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/07/15 16:13:07 Info: unchanged file inst_eab_e.v
05/07/15 16:13:07 Info: unchanged file inst_eac_e.v
05/07/15 16:13:07 Info: unchanged file inst_ead_e.v
05/07/15 16:13:07 Info: unchanged file inst_eb_e-rtl-a.vhd
05/07/15 16:13:07 Info: unchanged file inst_eba_e-rtl-a.vhd
05/07/15 16:13:07 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/07/15 16:13:07 Info: unchanged file inst_ebc_e.v
05/07/15 16:13:07 Info: unchanged file inst_ec_e-rtl-a.vhd
05/07/15 16:13:08 Info: unchanged file inst_eca_e.v
05/07/15 16:13:08 Info: unchanged file inst_ecb_e.v
05/07/15 16:13:08 Info: unchanged file inst_ecc_e.v
05/07/15 16:13:08 Info: unchanged file inst_ed_e-rtl-a.vhd
05/07/15 16:13:08 Info: unchanged file inst_eda_e.v
05/07/15 16:13:08 Info: unchanged file inst_edb_e.v
05/07/15 16:13:08 Info: unchanged file inst_ee_e.v
05/07/15 16:13:08 Info: unchanged file inst_ef_e.v
05/07/15 16:13:08 Info: unchanged file inst_eg_e.v
05/07/15 16:13:09 Info: unchanged file inst_t_e-rtl-a.vhd
05/07/15 16:13:09 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/07/15 16:13:09 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/07/15 16:13:09 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/07/15 16:13:09 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/07/15 16:13:09 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/07/15 16:13:09 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/07/15 16:13:09 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/07/15 16:13:09 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/07/15 16:13:09 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/07/15 16:13:10 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/07/15 16:13:10 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/07/15 16:13:10 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/07/15 16:13:10 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/07/15 16:13:10 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/07/15 16:13:10 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/07/15 16:13:10 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/07/15 16:13:10 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/07/15 16:13:11 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/07/15 16:13:11 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/07/15 16:13:11 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/07/15 16:13:11 WARNING: ============= SUMMARY =================
05/07/15 16:13:11 WARNING: SUM: Summary of checks and created items:
05/07/15 16:13:11 WARNING: SUM: checkforce 0
05/07/15 16:13:11 WARNING: SUM: checkunique 0
05/07/15 16:13:11 WARNING: SUM: checkwarn 0
05/07/15 16:13:11 WARNING: SUM: cmacros 0
05/07/15 16:13:11 WARNING: SUM: conn 7
05/07/15 16:13:11 WARNING: SUM: errors 1
05/07/15 16:13:11 WARNING: SUM: genport 16
05/07/15 16:13:11 WARNING: SUM: hdlfiles 72
05/07/15 16:13:11 WARNING: SUM: inst 36
05/07/15 16:13:11 WARNING: SUM: multdriver 2
05/07/15 16:13:11 WARNING: SUM: nodriver 7
05/07/15 16:13:11 WARNING: SUM: noload 0
05/07/15 16:13:11 WARNING: SUM: openports 0
05/07/15 16:13:11 WARNING: SUM: warnings 9
05/07/15 16:13:11 WARNING: SUM: === Number of parsed input tables: ===
05/07/15 16:13:11 WARNING: SUM: conf 0
05/07/15 16:13:11 WARNING: SUM: hier 1
05/07/15 16:13:11 WARNING: SUM: conn 1
05/07/15 16:13:11 WARNING: SUM: io 0
05/07/15 16:13:11 WARNING: SUM: i2c 0
05/07/15 16:13:11 WARNING: SUM: Number of changes in intermediate: 69
05/07/15 16:13:11 WARNING: SUM: Number of changed files: 0
05/07/15 18:14:38 
#######################################################################
##### mix_0.pl (Revision: 1.36 )
#####
##### MIX  
#####   MixUtils    1.66 $
#####   MixUtils::IO    1.22 $
#####   MixParser   1.53 $
#####   MixWriter   1.55 $
#####   MixChecker  1.8 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.13 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/07/15 18:14:39 Reading worksheet CONNPORT of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/15 18:14:39 Reading worksheet HIER of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/15 18:14:39 Added new column header ::mdeparent
05/07/15 18:14:39 Added new column header ::mdeinst
05/07/15 18:14:39 Added new column header ::mdeentity
05/07/15 18:14:39 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/15 18:14:39 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/15 18:14:39 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/15 18:14:39 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/15 18:14:39 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/15 18:14:39 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/15 18:14:39 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/15 18:14:39 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/15 18:14:39 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/15 18:14:39 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/15 18:14:39 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/15 18:14:39 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/15 18:14:39 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/15 18:14:39 Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/15 18:14:39 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/15 18:14:39 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/15 18:14:39 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/15 18:14:39 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/15 18:14:39 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/15 18:14:39 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/15 18:14:39 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/15 18:14:39 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/15 18:14:39 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/15 18:14:39 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/15 18:14:39 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/15 18:14:39 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/15 18:14:39 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/15 18:14:39 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/15 18:14:39 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/15 18:14:39 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/15 18:14:39 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/15 18:14:40 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/07/15 18:14:40 WARNING: Rotating 3 old sheets of CONF!
05/07/15 18:14:42 Reading worksheet CONN of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/15 18:14:42 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/15 18:14:42 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/07/15 18:14:42 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/07/15 18:14:44 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/07/15 18:14:44 Reading worksheet HIER of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/15 18:14:44 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/07/15 18:14:45 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/07/15 18:14:45 Info: unchanged file ent_aa-e.vhd
05/07/15 18:14:45 Info: unchanged file ent_ab-e.vhd
05/07/15 18:14:45 Info: unchanged file ent_ac-e.vhd
05/07/15 18:14:45 Info: unchanged file ent_ad-e.vhd
05/07/15 18:14:45 Info: unchanged file ent_ae-e.vhd
05/07/15 18:14:45 Info: unchanged file ent_ba-e.vhd
05/07/15 18:14:45 Info: unchanged file ent_bb-e.vhd
05/07/15 18:14:45 Info: unchanged file inst_a_e-e.vhd
05/07/15 18:14:45 Info: unchanged file inst_b_e-e.vhd
05/07/15 18:14:45 Info: unchanged file inst_c_e-e.vhd
05/07/15 18:14:46 Info: unchanged file inst_d_e-e.vhd
05/07/15 18:14:46 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/07/15 18:14:46 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/07/15 18:14:46 Info: unchanged file inst_e_e-e.vhd
05/07/15 18:14:46 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/15 18:14:46 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/15 18:14:46 Info: unchanged file inst_ea_e-e.vhd
05/07/15 18:14:46 Info: unchanged file inst_eaa_e-e.vhd
05/07/15 18:14:46 Info: unchanged file inst_eb_e-e.vhd
05/07/15 18:14:46 Info: unchanged file inst_eba_e-e.vhd
05/07/15 18:14:46 Info: unchanged file inst_ebb_e-e.vhd
05/07/15 18:14:46 Info: unchanged file inst_ec_e-e.vhd
05/07/15 18:14:46 Info: unchanged file inst_ed_e-e.vhd
05/07/15 18:14:46 Info: unchanged file inst_t_e-e.vhd
05/07/15 18:14:46 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/07/15 18:14:46 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/07/15 18:14:46 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/07/15 18:14:46 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/07/15 18:14:46 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/07/15 18:14:46 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/07/15 18:14:46 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/07/15 18:14:46 Info: unchanged file inst_a_e-rtl-a.vhd
05/07/15 18:14:47 Info: unchanged file ent_aa-rtl-a.vhd
05/07/15 18:14:47 Info: unchanged file ent_ab-rtl-a.vhd
05/07/15 18:14:47 Info: unchanged file ent_ac-rtl-a.vhd
05/07/15 18:14:47 Info: unchanged file ent_ad-rtl-a.vhd
05/07/15 18:14:47 Info: unchanged file ent_ae-rtl-a.vhd
05/07/15 18:14:47 Info: unchanged file inst_b_e-rtl-a.vhd
05/07/15 18:14:47 Info: unchanged file ent_ba-rtl-a.vhd
05/07/15 18:14:47 Info: unchanged file ent_bb-rtl-a.vhd
05/07/15 18:14:47 Info: unchanged file inst_c_e-rtl-a.vhd
05/07/15 18:14:47 Info: unchanged file inst_d_e-rtl-a.vhd
05/07/15 18:14:47 Info: unchanged file inst_e_e-rtl-a.vhd
05/07/15 18:14:47 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/15 18:14:47 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/15 18:14:47 Info: unchanged file inst_ea_e-rtl-a.vhd
05/07/15 18:14:47 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/07/15 18:14:48 Info: unchanged file inst_eab_e.v
05/07/15 18:14:48 Info: unchanged file inst_eac_e.v
05/07/15 18:14:48 Info: unchanged file inst_ead_e.v
05/07/15 18:14:48 Info: unchanged file inst_eb_e-rtl-a.vhd
05/07/15 18:14:48 Info: unchanged file inst_eba_e-rtl-a.vhd
05/07/15 18:14:48 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/07/15 18:14:48 Info: unchanged file inst_ebc_e.v
05/07/15 18:14:48 Info: unchanged file inst_ec_e-rtl-a.vhd
05/07/15 18:14:48 Info: unchanged file inst_eca_e.v
05/07/15 18:14:48 Info: unchanged file inst_ecb_e.v
05/07/15 18:14:48 Info: unchanged file inst_ecc_e.v
05/07/15 18:14:48 Info: unchanged file inst_ed_e-rtl-a.vhd
05/07/15 18:14:48 Info: unchanged file inst_eda_e.v
05/07/15 18:14:49 Info: unchanged file inst_edb_e.v
05/07/15 18:14:49 Info: unchanged file inst_ee_e.v
05/07/15 18:14:49 Info: unchanged file inst_ef_e.v
05/07/15 18:14:49 Info: unchanged file inst_eg_e.v
05/07/15 18:14:49 Info: unchanged file inst_t_e-rtl-a.vhd
05/07/15 18:14:49 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/07/15 18:14:49 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/07/15 18:14:49 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/07/15 18:14:49 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/07/15 18:14:49 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/07/15 18:14:50 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/07/15 18:14:50 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/07/15 18:14:50 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/07/15 18:14:50 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/07/15 18:14:50 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/07/15 18:14:50 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/07/15 18:14:50 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/07/15 18:14:50 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/07/15 18:14:50 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/07/15 18:14:50 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/07/15 18:14:50 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/07/15 18:14:51 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/07/15 18:14:51 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/07/15 18:14:51 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/07/15 18:14:51 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/07/15 18:14:51 WARNING: ============= SUMMARY =================
05/07/15 18:14:51 WARNING: SUM: Summary of checks and created items:
05/07/15 18:14:51 WARNING: SUM: checkforce 0
05/07/15 18:14:51 WARNING: SUM: checkunique 0
05/07/15 18:14:51 WARNING: SUM: checkwarn 0
05/07/15 18:14:51 WARNING: SUM: cmacros 0
05/07/15 18:14:51 WARNING: SUM: conn 7
05/07/15 18:14:51 WARNING: SUM: errors 1
05/07/15 18:14:51 WARNING: SUM: genport 16
05/07/15 18:14:51 WARNING: SUM: hdlfiles 72
05/07/15 18:14:51 WARNING: SUM: inst 36
05/07/15 18:14:51 WARNING: SUM: multdriver 2
05/07/15 18:14:51 WARNING: SUM: nodriver 7
05/07/15 18:14:51 WARNING: SUM: noload 0
05/07/15 18:14:51 WARNING: SUM: openports 0
05/07/15 18:14:51 WARNING: SUM: warnings 8
05/07/15 18:14:51 WARNING: SUM: === Number of parsed input tables: ===
05/07/15 18:14:51 WARNING: SUM: conf 0
05/07/15 18:14:51 WARNING: SUM: hier 1
05/07/15 18:14:51 WARNING: SUM: conn 1
05/07/15 18:14:51 WARNING: SUM: io 0
05/07/15 18:14:51 WARNING: SUM: i2c 0
05/07/15 18:14:51 WARNING: SUM: Number of changes in intermediate: 69
05/07/15 18:14:51 WARNING: SUM: Number of changed files: 0
05/07/15 18:30:06 
#######################################################################
##### mix_0.pl (Revision: 1.36 )
#####
##### MIX  
#####   MixUtils    1.66 $
#####   MixUtils::IO    1.22 $
#####   MixParser   1.53 $
#####   MixWriter   1.55 $
#####   MixChecker  1.8 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.13 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/07/15 18:30:06 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/15 18:30:06 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/15 18:30:06 Added new column header ::mdeparent
05/07/15 18:30:06 Added new column header ::mdeinst
05/07/15 18:30:06 Added new column header ::mdeentity
05/07/15 18:30:06 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/15 18:30:06 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/15 18:30:06 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/15 18:30:06 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/15 18:30:06 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/15 18:30:06 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/15 18:30:06 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/15 18:30:06 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/15 18:30:06 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/15 18:30:06 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/15 18:30:06 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/15 18:30:06 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/15 18:30:06 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/15 18:30:06 Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/15 18:30:06 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/15 18:30:06 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/15 18:30:06 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/15 18:30:06 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/15 18:30:06 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/15 18:30:06 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/15 18:30:06 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/15 18:30:06 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/15 18:30:06 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/15 18:30:06 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/15 18:30:06 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/15 18:30:06 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/15 18:30:06 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/15 18:30:06 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/15 18:30:06 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/15 18:30:06 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/15 18:30:06 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/15 18:30:07 WARNING: ERROR: workbook bitsplice-mixed.xls with different path (H:\work\eclipse\MIX\test\xls_input\bitsplice\verportsort) already opened!
05/07/15 18:30:07 WARNING: Rotating 3 old sheets of CONF!
05/07/15 18:30:10 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/15 18:30:10 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/15 18:30:10 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/07/15 18:30:10 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/07/15 18:30:12 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/07/15 18:30:12 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/15 18:30:12 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/07/15 18:30:12 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/07/15 18:30:13 Info: unchanged file ent_aa-e.vhd
05/07/15 18:30:13 Info: unchanged file ent_ab-e.vhd
05/07/15 18:30:13 Info: unchanged file ent_ac-e.vhd
05/07/15 18:30:13 Info: unchanged file ent_ad-e.vhd
05/07/15 18:30:13 Info: unchanged file ent_ae-e.vhd
05/07/15 18:30:13 Info: unchanged file ent_ba-e.vhd
05/07/15 18:30:13 Info: unchanged file ent_bb-e.vhd
05/07/15 18:30:13 Info: unchanged file inst_a_e-e.vhd
05/07/15 18:30:13 Info: unchanged file inst_b_e-e.vhd
05/07/15 18:30:13 Info: unchanged file inst_c_e-e.vhd
05/07/15 18:30:13 Info: unchanged file inst_d_e-e.vhd
05/07/15 18:30:13 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/07/15 18:30:13 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/07/15 18:30:13 Info: unchanged file inst_e_e-e.vhd
05/07/15 18:30:13 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/15 18:30:13 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/15 18:30:13 Info: unchanged file inst_ea_e-e.vhd
05/07/15 18:30:13 Info: unchanged file inst_eaa_e-e.vhd
05/07/15 18:30:14 Info: unchanged file inst_eb_e-e.vhd
05/07/15 18:30:14 Info: unchanged file inst_eba_e-e.vhd
05/07/15 18:30:14 Info: unchanged file inst_ebb_e-e.vhd
05/07/15 18:30:14 Info: unchanged file inst_ec_e-e.vhd
05/07/15 18:30:14 Info: unchanged file inst_ed_e-e.vhd
05/07/15 18:30:14 Info: unchanged file inst_t_e-e.vhd
05/07/15 18:30:14 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/07/15 18:30:14 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/07/15 18:30:14 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/07/15 18:30:14 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/07/15 18:30:14 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/07/15 18:30:14 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/07/15 18:30:14 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/07/15 18:30:14 Info: unchanged file inst_a_e-rtl-a.vhd
05/07/15 18:30:14 Info: unchanged file ent_aa-rtl-a.vhd
05/07/15 18:30:14 Info: unchanged file ent_ab-rtl-a.vhd
05/07/15 18:30:14 Info: unchanged file ent_ac-rtl-a.vhd
05/07/15 18:30:14 Info: unchanged file ent_ad-rtl-a.vhd
05/07/15 18:30:14 Info: unchanged file ent_ae-rtl-a.vhd
05/07/15 18:30:14 Info: unchanged file inst_b_e-rtl-a.vhd
05/07/15 18:30:15 Info: unchanged file ent_ba-rtl-a.vhd
05/07/15 18:30:15 Info: unchanged file ent_bb-rtl-a.vhd
05/07/15 18:30:15 Info: unchanged file inst_c_e-rtl-a.vhd
05/07/15 18:30:15 Info: unchanged file inst_d_e-rtl-a.vhd
05/07/15 18:30:15 Info: unchanged file inst_e_e-rtl-a.vhd
05/07/15 18:30:15 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/15 18:30:15 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/15 18:30:15 Info: unchanged file inst_ea_e-rtl-a.vhd
05/07/15 18:30:15 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/07/15 18:30:16 Info: unchanged file inst_eab_e.v
05/07/15 18:30:16 Info: unchanged file inst_eac_e.v
05/07/15 18:30:16 Info: unchanged file inst_ead_e.v
05/07/15 18:30:16 Info: unchanged file inst_eb_e-rtl-a.vhd
05/07/15 18:30:16 Info: unchanged file inst_eba_e-rtl-a.vhd
05/07/15 18:30:16 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/07/15 18:30:16 Info: unchanged file inst_ebc_e.v
05/07/15 18:30:16 Info: unchanged file inst_ec_e-rtl-a.vhd
05/07/15 18:30:16 Info: unchanged file inst_eca_e.v
05/07/15 18:30:16 Info: unchanged file inst_ecb_e.v
05/07/15 18:30:17 Info: unchanged file inst_ecc_e.v
05/07/15 18:30:17 Info: unchanged file inst_ed_e-rtl-a.vhd
05/07/15 18:30:17 Info: unchanged file inst_eda_e.v
05/07/15 18:30:17 Info: unchanged file inst_edb_e.v
05/07/15 18:30:17 Info: unchanged file inst_ee_e.v
05/07/15 18:30:17 Info: unchanged file inst_ef_e.v
05/07/15 18:30:17 Info: unchanged file inst_eg_e.v
05/07/15 18:30:17 Info: unchanged file inst_t_e-rtl-a.vhd
05/07/15 18:30:17 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/07/15 18:30:17 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/07/15 18:30:17 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/07/15 18:30:17 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/07/15 18:30:17 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/07/15 18:30:17 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/07/15 18:30:18 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/07/15 18:30:18 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/07/15 18:30:18 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/07/15 18:30:18 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/07/15 18:30:18 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/07/15 18:30:18 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/07/15 18:30:18 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/07/15 18:30:18 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/07/15 18:30:18 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/07/15 18:30:18 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/07/15 18:30:18 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/07/15 18:30:18 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/07/15 18:30:18 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/07/15 18:30:19 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/07/15 18:30:19 WARNING: ============= SUMMARY =================
05/07/15 18:30:19 WARNING: SUM: Summary of checks and created items:
05/07/15 18:30:19 WARNING: SUM: checkforce 0
05/07/15 18:30:19 WARNING: SUM: checkunique 0
05/07/15 18:30:19 WARNING: SUM: checkwarn 0
05/07/15 18:30:19 WARNING: SUM: cmacros 0
05/07/15 18:30:19 WARNING: SUM: conn 7
05/07/15 18:30:19 WARNING: SUM: errors 2
05/07/15 18:30:19 WARNING: SUM: genport 16
05/07/15 18:30:19 WARNING: SUM: hdlfiles 72
05/07/15 18:30:19 WARNING: SUM: inst 36
05/07/15 18:30:19 WARNING: SUM: multdriver 2
05/07/15 18:30:19 WARNING: SUM: nodriver 7
05/07/15 18:30:19 WARNING: SUM: noload 0
05/07/15 18:30:19 WARNING: SUM: openports 0
05/07/15 18:30:19 WARNING: SUM: warnings 8
05/07/15 18:30:19 WARNING: SUM: === Number of parsed input tables: ===
05/07/15 18:30:19 WARNING: SUM: conf 0
05/07/15 18:30:19 WARNING: SUM: hier 1
05/07/15 18:30:19 WARNING: SUM: conn 1
05/07/15 18:30:19 WARNING: SUM: io 0
05/07/15 18:30:19 WARNING: SUM: i2c 0
05/07/15 18:30:19 WARNING: SUM: Number of changes in intermediate: 69
05/07/15 18:30:19 WARNING: SUM: Number of changed files: 0
05/07/15 18:47:50 
#######################################################################
##### mix_0.pl (Revision: 1.36 )
#####
##### MIX  
#####   MixUtils    1.67 $
#####   MixUtils::IO    1.22 $
#####   MixParser   1.53 $
#####   MixWriter   1.56 $
#####   MixChecker  1.8 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.13 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/07/15 18:47:51 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/15 18:47:51 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/15 18:47:51 Added new column header ::mdeparent
05/07/15 18:47:51 Added new column header ::mdeinst
05/07/15 18:47:51 Added new column header ::mdeentity
05/07/15 18:47:51 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/15 18:47:51 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/15 18:47:51 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/15 18:47:51 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/15 18:47:51 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/15 18:47:51 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/15 18:47:51 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/15 18:47:51 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/15 18:47:51 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/15 18:47:51 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/15 18:47:51 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/15 18:47:51 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/15 18:47:51 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/15 18:47:51 Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/15 18:47:51 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/15 18:47:51 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/15 18:47:51 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/15 18:47:51 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/15 18:47:51 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/15 18:47:51 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/15 18:47:51 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/15 18:47:51 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/15 18:47:51 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/15 18:47:51 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/15 18:47:51 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/15 18:47:51 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/15 18:47:51 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/15 18:47:51 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/15 18:47:51 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/15 18:47:51 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/15 18:47:51 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/15 18:47:52 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/07/15 18:47:52 WARNING: Rotating 3 old sheets of CONF!
05/07/15 18:47:54 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/15 18:47:54 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/15 18:47:54 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/07/15 18:47:54 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/07/15 18:47:56 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/07/15 18:47:56 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/15 18:47:56 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/07/15 18:47:56 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/07/15 18:47:56 Info: unchanged file ent_aa-e.vhd
05/07/15 18:47:57 Info: unchanged file ent_ab-e.vhd
05/07/15 18:47:57 Info: unchanged file ent_ac-e.vhd
05/07/15 18:47:57 Info: unchanged file ent_ad-e.vhd
05/07/15 18:47:57 Info: unchanged file ent_ae-e.vhd
05/07/15 18:47:57 Info: unchanged file ent_ba-e.vhd
05/07/15 18:47:57 Info: unchanged file ent_bb-e.vhd
05/07/15 18:47:57 Info: unchanged file inst_a_e-e.vhd
05/07/15 18:47:57 Info: unchanged file inst_b_e-e.vhd
05/07/15 18:47:57 Info: unchanged file inst_c_e-e.vhd
05/07/15 18:47:57 Info: unchanged file inst_d_e-e.vhd
05/07/15 18:47:57 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/07/15 18:47:57 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/07/15 18:47:57 Info: unchanged file inst_e_e-e.vhd
05/07/15 18:47:57 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/15 18:47:57 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/15 18:47:57 Info: unchanged file inst_ea_e-e.vhd
05/07/15 18:47:57 Info: unchanged file inst_eaa_e-e.vhd
05/07/15 18:47:57 Info: unchanged file inst_eb_e-e.vhd
05/07/15 18:47:57 Info: unchanged file inst_eba_e-e.vhd
05/07/15 18:47:57 Info: unchanged file inst_ebb_e-e.vhd
05/07/15 18:47:57 Info: unchanged file inst_ec_e-e.vhd
05/07/15 18:47:57 Info: unchanged file inst_ed_e-e.vhd
05/07/15 18:47:58 Info: unchanged file inst_t_e-e.vhd
05/07/15 18:47:58 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/07/15 18:47:58 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/07/15 18:47:58 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/07/15 18:47:58 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/07/15 18:47:58 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/07/15 18:47:58 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/07/15 18:47:58 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/07/15 18:47:58 Info: unchanged file inst_a_e-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file ent_aa-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file ent_ab-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file ent_ac-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file ent_ad-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file ent_ae-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file inst_b_e-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file ent_ba-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file ent_bb-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file inst_c_e-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file inst_d_e-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file inst_e_e-rtl-a.vhd
05/07/15 18:47:58 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/15 18:47:58 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/15 18:47:58 Info: unchanged file inst_ea_e-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/07/15 18:47:58 Info: unchanged file inst_eab_e.v
05/07/15 18:47:58 Info: unchanged file inst_eac_e.v
05/07/15 18:47:58 Info: unchanged file inst_ead_e.v
05/07/15 18:47:59 Info: unchanged file inst_eb_e-rtl-a.vhd
05/07/15 18:47:59 Info: unchanged file inst_eba_e-rtl-a.vhd
05/07/15 18:47:59 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/07/15 18:47:59 Info: unchanged file inst_ebc_e.v
05/07/15 18:47:59 Info: unchanged file inst_ec_e-rtl-a.vhd
05/07/15 18:47:59 Info: unchanged file inst_eca_e.v
05/07/15 18:47:59 Info: unchanged file inst_ecb_e.v
05/07/15 18:47:59 Info: unchanged file inst_ecc_e.v
05/07/15 18:47:59 Info: unchanged file inst_ed_e-rtl-a.vhd
05/07/15 18:47:59 Info: unchanged file inst_eda_e.v
05/07/15 18:47:59 Info: unchanged file inst_edb_e.v
05/07/15 18:47:59 Info: unchanged file inst_ee_e.v
05/07/15 18:47:59 Info: unchanged file inst_ef_e.v
05/07/15 18:47:59 Info: unchanged file inst_eg_e.v
05/07/15 18:47:59 Info: unchanged file inst_t_e-rtl-a.vhd
05/07/15 18:47:59 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/07/15 18:47:59 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/07/15 18:47:59 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/07/15 18:47:59 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/07/15 18:47:59 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/07/15 18:48:00 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/07/15 18:48:00 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/07/15 18:48:00 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/07/15 18:48:00 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/07/15 18:48:00 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/07/15 18:48:00 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/07/15 18:48:00 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/07/15 18:48:00 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/07/15 18:48:00 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/07/15 18:48:00 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/07/15 18:48:00 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/07/15 18:48:00 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/07/15 18:48:00 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/07/15 18:48:00 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/07/15 18:48:00 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/07/15 18:48:00 WARNING: ============= SUMMARY =================
05/07/15 18:48:00 WARNING: SUM: Summary of checks and created items:
05/07/15 18:48:00 WARNING: SUM: checkforce 0
05/07/15 18:48:00 WARNING: SUM: checkunique 0
05/07/15 18:48:00 WARNING: SUM: checkwarn 0
05/07/15 18:48:00 WARNING: SUM: cmacros 0
05/07/15 18:48:00 WARNING: SUM: conn 7
05/07/15 18:48:00 WARNING: SUM: errors 1
05/07/15 18:48:00 WARNING: SUM: genport 16
05/07/15 18:48:00 WARNING: SUM: hdlfiles 72
05/07/15 18:48:00 WARNING: SUM: inst 36
05/07/15 18:48:00 WARNING: SUM: multdriver 2
05/07/15 18:48:00 WARNING: SUM: nodriver 7
05/07/15 18:48:00 WARNING: SUM: noload 0
05/07/15 18:48:00 WARNING: SUM: openports 0
05/07/15 18:48:00 WARNING: SUM: warnings 8
05/07/15 18:48:00 WARNING: SUM: === Number of parsed input tables: ===
05/07/15 18:48:00 WARNING: SUM: conf 0
05/07/15 18:48:00 WARNING: SUM: hier 1
05/07/15 18:48:00 WARNING: SUM: conn 1
05/07/15 18:48:00 WARNING: SUM: io 0
05/07/15 18:48:00 WARNING: SUM: i2c 0
05/07/15 18:48:00 WARNING: SUM: Number of changes in intermediate: 69
05/07/15 18:48:00 WARNING: SUM: Number of changed files: 0
05/07/18 08:44:30 
#######################################################################
##### mix_0.pl (Revision: 1.36 )
#####
##### MIX  
#####   MixUtils    1.67 $
#####   MixUtils::IO    1.24 $
#####   MixParser   1.53 $
#####   MixWriter   1.56 $
#####   MixChecker  1.8 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.13 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/07/18 08:44:31 Reading worksheet CONNPORT of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/18 08:44:31 Reading worksheet HIER of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/18 08:44:31 Added new column header ::mdeparent
05/07/18 08:44:31 Added new column header ::mdeinst
05/07/18 08:44:31 Added new column header ::mdeentity
05/07/18 08:44:31 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/18 08:44:31 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/18 08:44:31 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/18 08:44:31 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/18 08:44:31 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/18 08:44:31 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/18 08:44:31 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/18 08:44:31 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/18 08:44:31 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/18 08:44:31 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/18 08:44:31 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/18 08:44:31 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/18 08:44:31 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/18 08:44:31 Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/18 08:44:31 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/18 08:44:31 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/18 08:44:31 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/18 08:44:31 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/18 08:44:31 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/18 08:44:31 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/18 08:44:31 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/18 08:44:31 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/18 08:44:31 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/18 08:44:31 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/18 08:44:31 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/18 08:44:31 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/18 08:44:31 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/18 08:44:31 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/18 08:44:31 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/18 08:44:31 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/18 08:44:31 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/18 08:44:32 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/07/18 08:44:33 WARNING: Rotating 3 old sheets of CONF!
05/07/18 08:44:35 Reading worksheet CONN of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/18 08:44:36 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/18 08:44:36 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/07/18 08:44:36 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/07/18 08:44:37 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/07/18 08:44:37 Reading worksheet HIER of h:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/18 08:44:38 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/07/18 08:44:38 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/07/18 08:44:38 Info: unchanged file ent_aa-e.vhd
05/07/18 08:44:39 Info: unchanged file ent_ab-e.vhd
05/07/18 08:44:39 Info: unchanged file ent_ac-e.vhd
05/07/18 08:44:39 Info: unchanged file ent_ad-e.vhd
05/07/18 08:44:39 Info: unchanged file ent_ae-e.vhd
05/07/18 08:44:39 Info: unchanged file ent_ba-e.vhd
05/07/18 08:44:40 Info: unchanged file ent_bb-e.vhd
05/07/18 08:44:40 Info: unchanged file inst_a_e-e.vhd
05/07/18 08:44:40 Info: unchanged file inst_b_e-e.vhd
05/07/18 08:44:40 Info: unchanged file inst_c_e-e.vhd
05/07/18 08:44:40 Info: unchanged file inst_d_e-e.vhd
05/07/18 08:44:40 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/07/18 08:44:40 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/07/18 08:44:40 Info: unchanged file inst_e_e-e.vhd
05/07/18 08:44:40 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/18 08:44:40 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/18 08:44:40 Info: unchanged file inst_ea_e-e.vhd
05/07/18 08:44:41 Info: unchanged file inst_eaa_e-e.vhd
05/07/18 08:44:41 Info: unchanged file inst_eb_e-e.vhd
05/07/18 08:44:41 Info: unchanged file inst_eba_e-e.vhd
05/07/18 08:44:41 Info: unchanged file inst_ebb_e-e.vhd
05/07/18 08:44:41 Info: unchanged file inst_ec_e-e.vhd
05/07/18 08:44:41 Info: unchanged file inst_ed_e-e.vhd
05/07/18 08:44:41 Info: unchanged file inst_t_e-e.vhd
05/07/18 08:44:41 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/07/18 08:44:41 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/07/18 08:44:41 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/07/18 08:44:41 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/07/18 08:44:41 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/07/18 08:44:41 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/07/18 08:44:41 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/07/18 08:44:42 Info: unchanged file inst_a_e-rtl-a.vhd
05/07/18 08:44:42 Info: unchanged file ent_aa-rtl-a.vhd
05/07/18 08:44:42 Info: unchanged file ent_ab-rtl-a.vhd
05/07/18 08:44:42 Info: unchanged file ent_ac-rtl-a.vhd
05/07/18 08:44:42 Info: unchanged file ent_ad-rtl-a.vhd
05/07/18 08:44:42 Info: unchanged file ent_ae-rtl-a.vhd
05/07/18 08:44:42 Info: unchanged file inst_b_e-rtl-a.vhd
05/07/18 08:44:43 Info: unchanged file ent_ba-rtl-a.vhd
05/07/18 08:44:43 Info: unchanged file ent_bb-rtl-a.vhd
05/07/18 08:44:43 Info: unchanged file inst_c_e-rtl-a.vhd
05/07/18 08:44:43 Info: unchanged file inst_d_e-rtl-a.vhd
05/07/18 08:44:43 Info: unchanged file inst_e_e-rtl-a.vhd
05/07/18 08:44:43 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/18 08:44:43 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/18 08:44:44 Info: unchanged file inst_ea_e-rtl-a.vhd
05/07/18 08:44:44 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/07/18 08:44:44 Info: unchanged file inst_eab_e.v
05/07/18 08:44:44 Info: unchanged file inst_eac_e.v
05/07/18 08:44:44 Info: unchanged file inst_ead_e.v
05/07/18 08:44:44 Info: unchanged file inst_eb_e-rtl-a.vhd
05/07/18 08:44:44 Info: unchanged file inst_eba_e-rtl-a.vhd
05/07/18 08:44:45 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/07/18 08:44:45 Info: unchanged file inst_ebc_e.v
05/07/18 08:44:45 Info: unchanged file inst_ec_e-rtl-a.vhd
05/07/18 08:44:45 Info: unchanged file inst_eca_e.v
05/07/18 08:44:45 Info: unchanged file inst_ecb_e.v
05/07/18 08:44:45 Info: unchanged file inst_ecc_e.v
05/07/18 08:44:46 Info: unchanged file inst_ed_e-rtl-a.vhd
05/07/18 08:44:46 Info: unchanged file inst_eda_e.v
05/07/18 08:44:46 Info: unchanged file inst_edb_e.v
05/07/18 08:44:46 Info: unchanged file inst_ee_e.v
05/07/18 08:44:46 Info: unchanged file inst_ef_e.v
05/07/18 08:44:46 Info: unchanged file inst_eg_e.v
05/07/18 08:44:46 Info: unchanged file inst_t_e-rtl-a.vhd
05/07/18 08:44:46 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/07/18 08:44:47 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/07/18 08:44:47 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/07/18 08:44:47 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/07/18 08:44:47 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/07/18 08:44:47 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/07/18 08:44:47 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/07/18 08:44:47 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/07/18 08:44:47 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/07/18 08:44:48 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/07/18 08:44:48 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/07/18 08:44:48 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/07/18 08:44:48 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/07/18 08:44:48 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/07/18 08:44:48 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/07/18 08:44:48 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/07/18 08:44:49 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/07/18 08:44:49 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/07/18 08:44:49 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/07/18 08:44:49 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/07/18 08:44:49 WARNING: ============= SUMMARY =================
05/07/18 08:44:49 WARNING: SUM: Summary of checks and created items:
05/07/18 08:44:49 WARNING: SUM: checkforce 0
05/07/18 08:44:49 WARNING: SUM: checkunique 0
05/07/18 08:44:49 WARNING: SUM: checkwarn 0
05/07/18 08:44:49 WARNING: SUM: cmacros 0
05/07/18 08:44:49 WARNING: SUM: conn 7
05/07/18 08:44:49 WARNING: SUM: errors 1
05/07/18 08:44:49 WARNING: SUM: genport 16
05/07/18 08:44:49 WARNING: SUM: hdlfiles 72
05/07/18 08:44:49 WARNING: SUM: inst 36
05/07/18 08:44:49 WARNING: SUM: multdriver 2
05/07/18 08:44:49 WARNING: SUM: nodriver 7
05/07/18 08:44:49 WARNING: SUM: noload 0
05/07/18 08:44:49 WARNING: SUM: openports 0
05/07/18 08:44:49 WARNING: SUM: warnings 8
05/07/18 08:44:49 WARNING: SUM: === Number of parsed input tables: ===
05/07/18 08:44:49 WARNING: SUM: conf 0
05/07/18 08:44:49 WARNING: SUM: hier 1
05/07/18 08:44:49 WARNING: SUM: conn 1
05/07/18 08:44:49 WARNING: SUM: io 0
05/07/18 08:44:49 WARNING: SUM: i2c 0
05/07/18 08:44:49 WARNING: SUM: Number of changes in intermediate: 69
05/07/18 08:44:49 WARNING: SUM: Number of changed files: 0
05/07/18 16:13:23 
#######################################################################
##### mix_0.pl (Revision: 1.36 )
#####
##### MIX  
#####   MixUtils    1.67 $
#####   MixUtils::IO    1.24 $
#####   MixParser   1.53 $
#####   MixWriter   1.57 $
#####   MixChecker  1.8 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.13 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/07/18 16:13:23 Reading worksheet CONNPORT of H:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/18 16:13:23 Reading worksheet HIER of H:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/18 16:13:23 Added new column header ::mdeparent
05/07/18 16:13:23 Added new column header ::mdeinst
05/07/18 16:13:23 Added new column header ::mdeentity
05/07/18 16:13:23 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/18 16:13:23 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/18 16:13:23 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/18 16:13:23 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/18 16:13:23 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/18 16:13:23 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/18 16:13:23 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/18 16:13:23 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/18 16:13:23 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/18 16:13:23 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/18 16:13:23 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/18 16:13:23 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/18 16:13:23 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/18 16:13:23 Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/18 16:13:23 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/18 16:13:23 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/18 16:13:23 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/18 16:13:23 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/18 16:13:23 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/18 16:13:23 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/18 16:13:23 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/18 16:13:23 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/18 16:13:23 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/18 16:13:23 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/18 16:13:23 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/18 16:13:23 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/18 16:13:23 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/18 16:13:23 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/18 16:13:23 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/18 16:13:23 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/18 16:13:23 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/18 16:13:25 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/07/18 16:13:26 WARNING: Rotating 3 old sheets of CONF!
05/07/18 16:13:28 Reading worksheet CONN of H:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/18 16:13:29 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/18 16:13:29 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/07/18 16:13:29 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/07/18 16:13:31 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/07/18 16:13:31 Reading worksheet HIER of H:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/18 16:13:31 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/07/18 16:13:31 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/07/18 16:13:31 Info: unchanged file ent_aa-e.vhd
05/07/18 16:13:31 Info: unchanged file ent_ab-e.vhd
05/07/18 16:13:32 Info: unchanged file ent_ac-e.vhd
05/07/18 16:13:32 Info: unchanged file ent_ad-e.vhd
05/07/18 16:13:32 Info: unchanged file ent_ae-e.vhd
05/07/18 16:13:32 Info: unchanged file ent_ba-e.vhd
05/07/18 16:13:32 Info: unchanged file ent_bb-e.vhd
05/07/18 16:13:32 Info: unchanged file inst_a_e-e.vhd
05/07/18 16:13:32 Info: unchanged file inst_b_e-e.vhd
05/07/18 16:13:32 Info: unchanged file inst_c_e-e.vhd
05/07/18 16:13:33 Info: unchanged file inst_d_e-e.vhd
05/07/18 16:13:33 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/07/18 16:13:33 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/07/18 16:13:33 Info: unchanged file inst_e_e-e.vhd
05/07/18 16:13:33 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/18 16:13:33 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/18 16:13:33 Info: unchanged file inst_ea_e-e.vhd
05/07/18 16:13:33 Info: unchanged file inst_eaa_e-e.vhd
05/07/18 16:13:33 Info: unchanged file inst_eb_e-e.vhd
05/07/18 16:13:33 Info: unchanged file inst_eba_e-e.vhd
05/07/18 16:13:33 Info: unchanged file inst_ebb_e-e.vhd
05/07/18 16:13:33 Info: unchanged file inst_ec_e-e.vhd
05/07/18 16:13:34 Info: unchanged file inst_ed_e-e.vhd
05/07/18 16:13:34 Info: unchanged file inst_t_e-e.vhd
05/07/18 16:13:34 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/07/18 16:13:34 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/07/18 16:13:34 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/07/18 16:13:34 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/07/18 16:13:34 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/07/18 16:13:34 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/07/18 16:13:34 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/07/18 16:13:34 Info: unchanged file inst_a_e-rtl-a.vhd
05/07/18 16:13:34 Info: unchanged file ent_aa-rtl-a.vhd
05/07/18 16:13:34 Info: unchanged file ent_ab-rtl-a.vhd
05/07/18 16:13:34 Info: unchanged file ent_ac-rtl-a.vhd
05/07/18 16:13:34 Info: unchanged file ent_ad-rtl-a.vhd
05/07/18 16:13:35 Info: unchanged file ent_ae-rtl-a.vhd
05/07/18 16:13:35 Info: unchanged file inst_b_e-rtl-a.vhd
05/07/18 16:13:35 Info: unchanged file ent_ba-rtl-a.vhd
05/07/18 16:13:35 Info: unchanged file ent_bb-rtl-a.vhd
05/07/18 16:13:35 Info: unchanged file inst_c_e-rtl-a.vhd
05/07/18 16:13:35 Info: unchanged file inst_d_e-rtl-a.vhd
05/07/18 16:13:35 Info: unchanged file inst_e_e-rtl-a.vhd
05/07/18 16:13:35 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/18 16:13:35 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/18 16:13:36 Info: unchanged file inst_ea_e-rtl-a.vhd
05/07/18 16:13:36 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/07/18 16:13:36 Info: unchanged file inst_eab_e.v
05/07/18 16:13:36 Info: unchanged file inst_eac_e.v
05/07/18 16:13:36 Info: unchanged file inst_ead_e.v
05/07/18 16:13:36 Info: unchanged file inst_eb_e-rtl-a.vhd
05/07/18 16:13:36 Info: unchanged file inst_eba_e-rtl-a.vhd
05/07/18 16:13:36 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/07/18 16:13:37 Info: unchanged file inst_ebc_e.v
05/07/18 16:13:37 Info: unchanged file inst_ec_e-rtl-a.vhd
05/07/18 16:13:37 Info: unchanged file inst_eca_e.v
05/07/18 16:13:37 Info: unchanged file inst_ecb_e.v
05/07/18 16:13:37 Info: unchanged file inst_ecc_e.v
05/07/18 16:13:37 Info: unchanged file inst_ed_e-rtl-a.vhd
05/07/18 16:13:37 Info: unchanged file inst_eda_e.v
05/07/18 16:13:37 Info: unchanged file inst_edb_e.v
05/07/18 16:13:38 Info: unchanged file inst_ee_e.v
05/07/18 16:13:38 Info: unchanged file inst_ef_e.v
05/07/18 16:13:38 Info: unchanged file inst_eg_e.v
05/07/18 16:13:38 Info: unchanged file inst_t_e-rtl-a.vhd
05/07/18 16:13:39 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/07/18 16:13:39 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/07/18 16:13:39 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/07/18 16:13:39 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/07/18 16:13:39 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/07/18 16:13:39 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/07/18 16:13:39 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/07/18 16:13:39 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/07/18 16:13:39 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/07/18 16:13:40 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/07/18 16:13:40 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/07/18 16:13:40 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/07/18 16:13:40 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/07/18 16:13:40 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/07/18 16:13:40 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/07/18 16:13:40 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/07/18 16:13:40 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/07/18 16:13:40 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/07/18 16:13:41 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/07/18 16:13:41 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/07/18 16:13:41 WARNING: ============= SUMMARY =================
05/07/18 16:13:41 WARNING: SUM: Summary of checks and created items:
05/07/18 16:13:41 WARNING: SUM: checkforce 0
05/07/18 16:13:41 WARNING: SUM: checkunique 0
05/07/18 16:13:41 WARNING: SUM: checkwarn 0
05/07/18 16:13:41 WARNING: SUM: cmacros 0
05/07/18 16:13:41 WARNING: SUM: conn 7
05/07/18 16:13:41 WARNING: SUM: errors 1
05/07/18 16:13:41 WARNING: SUM: genport 16
05/07/18 16:13:41 WARNING: SUM: hdlfiles 72
05/07/18 16:13:41 WARNING: SUM: inst 36
05/07/18 16:13:41 WARNING: SUM: multdriver 2
05/07/18 16:13:41 WARNING: SUM: nodriver 7
05/07/18 16:13:41 WARNING: SUM: noload 0
05/07/18 16:13:41 WARNING: SUM: openports 0
05/07/18 16:13:41 WARNING: SUM: warnings 8
05/07/18 16:13:41 WARNING: SUM: === Number of parsed input tables: ===
05/07/18 16:13:41 WARNING: SUM: conf 0
05/07/18 16:13:41 WARNING: SUM: hier 1
05/07/18 16:13:41 WARNING: SUM: conn 1
05/07/18 16:13:41 WARNING: SUM: io 0
05/07/18 16:13:41 WARNING: SUM: i2c 0
05/07/18 16:13:41 WARNING: SUM: Number of changes in intermediate: 69
05/07/18 16:13:41 WARNING: SUM: Number of changed files: 0
05/07/20 17:09:35 
#######################################################################
##### mix_0.pl (Revision: 1.36 )
#####
##### MIX  
#####   MixUtils    1.68 $
#####   MixUtils::IO    1.25 $
#####   MixParser   1.54 $
#####   MixWriter   1.57 $
#####   MixChecker  1.8 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.13 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/07/20 17:09:37 Reading worksheet CONNPORT of H:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/20 17:09:37 Reading worksheet HIER of H:/work/eclipse/mix/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/07/20 17:09:37 Added new column header ::mdeparent
05/07/20 17:09:37 Added new column header ::mdeinst
05/07/20 17:09:37 Added new column header ::mdeentity
05/07/20 17:09:37 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/07/20 17:09:37 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/07/20 17:09:37 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/07/20 17:09:37 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/07/20 17:09:37 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/07/20 17:09:37 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/07/20 17:09:37 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/07/20 17:09:37 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/07/20 17:09:37 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/07/20 17:09:37 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/07/20 17:09:37 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/07/20 17:09:37 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/07/20 17:09:37 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/07/20 17:09:37 Adding port to hierachy module inst_e for signal unsplice_a1!
05/07/20 17:09:37 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/07/20 17:09:37 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/07/20 17:09:37 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/07/20 17:09:37 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/07/20 17:09:37 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/07/20 17:09:37 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/07/20 17:09:37 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/07/20 17:09:37 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/07/20 17:09:37 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/07/20 17:09:37 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/07/20 17:09:37 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/07/20 17:09:37 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/07/20 17:09:37 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/07/20 17:09:37 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/07/20 17:09:37 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/07/20 17:09:37 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/07/20 17:09:37 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/07/20 17:09:38 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/07/20 17:09:39 WARNING: Rotating 3 old sheets of CONF!
05/07/20 17:09:41 Reading worksheet CONN of H:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/20 17:09:42 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/07/20 17:09:42 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/07/20 17:09:42 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/07/20 17:09:44 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/07/20 17:09:44 Reading worksheet HIER of H:/work/eclipse/mix/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/07/20 17:09:44 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/07/20 17:09:44 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/07/20 17:09:44 Info: unchanged file ent_aa-e.vhd
05/07/20 17:09:44 Info: unchanged file ent_ab-e.vhd
05/07/20 17:09:44 Info: unchanged file ent_ac-e.vhd
05/07/20 17:09:45 Info: unchanged file ent_ad-e.vhd
05/07/20 17:09:45 Info: unchanged file ent_ae-e.vhd
05/07/20 17:09:45 Info: unchanged file ent_ba-e.vhd
05/07/20 17:09:45 Info: unchanged file ent_bb-e.vhd
05/07/20 17:09:45 Info: unchanged file inst_a_e-e.vhd
05/07/20 17:09:45 Info: unchanged file inst_b_e-e.vhd
05/07/20 17:09:45 Info: unchanged file inst_c_e-e.vhd
05/07/20 17:09:45 Info: unchanged file inst_d_e-e.vhd
05/07/20 17:09:46 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/07/20 17:09:46 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/07/20 17:09:46 Info: unchanged file inst_e_e-e.vhd
05/07/20 17:09:46 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/20 17:09:46 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/07/20 17:09:46 Info: unchanged file inst_ea_e-e.vhd
05/07/20 17:09:46 Info: unchanged file inst_eaa_e-e.vhd
05/07/20 17:09:46 Info: unchanged file inst_eb_e-e.vhd
05/07/20 17:09:46 Info: unchanged file inst_eba_e-e.vhd
05/07/20 17:09:46 Info: unchanged file inst_ebb_e-e.vhd
05/07/20 17:09:46 Info: unchanged file inst_ec_e-e.vhd
05/07/20 17:09:47 Info: unchanged file inst_ed_e-e.vhd
05/07/20 17:09:47 Info: unchanged file inst_t_e-e.vhd
05/07/20 17:09:47 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/07/20 17:09:47 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/07/20 17:09:47 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/07/20 17:09:47 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/07/20 17:09:47 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/07/20 17:09:47 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/07/20 17:09:47 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/07/20 17:09:47 Info: unchanged file inst_a_e-rtl-a.vhd
05/07/20 17:09:47 Info: unchanged file ent_aa-rtl-a.vhd
05/07/20 17:09:47 Info: unchanged file ent_ab-rtl-a.vhd
05/07/20 17:09:47 Info: unchanged file ent_ac-rtl-a.vhd
05/07/20 17:09:47 Info: unchanged file ent_ad-rtl-a.vhd
05/07/20 17:09:47 Info: unchanged file ent_ae-rtl-a.vhd
05/07/20 17:09:48 Info: unchanged file inst_b_e-rtl-a.vhd
05/07/20 17:09:48 Info: unchanged file ent_ba-rtl-a.vhd
05/07/20 17:09:48 Info: unchanged file ent_bb-rtl-a.vhd
05/07/20 17:09:48 Info: unchanged file inst_c_e-rtl-a.vhd
05/07/20 17:09:48 Info: unchanged file inst_d_e-rtl-a.vhd
05/07/20 17:09:48 Info: unchanged file inst_e_e-rtl-a.vhd
05/07/20 17:09:48 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/20 17:09:48 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/07/20 17:09:49 Info: unchanged file inst_ea_e-rtl-a.vhd
05/07/20 17:09:49 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/07/20 17:09:49 Info: unchanged file inst_eab_e.v
05/07/20 17:09:49 Info: unchanged file inst_eac_e.v
05/07/20 17:09:49 Info: unchanged file inst_ead_e.v
05/07/20 17:09:49 Info: unchanged file inst_eb_e-rtl-a.vhd
05/07/20 17:09:49 Info: unchanged file inst_eba_e-rtl-a.vhd
05/07/20 17:09:49 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/07/20 17:09:49 Info: unchanged file inst_ebc_e.v
05/07/20 17:09:50 Info: unchanged file inst_ec_e-rtl-a.vhd
05/07/20 17:09:50 Info: unchanged file inst_eca_e.v
05/07/20 17:09:50 Info: unchanged file inst_ecb_e.v
05/07/20 17:09:50 Info: unchanged file inst_ecc_e.v
05/07/20 17:09:50 Info: unchanged file inst_ed_e-rtl-a.vhd
05/07/20 17:09:50 Info: unchanged file inst_eda_e.v
05/07/20 17:09:50 Info: unchanged file inst_edb_e.v
05/07/20 17:09:50 Info: unchanged file inst_ee_e.v
05/07/20 17:09:50 Info: unchanged file inst_ef_e.v
05/07/20 17:09:51 Info: unchanged file inst_eg_e.v
05/07/20 17:09:51 Info: unchanged file inst_t_e-rtl-a.vhd
05/07/20 17:09:51 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/07/20 17:09:51 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/07/20 17:09:51 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/07/20 17:09:51 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/07/20 17:09:51 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/07/20 17:09:52 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/07/20 17:09:52 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/07/20 17:09:52 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/07/20 17:09:52 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/07/20 17:09:52 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/07/20 17:09:52 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/07/20 17:09:52 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/07/20 17:09:53 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/07/20 17:09:53 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/07/20 17:09:53 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/07/20 17:09:53 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/07/20 17:09:53 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/07/20 17:09:53 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/07/20 17:09:53 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/07/20 17:09:53 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/07/20 17:09:53 WARNING: ============= SUMMARY =================
05/07/20 17:09:53 WARNING: SUM: Summary of checks and created items:
05/07/20 17:09:53 WARNING: SUM: checkforce 0
05/07/20 17:09:53 WARNING: SUM: checkunique 0
05/07/20 17:09:53 WARNING: SUM: checkwarn 0
05/07/20 17:09:53 WARNING: SUM: cmacros 0
05/07/20 17:09:53 WARNING: SUM: conn 7
05/07/20 17:09:53 WARNING: SUM: errors 1
05/07/20 17:09:53 WARNING: SUM: genport 16
05/07/20 17:09:53 WARNING: SUM: hdlfiles 72
05/07/20 17:09:53 WARNING: SUM: inst 36
05/07/20 17:09:53 WARNING: SUM: multdriver 2
05/07/20 17:09:53 WARNING: SUM: nodriver 7
05/07/20 17:09:53 WARNING: SUM: noload 0
05/07/20 17:09:53 WARNING: SUM: openports 0
05/07/20 17:09:53 WARNING: SUM: warnings 8
05/07/20 17:09:53 WARNING: SUM: === Number of parsed input tables: ===
05/07/20 17:09:53 WARNING: SUM: conf 0
05/07/20 17:09:53 WARNING: SUM: hier 1
05/07/20 17:09:53 WARNING: SUM: conn 1
05/07/20 17:09:53 WARNING: SUM: io 0
05/07/20 17:09:53 WARNING: SUM: i2c 0
05/07/20 17:09:53 WARNING: SUM: Number of changes in intermediate: 69
05/07/20 17:09:53 WARNING: SUM: Number of changed files: 0
05/09/15 07:36:06 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.69 $
#####   MixUtils::IO    1.25 $
#####   MixParser   1.55 $
#####   MixWriter   1.58 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.1 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/09/15 07:36:07 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/09/15 07:36:07 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/09/15 07:36:07 Added new column header ::mdeparent
05/09/15 07:36:07 Added new column header ::mdeinst
05/09/15 07:36:07 Added new column header ::mdeentity
05/09/15 07:36:07 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/09/15 07:36:07 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/09/15 07:36:07 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/09/15 07:36:07 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/09/15 07:36:07 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/09/15 07:36:07 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/09/15 07:36:07 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/09/15 07:36:07 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/09/15 07:36:07 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/09/15 07:36:07 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/09/15 07:36:07 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/09/15 07:36:07 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/09/15 07:36:07 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/09/15 07:36:07 Adding port to hierachy module inst_e for signal unsplice_a1!
05/09/15 07:36:07 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/09/15 07:36:07 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/09/15 07:36:07 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/09/15 07:36:07 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/09/15 07:36:07 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/09/15 07:36:07 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/09/15 07:36:07 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/09/15 07:36:07 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/09/15 07:36:07 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/09/15 07:36:07 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/09/15 07:36:07 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/09/15 07:36:07 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/09/15 07:36:07 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/09/15 07:36:08 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/09/15 07:36:08 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/09/15 07:36:08 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/09/15 07:36:08 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/09/15 07:36:09 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/09/15 07:36:09 WARNING: Rotating 3 old sheets of CONF!
05/09/15 07:36:12 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/09/15 07:36:12 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/09/15 07:36:12 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/09/15 07:36:12 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/09/15 07:36:14 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/09/15 07:36:14 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/09/15 07:36:14 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/09/15 07:36:15 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/09/15 09:51:05 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.69 $
#####   MixUtils::IO    1.25 $
#####   MixParser   1.55 $
#####   MixWriter   1.58 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.1 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/09/15 09:51:06 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/09/15 09:51:06 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/09/15 09:51:06 Added new column header ::mdeparent
05/09/15 09:51:06 Added new column header ::mdeinst
05/09/15 09:51:06 Added new column header ::mdeentity
05/09/15 09:51:06 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/09/15 09:51:06 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/09/15 09:51:06 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/09/15 09:51:06 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/09/15 09:51:06 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/09/15 09:51:06 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/09/15 09:51:06 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/09/15 09:51:06 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/09/15 09:51:06 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/09/15 09:51:06 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/09/15 09:51:06 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/09/15 09:51:06 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/09/15 09:51:06 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/09/15 09:51:06 Adding port to hierachy module inst_e for signal unsplice_a1!
05/09/15 09:51:06 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/09/15 09:51:06 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/09/15 09:51:06 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/09/15 09:51:06 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/09/15 09:51:06 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/09/15 09:51:06 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/09/15 09:51:06 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/09/15 09:51:06 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/09/15 09:51:06 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/09/15 09:51:06 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/09/15 09:51:06 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/09/15 09:51:06 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/09/15 09:51:06 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/09/15 09:51:06 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/09/15 09:51:06 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/09/15 09:51:06 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/09/15 09:51:06 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/09/15 09:51:07 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/09/15 09:51:08 WARNING: Rotating 3 old sheets of CONF!
05/09/15 09:51:10 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/09/15 09:51:11 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/09/15 09:51:11 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/09/15 09:51:11 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/09/15 09:51:12 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/09/15 09:51:13 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/09/15 09:51:13 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/09/15 09:51:13 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/09/15 09:51:13 Info: unchanged file ent_aa-e.vhd
05/09/15 09:51:14 Info: unchanged file ent_ab-e.vhd
05/09/15 09:51:14 Info: unchanged file ent_ac-e.vhd
05/09/15 09:51:14 Info: unchanged file ent_ad-e.vhd
05/09/15 09:51:14 Info: unchanged file ent_ae-e.vhd
05/09/15 09:51:14 Info: unchanged file ent_ba-e.vhd
05/09/15 09:51:14 Info: unchanged file ent_bb-e.vhd
05/09/15 09:51:15 Info: unchanged file inst_a_e-e.vhd
05/09/15 09:51:15 Info: unchanged file inst_b_e-e.vhd
05/09/15 09:51:15 Info: unchanged file inst_c_e-e.vhd
05/09/15 09:51:15 Info: unchanged file inst_d_e-e.vhd
05/09/15 09:51:15 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/09/15 09:51:15 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/09/15 09:51:15 Info: unchanged file inst_e_e-e.vhd
05/09/15 09:51:15 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/09/15 09:51:15 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/09/15 09:51:15 Info: unchanged file inst_ea_e-e.vhd
05/09/15 09:51:16 Info: unchanged file inst_eaa_e-e.vhd
05/09/15 09:51:16 Info: unchanged file inst_eb_e-e.vhd
05/09/15 09:51:16 Info: unchanged file inst_eba_e-e.vhd
05/09/15 09:51:16 Info: unchanged file inst_ebb_e-e.vhd
05/09/15 09:51:17 Info: unchanged file inst_ec_e-e.vhd
05/09/15 09:51:17 Info: unchanged file inst_ed_e-e.vhd
05/09/15 09:51:17 Info: unchanged file inst_t_e-e.vhd
05/09/15 09:51:18 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/09/15 09:51:18 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/09/15 09:51:18 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/09/15 09:51:18 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/09/15 09:51:18 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/09/15 09:51:18 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/09/15 09:51:18 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/09/15 09:51:18 Info: unchanged file inst_a_e-rtl-a.vhd
05/09/15 09:51:18 Info: unchanged file ent_aa-rtl-a.vhd
05/09/15 09:51:18 Info: unchanged file ent_ab-rtl-a.vhd
05/09/15 09:51:18 Info: unchanged file ent_ac-rtl-a.vhd
05/09/15 09:51:19 Info: unchanged file ent_ad-rtl-a.vhd
05/09/15 09:51:19 Info: unchanged file ent_ae-rtl-a.vhd
05/09/15 09:51:19 Info: unchanged file inst_b_e-rtl-a.vhd
05/09/15 09:51:19 Info: unchanged file ent_ba-rtl-a.vhd
05/09/15 09:51:19 Info: unchanged file ent_bb-rtl-a.vhd
05/09/15 09:51:20 Info: unchanged file inst_c_e-rtl-a.vhd
05/09/15 09:51:20 Info: unchanged file inst_d_e-rtl-a.vhd
05/09/15 09:51:20 Info: unchanged file inst_e_e-rtl-a.vhd
05/09/15 09:51:20 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/09/15 09:51:20 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/09/15 09:51:20 Info: unchanged file inst_ea_e-rtl-a.vhd
05/09/15 09:51:21 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/09/15 09:51:21 Info: unchanged file inst_eab_e.v
05/09/15 09:51:21 Info: unchanged file inst_eac_e.v
05/09/15 09:51:21 Info: unchanged file inst_ead_e.v
05/09/15 09:51:21 Info: unchanged file inst_eb_e-rtl-a.vhd
05/09/15 09:51:21 Info: unchanged file inst_eba_e-rtl-a.vhd
05/09/15 09:51:21 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/09/15 09:51:21 Info: unchanged file inst_ebc_e.v
05/09/15 09:51:22 Info: unchanged file inst_ec_e-rtl-a.vhd
05/09/15 09:51:22 Info: unchanged file inst_eca_e.v
05/09/15 09:51:22 Info: unchanged file inst_ecb_e.v
05/09/15 09:51:22 Info: unchanged file inst_ecc_e.v
05/09/15 09:51:22 Info: unchanged file inst_ed_e-rtl-a.vhd
05/09/15 09:51:23 Info: unchanged file inst_eda_e.v
05/09/15 09:51:23 Info: unchanged file inst_edb_e.v
05/09/15 09:51:23 Info: unchanged file inst_ee_e.v
05/09/15 09:51:23 Info: unchanged file inst_ef_e.v
05/09/15 09:51:23 Info: unchanged file inst_eg_e.v
05/09/15 09:51:24 Info: unchanged file inst_t_e-rtl-a.vhd
05/09/15 09:51:24 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/09/15 09:51:24 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/09/15 09:51:24 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/09/15 09:51:24 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/09/15 09:51:25 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/09/15 09:51:25 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/09/15 09:51:25 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/09/15 09:51:25 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/09/15 09:51:25 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/09/15 09:51:25 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/09/15 09:51:26 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/09/15 09:51:26 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/09/15 09:51:26 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/09/15 09:51:26 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/09/15 09:51:26 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/09/15 09:51:26 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/09/15 09:51:26 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/09/15 09:51:27 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/09/15 09:51:27 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/09/15 09:51:27 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/09/15 09:51:27 WARNING: ============= SUMMARY =================
05/09/15 09:51:27 WARNING: SUM: Summary of checks and created items:
05/09/15 09:51:27 WARNING: SUM: checkforce 0
05/09/15 09:51:27 WARNING: SUM: checkunique 0
05/09/15 09:51:27 WARNING: SUM: checkwarn 0
05/09/15 09:51:27 WARNING: SUM: cmacros 0
05/09/15 09:51:27 WARNING: SUM: conn 7
05/09/15 09:51:27 WARNING: SUM: errors 1
05/09/15 09:51:27 WARNING: SUM: genport 16
05/09/15 09:51:27 WARNING: SUM: hdlfiles 72
05/09/15 09:51:27 WARNING: SUM: inst 36
05/09/15 09:51:27 WARNING: SUM: multdriver 2
05/09/15 09:51:27 WARNING: SUM: nodriver 7
05/09/15 09:51:27 WARNING: SUM: noload 0
05/09/15 09:51:27 WARNING: SUM: openports 0
05/09/15 09:51:27 WARNING: SUM: warnings 8
05/09/15 09:51:27 WARNING: SUM: === Number of parsed input tables: ===
05/09/15 09:51:27 WARNING: SUM: conf 0
05/09/15 09:51:27 WARNING: SUM: hier 1
05/09/15 09:51:27 WARNING: SUM: conn 1
05/09/15 09:51:27 WARNING: SUM: io 0
05/09/15 09:51:27 WARNING: SUM: i2c 0
05/09/15 09:51:27 WARNING: SUM: Number of changes in intermediate: 69
05/09/15 09:51:27 WARNING: SUM: Number of changed files: 0
05/09/26 05:14:06 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.69 $
#####   MixUtils::IO    1.25 $
#####   MixParser   1.55 $
#####   MixWriter   1.58 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.1 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/09/26 05:14:07 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/09/26 05:14:07 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/09/26 05:14:07 Added new column header ::mdeparent
05/09/26 05:14:07 Added new column header ::mdeinst
05/09/26 05:14:07 Added new column header ::mdeentity
05/09/26 05:14:07 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/09/26 05:14:07 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/09/26 05:14:07 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/09/26 05:14:07 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/09/26 05:14:07 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/09/26 05:14:07 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/09/26 05:14:07 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/09/26 05:14:07 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/09/26 05:14:07 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/09/26 05:14:07 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/09/26 05:14:07 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/09/26 05:14:07 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/09/26 05:14:07 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/09/26 05:14:07 Adding port to hierachy module inst_e for signal unsplice_a1!
05/09/26 05:14:07 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/09/26 05:14:07 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/09/26 05:14:07 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/09/26 05:14:07 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/09/26 05:14:07 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/09/26 05:14:07 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/09/26 05:14:07 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/09/26 05:14:07 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/09/26 05:14:07 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/09/26 05:14:07 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/09/26 05:14:07 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/09/26 05:14:07 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/09/26 05:14:07 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/09/26 05:14:07 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/09/26 05:14:07 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/09/26 05:14:07 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/09/26 05:14:07 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/09/26 05:14:09 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/09/26 05:14:10 WARNING: Rotating 3 old sheets of CONF!
05/09/26 05:14:13 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/09/26 05:14:14 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/09/26 05:14:14 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/09/26 05:14:14 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/09/26 05:14:16 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/09/26 05:14:16 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/09/26 05:14:16 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/09/26 05:14:17 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/09/26 05:14:17 Info: unchanged file ent_aa-e.vhd
05/09/26 05:14:17 Info: unchanged file ent_ab-e.vhd
05/09/26 05:14:17 Info: unchanged file ent_ac-e.vhd
05/09/26 05:14:17 Info: unchanged file ent_ad-e.vhd
05/09/26 05:14:18 Info: unchanged file ent_ae-e.vhd
05/09/26 05:14:18 Info: unchanged file ent_ba-e.vhd
05/09/26 05:14:18 Info: unchanged file ent_bb-e.vhd
05/09/26 05:14:18 Info: unchanged file inst_a_e-e.vhd
05/09/26 05:14:18 Info: unchanged file inst_b_e-e.vhd
05/09/26 05:14:19 Info: unchanged file inst_c_e-e.vhd
05/09/26 05:14:19 Info: unchanged file inst_d_e-e.vhd
05/09/26 05:14:19 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_e_e one bit wide, missing lower bits

05/09/26 05:14:19 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_e_e one bit wide, missing lower bits

05/09/26 05:14:19 Info: unchanged file inst_e_e-e.vhd
05/09/26 05:14:19 WARNING: Warning: Port p_mix_unsplice_a1_127_127_gi of entity inst_ea_e one bit wide, missing lower bits

05/09/26 05:14:19 WARNING: Warning: Port p_mix_unsplice_bad_a_1_1_gi of entity inst_ea_e one bit wide, missing lower bits

05/09/26 05:14:19 Info: unchanged file inst_ea_e-e.vhd
05/09/26 05:14:19 Info: unchanged file inst_eaa_e-e.vhd
05/09/26 05:14:20 Info: unchanged file inst_eb_e-e.vhd
05/09/26 05:14:20 Info: unchanged file inst_eba_e-e.vhd
05/09/26 05:14:20 Info: unchanged file inst_ebb_e-e.vhd
05/09/26 05:14:20 Info: unchanged file inst_ec_e-e.vhd
05/09/26 05:14:21 Info: unchanged file inst_ed_e-e.vhd
05/09/26 05:14:21 Info: unchanged file inst_t_e-e.vhd
05/09/26 05:14:21 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/09/26 05:14:21 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/09/26 05:14:21 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/09/26 05:14:21 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/09/26 05:14:21 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/09/26 05:14:21 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/09/26 05:14:21 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/09/26 05:14:21 Info: unchanged file inst_a_e-rtl-a.vhd
05/09/26 05:14:21 Info: unchanged file ent_aa-rtl-a.vhd
05/09/26 05:14:21 Info: unchanged file ent_ab-rtl-a.vhd
05/09/26 05:14:22 Info: unchanged file ent_ac-rtl-a.vhd
05/09/26 05:14:22 Info: unchanged file ent_ad-rtl-a.vhd
05/09/26 05:14:22 Info: unchanged file ent_ae-rtl-a.vhd
05/09/26 05:14:22 Info: unchanged file inst_b_e-rtl-a.vhd
05/09/26 05:14:22 Info: unchanged file ent_ba-rtl-a.vhd
05/09/26 05:14:23 Info: unchanged file ent_bb-rtl-a.vhd
05/09/26 05:14:23 Info: unchanged file inst_c_e-rtl-a.vhd
05/09/26 05:14:24 Info: unchanged file inst_d_e-rtl-a.vhd
05/09/26 05:14:24 Info: unchanged file inst_e_e-rtl-a.vhd
05/09/26 05:14:24 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/09/26 05:14:24 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/09/26 05:14:25 Info: unchanged file inst_ea_e-rtl-a.vhd
05/09/26 05:14:25 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/09/26 05:14:25 Info: unchanged file inst_eab_e.v
05/09/26 05:14:26 Info: unchanged file inst_eac_e.v
05/09/26 05:14:26 Info: unchanged file inst_ead_e.v
05/09/26 05:14:26 Info: unchanged file inst_eb_e-rtl-a.vhd
05/09/26 05:14:26 Info: unchanged file inst_eba_e-rtl-a.vhd
05/09/26 05:14:26 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/09/26 05:14:26 Info: unchanged file inst_ebc_e.v
05/09/26 05:14:26 Info: unchanged file inst_ec_e-rtl-a.vhd
05/09/26 05:14:27 Info: unchanged file inst_eca_e.v
05/09/26 05:14:27 Info: unchanged file inst_ecb_e.v
05/09/26 05:14:27 Info: unchanged file inst_ecc_e.v
05/09/26 05:14:27 Info: unchanged file inst_ed_e-rtl-a.vhd
05/09/26 05:14:27 Info: unchanged file inst_eda_e.v
05/09/26 05:14:27 Info: unchanged file inst_edb_e.v
05/09/26 05:14:28 Info: unchanged file inst_ee_e.v
05/09/26 05:14:28 Info: unchanged file inst_ef_e.v
05/09/26 05:14:28 Info: unchanged file inst_eg_e.v
05/09/26 05:14:28 Info: unchanged file inst_t_e-rtl-a.vhd
05/09/26 05:14:29 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/09/26 05:14:29 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/09/26 05:14:29 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/09/26 05:14:29 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/09/26 05:14:29 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/09/26 05:14:30 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/09/26 05:14:30 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/09/26 05:14:30 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/09/26 05:14:30 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/09/26 05:14:30 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/09/26 05:14:30 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/09/26 05:14:31 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/09/26 05:14:31 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/09/26 05:14:31 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/09/26 05:14:31 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/09/26 05:14:31 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/09/26 05:14:31 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/09/26 05:14:32 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/09/26 05:14:32 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/09/26 05:14:32 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/09/26 05:14:32 WARNING: ============= SUMMARY =================
05/09/26 05:14:32 WARNING: SUM: Summary of checks and created items:
05/09/26 05:14:32 WARNING: SUM: checkforce 0
05/09/26 05:14:32 WARNING: SUM: checkunique 0
05/09/26 05:14:32 WARNING: SUM: checkwarn 0
05/09/26 05:14:32 WARNING: SUM: cmacros 0
05/09/26 05:14:32 WARNING: SUM: conn 7
05/09/26 05:14:32 WARNING: SUM: errors 1
05/09/26 05:14:32 WARNING: SUM: genport 16
05/09/26 05:14:32 WARNING: SUM: hdlfiles 72
05/09/26 05:14:32 WARNING: SUM: inst 36
05/09/26 05:14:32 WARNING: SUM: multdriver 2
05/09/26 05:14:32 WARNING: SUM: nodriver 7
05/09/26 05:14:32 WARNING: SUM: noload 0
05/09/26 05:14:32 WARNING: SUM: openports 0
05/09/26 05:14:32 WARNING: SUM: warnings 8
05/09/26 05:14:32 WARNING: SUM: === Number of parsed input tables: ===
05/09/26 05:14:32 WARNING: SUM: conf 0
05/09/26 05:14:32 WARNING: SUM: hier 1
05/09/26 05:14:32 WARNING: SUM: conn 1
05/09/26 05:14:32 WARNING: SUM: io 0
05/09/26 05:14:32 WARNING: SUM: i2c 0
05/09/26 05:14:32 WARNING: SUM: Number of changes in intermediate: 69
05/09/26 05:14:32 WARNING: SUM: Number of changed files: 0
05/09/26 07:58:50 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.69 $
#####   MixUtils::IO    1.25 $
#####   MixParser   1.55 $
#####   MixWriter   1.58 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.1 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/09/26 07:58:51 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/09/26 07:58:51 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/09/26 07:58:51 Added new column header ::mdeparent
05/09/26 07:58:51 Added new column header ::mdeinst
05/09/26 07:58:51 Added new column header ::mdeentity
05/09/26 07:58:51 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/09/26 07:58:51 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/09/26 07:58:51 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/09/26 07:58:51 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/09/26 07:58:51 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/09/26 07:58:51 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/09/26 07:58:51 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/09/26 07:58:51 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/09/26 07:58:51 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/09/26 07:58:51 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/09/26 07:58:51 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/09/26 07:58:51 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/09/26 07:58:51 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/09/26 07:58:51 Adding port to hierachy module inst_e for signal unsplice_a1!
05/09/26 07:58:51 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/09/26 07:58:51 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/09/26 07:58:51 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/09/26 07:58:51 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/09/26 07:58:51 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/09/26 07:58:51 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/09/26 07:58:51 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/09/26 07:58:51 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/09/26 07:58:51 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/09/26 07:58:51 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/09/26 07:58:51 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/09/26 07:58:51 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/09/26 07:58:51 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/09/26 07:58:51 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/09/26 07:58:51 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/09/26 07:58:51 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/09/26 07:58:51 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/09/26 07:58:51 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/09/26 07:58:51 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/09/26 07:58:51 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/09/26 07:58:51 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/09/26 07:58:51 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/09/26 07:58:51 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/09/26 07:58:52 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/09/26 07:58:53 WARNING: Rotating 3 old sheets of CONF!
05/09/26 07:58:55 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/09/26 07:58:56 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/09/26 07:58:56 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/09/26 07:58:56 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/09/26 07:58:58 WARNING: INFO: Detected 49 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/09/26 07:58:58 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/09/26 07:58:58 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/09/26 07:58:59 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/09/26 07:58:59 Info: unchanged file ent_aa-e.vhd
05/09/26 07:59:00 Info: unchanged file ent_ab-e.vhd
05/09/26 07:59:00 Info: unchanged file ent_ac-e.vhd
05/09/26 07:59:00 Info: unchanged file ent_ad-e.vhd
05/09/26 07:59:00 Info: unchanged file ent_ae-e.vhd
05/09/26 07:59:01 Info: unchanged file ent_ba-e.vhd
05/09/26 07:59:01 Info: unchanged file ent_bb-e.vhd
05/09/26 07:59:01 Info: unchanged file inst_a_e-e.vhd
05/09/26 07:59:01 Info: unchanged file inst_b_e-e.vhd
05/09/26 07:59:02 Info: unchanged file inst_c_e-e.vhd
05/09/26 07:59:02 Info: unchanged file inst_d_e-e.vhd
05/09/26 07:59:02 WARNING: Info: file inst_e_e-e.vhd has changes!
05/09/26 07:59:02 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/09/26 07:59:02 Info: unchanged file inst_eaa_e-e.vhd
05/09/26 07:59:02 Info: unchanged file inst_eb_e-e.vhd
05/09/26 07:59:03 Info: unchanged file inst_eba_e-e.vhd
05/09/26 07:59:03 Info: unchanged file inst_ebb_e-e.vhd
05/09/26 07:59:03 Info: unchanged file inst_ec_e-e.vhd
05/09/26 07:59:03 Info: unchanged file inst_ed_e-e.vhd
05/09/26 07:59:04 Info: unchanged file inst_t_e-e.vhd
05/09/26 07:59:04 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/09/26 07:59:04 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/09/26 07:59:04 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/09/26 07:59:04 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/09/26 07:59:04 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/09/26 07:59:04 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/09/26 07:59:04 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/09/26 07:59:04 Info: unchanged file inst_a_e-rtl-a.vhd
05/09/26 07:59:04 Info: unchanged file ent_aa-rtl-a.vhd
05/09/26 07:59:04 Info: unchanged file ent_ab-rtl-a.vhd
05/09/26 07:59:04 Info: unchanged file ent_ac-rtl-a.vhd
05/09/26 07:59:04 Info: unchanged file ent_ad-rtl-a.vhd
05/09/26 07:59:05 Info: unchanged file ent_ae-rtl-a.vhd
05/09/26 07:59:05 Info: unchanged file inst_b_e-rtl-a.vhd
05/09/26 07:59:05 Info: unchanged file ent_ba-rtl-a.vhd
05/09/26 07:59:05 Info: unchanged file ent_bb-rtl-a.vhd
05/09/26 07:59:05 Info: unchanged file inst_c_e-rtl-a.vhd
05/09/26 07:59:05 Info: unchanged file inst_d_e-rtl-a.vhd
05/09/26 07:59:06 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/09/26 07:59:06 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/09/26 07:59:06 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/09/26 07:59:06 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/09/26 07:59:07 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/09/26 07:59:07 Info: unchanged file inst_eab_e.v
05/09/26 07:59:07 Info: unchanged file inst_eac_e.v
05/09/26 07:59:07 Info: unchanged file inst_ead_e.v
05/09/26 07:59:08 Info: unchanged file inst_eb_e-rtl-a.vhd
05/09/26 07:59:08 Info: unchanged file inst_eba_e-rtl-a.vhd
05/09/26 07:59:08 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/09/26 07:59:08 Info: unchanged file inst_ebc_e.v
05/09/26 07:59:08 Info: unchanged file inst_ec_e-rtl-a.vhd
05/09/26 07:59:08 Info: unchanged file inst_eca_e.v
05/09/26 07:59:09 Info: unchanged file inst_ecb_e.v
05/09/26 07:59:09 Info: unchanged file inst_ecc_e.v
05/09/26 07:59:09 Info: unchanged file inst_ed_e-rtl-a.vhd
05/09/26 07:59:09 Info: unchanged file inst_eda_e.v
05/09/26 07:59:09 Info: unchanged file inst_edb_e.v
05/09/26 07:59:09 Info: unchanged file inst_ee_e.v
05/09/26 07:59:10 Info: unchanged file inst_ef_e.v
05/09/26 07:59:10 Info: unchanged file inst_eg_e.v
05/09/26 07:59:10 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/09/26 07:59:10 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/09/26 07:59:10 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/09/26 07:59:11 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/09/26 07:59:11 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/09/26 07:59:11 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/09/26 07:59:11 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/09/26 07:59:12 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/09/26 07:59:12 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/09/26 07:59:12 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/09/26 07:59:12 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/09/26 07:59:12 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/09/26 07:59:13 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/09/26 07:59:13 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/09/26 07:59:13 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/09/26 07:59:13 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/09/26 07:59:14 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/09/26 07:59:14 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/09/26 07:59:14 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/09/26 07:59:14 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/09/26 07:59:14 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/09/26 07:59:14 WARNING: ============= SUMMARY =================
05/09/26 07:59:14 WARNING: SUM: Summary of checks and created items:
05/09/26 07:59:14 WARNING: SUM: checkforce 0
05/09/26 07:59:14 WARNING: SUM: checkunique 0
05/09/26 07:59:14 WARNING: SUM: checkwarn 0
05/09/26 07:59:14 WARNING: SUM: cmacros 0
05/09/26 07:59:14 WARNING: SUM: conn 7
05/09/26 07:59:14 WARNING: SUM: errors 1
05/09/26 07:59:14 WARNING: SUM: genport 16
05/09/26 07:59:14 WARNING: SUM: hdlfiles 72
05/09/26 07:59:14 WARNING: SUM: inst 36
05/09/26 07:59:14 WARNING: SUM: multdriver 2
05/09/26 07:59:14 WARNING: SUM: nodriver 7
05/09/26 07:59:14 WARNING: SUM: noload 0
05/09/26 07:59:14 WARNING: SUM: openports 0
05/09/26 07:59:14 WARNING: SUM: warnings 4
05/09/26 07:59:14 WARNING: SUM: === Number of parsed input tables: ===
05/09/26 07:59:14 WARNING: SUM: conf 0
05/09/26 07:59:14 WARNING: SUM: hier 1
05/09/26 07:59:14 WARNING: SUM: conn 1
05/09/26 07:59:14 WARNING: SUM: io 0
05/09/26 07:59:14 WARNING: SUM: i2c 0
05/09/26 07:59:14 WARNING: SUM: Number of changes in intermediate: 69
05/09/26 07:59:14 WARNING: SUM: Number of changed files: 5
05/09/26 15:51:32 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/09/26 15:51:32 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.69 $
#####   MixUtils::IO    1.25 $
#####   MixParser   1.55 $
#####   MixWriter   1.58 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.1 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/09/26 15:51:33 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/09/26 15:51:33 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/09/26 15:51:33 Added new column header ::mdeparent
05/09/26 15:51:33 Added new column header ::mdeinst
05/09/26 15:51:33 Added new column header ::mdeentity
05/09/26 15:51:33 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/09/26 15:51:33 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/09/26 15:51:33 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/09/26 15:51:33 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/09/26 15:51:33 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/09/26 15:51:33 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/09/26 15:51:33 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/09/26 15:51:33 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/09/26 15:51:33 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/09/26 15:51:33 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/09/26 15:51:33 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/09/26 15:51:33 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/09/26 15:51:33 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/09/26 15:51:33 Adding port to hierachy module inst_e for signal unsplice_a1!
05/09/26 15:51:33 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/09/26 15:51:33 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/09/26 15:51:33 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/09/26 15:51:33 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/09/26 15:51:33 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/09/26 15:51:33 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/09/26 15:51:33 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/09/26 15:51:33 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/09/26 15:51:33 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/09/26 15:51:33 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/09/26 15:51:33 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/09/26 15:51:33 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/09/26 15:51:33 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/09/26 15:51:33 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/09/26 15:51:33 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/09/26 15:51:33 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/09/26 15:51:33 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/09/26 15:51:33 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/09/26 15:51:33 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/09/26 15:51:33 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/09/26 15:51:33 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/09/26 15:51:33 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/09/26 15:51:33 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/09/26 15:51:35 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/09/26 15:51:36 WARNING: Rotating 3 old sheets of CONF!
05/09/26 15:51:38 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/09/26 15:51:39 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/09/26 15:51:39 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/09/26 15:51:39 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/09/26 15:51:40 WARNING: INFO: Detected 48 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/09/26 15:51:40 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/09/26 15:51:41 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/09/26 15:51:41 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/09/26 15:51:41 Info: unchanged file ent_aa-e.vhd
05/09/26 15:51:41 Info: unchanged file ent_ab-e.vhd
05/09/26 15:51:41 Info: unchanged file ent_ac-e.vhd
05/09/26 15:51:41 Info: unchanged file ent_ad-e.vhd
05/09/26 15:51:42 Info: unchanged file ent_ae-e.vhd
05/09/26 15:51:42 Info: unchanged file ent_ba-e.vhd
05/09/26 15:51:42 Info: unchanged file ent_bb-e.vhd
05/09/26 15:51:42 Info: unchanged file inst_a_e-e.vhd
05/09/26 15:51:42 Info: unchanged file inst_b_e-e.vhd
05/09/26 15:51:42 Info: unchanged file inst_c_e-e.vhd
05/09/26 15:51:42 Info: unchanged file inst_d_e-e.vhd
05/09/26 15:51:43 WARNING: Info: file inst_e_e-e.vhd has changes!
05/09/26 15:51:43 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/09/26 15:51:43 Info: unchanged file inst_eaa_e-e.vhd
05/09/26 15:51:43 Info: unchanged file inst_eb_e-e.vhd
05/09/26 15:51:43 Info: unchanged file inst_eba_e-e.vhd
05/09/26 15:51:43 Info: unchanged file inst_ebb_e-e.vhd
05/09/26 15:51:44 Info: unchanged file inst_ec_e-e.vhd
05/09/26 15:51:44 Info: unchanged file inst_ed_e-e.vhd
05/09/26 15:51:44 Info: unchanged file inst_t_e-e.vhd
05/09/26 15:51:44 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/09/26 15:51:44 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/09/26 15:51:44 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/09/26 15:51:44 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/09/26 15:51:44 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/09/26 15:51:44 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/09/26 15:51:44 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/09/26 15:51:44 Info: unchanged file inst_a_e-rtl-a.vhd
05/09/26 15:51:44 Info: unchanged file ent_aa-rtl-a.vhd
05/09/26 15:51:44 Info: unchanged file ent_ab-rtl-a.vhd
05/09/26 15:51:45 Info: unchanged file ent_ac-rtl-a.vhd
05/09/26 15:51:45 Info: unchanged file ent_ad-rtl-a.vhd
05/09/26 15:51:45 Info: unchanged file ent_ae-rtl-a.vhd
05/09/26 15:51:45 Info: unchanged file inst_b_e-rtl-a.vhd
05/09/26 15:51:45 Info: unchanged file ent_ba-rtl-a.vhd
05/09/26 15:51:45 Info: unchanged file ent_bb-rtl-a.vhd
05/09/26 15:51:45 Info: unchanged file inst_c_e-rtl-a.vhd
05/09/26 15:51:46 Info: unchanged file inst_d_e-rtl-a.vhd
05/09/26 15:51:46 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/09/26 15:51:46 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/09/26 15:51:46 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/09/26 15:51:46 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/09/26 15:51:46 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/09/26 15:51:46 Info: unchanged file inst_eab_e.v
05/09/26 15:51:46 Info: unchanged file inst_eac_e.v
05/09/26 15:51:47 Info: unchanged file inst_ead_e.v
05/09/26 15:51:47 Info: unchanged file inst_eb_e-rtl-a.vhd
05/09/26 15:51:47 Info: unchanged file inst_eba_e-rtl-a.vhd
05/09/26 15:51:47 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/09/26 15:51:47 Info: unchanged file inst_ebc_e.v
05/09/26 15:51:47 Info: unchanged file inst_ec_e-rtl-a.vhd
05/09/26 15:51:48 Info: unchanged file inst_eca_e.v
05/09/26 15:51:48 Info: unchanged file inst_ecb_e.v
05/09/26 15:51:48 Info: unchanged file inst_ecc_e.v
05/09/26 15:51:48 Info: unchanged file inst_ed_e-rtl-a.vhd
05/09/26 15:51:48 Info: unchanged file inst_eda_e.v
05/09/26 15:51:48 Info: unchanged file inst_edb_e.v
05/09/26 15:51:48 Info: unchanged file inst_ee_e.v
05/09/26 15:51:49 Info: unchanged file inst_ef_e.v
05/09/26 15:51:49 Info: unchanged file inst_eg_e.v
05/09/26 15:51:49 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/09/26 15:51:49 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/09/26 15:51:49 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/09/26 15:51:49 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/09/26 15:51:50 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/09/26 15:51:50 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/09/26 15:51:50 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/09/26 15:51:50 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/09/26 15:51:50 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/09/26 15:51:50 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/09/26 15:51:50 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/09/26 15:51:51 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/09/26 15:51:51 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/09/26 15:51:51 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/09/26 15:51:51 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/09/26 15:51:51 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/09/26 15:51:51 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/09/26 15:51:52 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/09/26 15:51:52 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/09/26 15:51:52 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/09/26 15:51:52 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/09/26 15:51:52 WARNING: ============= SUMMARY =================
05/09/26 15:51:52 WARNING: SUM: Summary of checks and created items:
05/09/26 15:51:52 WARNING: SUM: checkforce 0
05/09/26 15:51:52 WARNING: SUM: checkunique 0
05/09/26 15:51:52 WARNING: SUM: checkwarn 0
05/09/26 15:51:52 WARNING: SUM: cmacros 0
05/09/26 15:51:52 WARNING: SUM: conn 7
05/09/26 15:51:52 WARNING: SUM: errors 1
05/09/26 15:51:52 WARNING: SUM: genport 16
05/09/26 15:51:52 WARNING: SUM: hdlfiles 72
05/09/26 15:51:52 WARNING: SUM: inst 36
05/09/26 15:51:52 WARNING: SUM: multdriver 2
05/09/26 15:51:52 WARNING: SUM: nodriver 7
05/09/26 15:51:52 WARNING: SUM: noload 0
05/09/26 15:51:52 WARNING: SUM: openports 0
05/09/26 15:51:52 WARNING: SUM: warnings 4
05/09/26 15:51:52 WARNING: SUM: === Number of parsed input tables: ===
05/09/26 15:51:52 WARNING: SUM: conf 0
05/09/26 15:51:52 WARNING: SUM: hier 1
05/09/26 15:51:52 WARNING: SUM: conn 1
05/09/26 15:51:52 WARNING: SUM: io 0
05/09/26 15:51:52 WARNING: SUM: i2c 0
05/09/26 15:51:52 WARNING: SUM: Number of changes in intermediate: 68
05/09/26 15:51:52 WARNING: SUM: Number of changed files: 5
05/09/30 17:23:37 ########################################################################
05/09/30 17:23:37 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/09/30 17:23:38 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.70 $
#####   MixUtils::IO    1.26 $
#####   MixParser   1.56 $
#####   MixWriter   1.58 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/09/30 17:23:39 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/09/30 17:23:39 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/09/30 17:23:39 Added new column header ::mdeparent
05/09/30 17:23:39 Added new column header ::mdeinst
05/09/30 17:23:39 Added new column header ::mdeentity
05/09/30 17:23:39 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/09/30 17:23:39 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/09/30 17:23:39 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/09/30 17:23:39 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/09/30 17:23:39 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/09/30 17:23:39 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/09/30 17:23:39 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/09/30 17:23:39 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/09/30 17:23:39 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/09/30 17:23:39 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/09/30 17:23:39 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/09/30 17:23:39 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/09/30 17:23:39 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/09/30 17:23:39 Adding port to hierachy module inst_e for signal unsplice_a1!
05/09/30 17:23:39 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/09/30 17:23:39 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/09/30 17:23:39 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/09/30 17:23:39 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/09/30 17:23:39 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/09/30 17:23:39 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/09/30 17:23:39 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/09/30 17:23:39 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/09/30 17:23:39 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/09/30 17:23:39 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/09/30 17:23:39 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/09/30 17:23:39 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/09/30 17:23:39 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/09/30 17:23:39 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/09/30 17:23:39 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/09/30 17:23:39 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/09/30 17:23:39 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/09/30 17:23:39 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/09/30 17:23:39 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/09/30 17:23:39 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/09/30 17:23:39 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/09/30 17:23:39 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/09/30 17:23:39 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/09/30 17:23:42 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/09/30 17:23:43 WARNING: Rotating 3 old sheets of CONF!
05/09/30 17:23:46 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/09/30 17:23:47 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/09/30 17:23:47 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/09/30 17:23:47 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/09/30 17:23:48 WARNING: INFO: Detected 48 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/09/30 17:23:48 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/09/30 17:23:48 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/09/30 17:23:49 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/09/30 17:23:49 Info: unchanged file ent_aa-e.vhd
05/09/30 17:23:49 Info: unchanged file ent_ab-e.vhd
05/09/30 17:23:49 Info: unchanged file ent_ac-e.vhd
05/09/30 17:23:50 Info: unchanged file ent_ad-e.vhd
05/09/30 17:23:50 Info: unchanged file ent_ae-e.vhd
05/09/30 17:23:50 Info: unchanged file ent_ba-e.vhd
05/09/30 17:23:50 Info: unchanged file ent_bb-e.vhd
05/09/30 17:23:50 Info: unchanged file inst_a_e-e.vhd
05/09/30 17:23:50 Info: unchanged file inst_b_e-e.vhd
05/09/30 17:23:51 Info: unchanged file inst_c_e-e.vhd
05/09/30 17:23:51 Info: unchanged file inst_d_e-e.vhd
05/09/30 17:23:51 WARNING: Info: file inst_e_e-e.vhd has changes!
05/09/30 17:23:51 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/09/30 17:23:51 Info: unchanged file inst_eaa_e-e.vhd
05/09/30 17:23:51 Info: unchanged file inst_eb_e-e.vhd
05/09/30 17:23:52 Info: unchanged file inst_eba_e-e.vhd
05/09/30 17:23:52 Info: unchanged file inst_ebb_e-e.vhd
05/09/30 17:23:52 Info: unchanged file inst_ec_e-e.vhd
05/09/30 17:23:52 Info: unchanged file inst_ed_e-e.vhd
05/09/30 17:23:53 Info: unchanged file inst_t_e-e.vhd
05/09/30 17:23:53 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/09/30 17:23:53 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/09/30 17:23:53 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/09/30 17:23:53 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/09/30 17:23:53 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/09/30 17:23:53 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/09/30 17:23:53 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/09/30 17:23:53 Info: unchanged file inst_a_e-rtl-a.vhd
05/09/30 17:23:53 Info: unchanged file ent_aa-rtl-a.vhd
05/09/30 17:23:53 Info: unchanged file ent_ab-rtl-a.vhd
05/09/30 17:23:53 Info: unchanged file ent_ac-rtl-a.vhd
05/09/30 17:23:54 Info: unchanged file ent_ad-rtl-a.vhd
05/09/30 17:23:54 Info: unchanged file ent_ae-rtl-a.vhd
05/09/30 17:23:54 Info: unchanged file inst_b_e-rtl-a.vhd
05/09/30 17:23:54 Info: unchanged file ent_ba-rtl-a.vhd
05/09/30 17:23:54 Info: unchanged file ent_bb-rtl-a.vhd
05/09/30 17:23:54 Info: unchanged file inst_c_e-rtl-a.vhd
05/09/30 17:23:54 Info: unchanged file inst_d_e-rtl-a.vhd
05/09/30 17:23:55 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/09/30 17:23:55 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/09/30 17:23:55 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/09/30 17:23:55 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/09/30 17:23:55 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/09/30 17:23:55 Info: unchanged file inst_eab_e.v
05/09/30 17:23:55 Info: unchanged file inst_eac_e.v
05/09/30 17:23:55 Info: unchanged file inst_ead_e.v
05/09/30 17:23:55 Info: unchanged file inst_eb_e-rtl-a.vhd
05/09/30 17:23:56 Info: unchanged file inst_eba_e-rtl-a.vhd
05/09/30 17:23:56 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/09/30 17:23:56 Info: unchanged file inst_ebc_e.v
05/09/30 17:23:56 Info: unchanged file inst_ec_e-rtl-a.vhd
05/09/30 17:23:56 Info: unchanged file inst_eca_e.v
05/09/30 17:23:56 Info: unchanged file inst_ecb_e.v
05/09/30 17:23:56 Info: unchanged file inst_ecc_e.v
05/09/30 17:23:57 Info: unchanged file inst_ed_e-rtl-a.vhd
05/09/30 17:23:57 Info: unchanged file inst_eda_e.v
05/09/30 17:23:57 Info: unchanged file inst_edb_e.v
05/09/30 17:23:57 Info: unchanged file inst_ee_e.v
05/09/30 17:23:57 Info: unchanged file inst_ef_e.v
05/09/30 17:23:57 Info: unchanged file inst_eg_e.v
05/09/30 17:23:57 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/09/30 17:23:58 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/09/30 17:23:58 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/09/30 17:23:58 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/09/30 17:23:58 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/09/30 17:23:58 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/09/30 17:23:58 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/09/30 17:23:58 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/09/30 17:23:59 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/09/30 17:23:59 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/09/30 17:23:59 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/09/30 17:23:59 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/09/30 17:23:59 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/09/30 17:23:59 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/09/30 17:23:59 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/09/30 17:24:00 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/09/30 17:24:00 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/09/30 17:24:00 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/09/30 17:24:00 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/09/30 17:24:00 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/09/30 17:24:00 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/09/30 17:24:00 WARNING: ============= SUMMARY =================
05/09/30 17:24:00 WARNING: SUM: Summary of checks and created items:
05/09/30 17:24:00 WARNING: SUM: checkforce 0
05/09/30 17:24:00 WARNING: SUM: checkunique 0
05/09/30 17:24:00 WARNING: SUM: checkwarn 0
05/09/30 17:24:00 WARNING: SUM: cmacros 0
05/09/30 17:24:00 WARNING: SUM: conn 7
05/09/30 17:24:00 WARNING: SUM: errors 1
05/09/30 17:24:00 WARNING: SUM: genport 16
05/09/30 17:24:00 WARNING: SUM: hdlfiles 72
05/09/30 17:24:00 WARNING: SUM: inst 36
05/09/30 17:24:00 WARNING: SUM: multdriver 2
05/09/30 17:24:00 WARNING: SUM: nodriver 7
05/09/30 17:24:00 WARNING: SUM: noload 0
05/09/30 17:24:00 WARNING: SUM: openports 0
05/09/30 17:24:00 WARNING: SUM: warnings 4
05/09/30 17:24:00 WARNING: SUM: === Number of parsed input tables: ===
05/09/30 17:24:00 WARNING: SUM: conf 0
05/09/30 17:24:00 WARNING: SUM: hier 1
05/09/30 17:24:00 WARNING: SUM: conn 1
05/09/30 17:24:00 WARNING: SUM: io 0
05/09/30 17:24:00 WARNING: SUM: i2c 0
05/09/30 17:24:00 WARNING: SUM: Number of changes in intermediate: 68
05/09/30 17:24:00 WARNING: SUM: Number of changed files: 5
05/10/04 05:54:26 ########################################################################
05/10/04 05:54:26 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/04 05:54:26 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.70 $
#####   MixUtils::IO    1.26 $
#####   MixParser   1.56 $
#####   MixWriter   1.58 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/04 05:54:27 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/04 05:54:27 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/04 05:54:27 Added new column header ::mdeparent
05/10/04 05:54:27 Added new column header ::mdeinst
05/10/04 05:54:27 Added new column header ::mdeentity
05/10/04 05:54:27 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/04 05:54:27 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/04 05:54:27 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/04 05:54:27 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/04 05:54:27 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/04 05:54:27 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/04 05:54:27 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/04 05:54:27 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/04 05:54:27 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/04 05:54:27 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/04 05:54:27 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/04 05:54:27 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/04 05:54:27 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/04 05:54:27 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/04 05:54:27 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/04 05:54:27 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/04 05:54:27 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/04 05:54:27 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/04 05:54:27 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/04 05:54:27 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/04 05:54:27 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/04 05:54:27 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/04 05:54:27 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/04 05:54:27 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/04 05:54:27 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/04 05:54:27 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/04 05:54:27 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/04 05:54:27 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/04 05:54:27 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/04 05:54:27 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/04 05:54:27 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/04 05:54:27 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/04 05:54:27 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/04 05:54:27 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/04 05:54:27 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/04 05:54:27 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/04 05:54:27 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/04 05:54:29 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/04 05:54:30 WARNING: Rotating 3 old sheets of CONF!
05/10/04 05:54:32 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/04 05:54:33 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/04 05:54:33 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/04 05:54:33 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/04 05:54:35 WARNING: INFO: Detected 48 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/04 05:54:35 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/04 05:54:35 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/04 05:54:35 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/04 05:54:35 Info: unchanged file ent_aa-e.vhd
05/10/04 05:54:35 Info: unchanged file ent_ab-e.vhd
05/10/04 05:54:35 Info: unchanged file ent_ac-e.vhd
05/10/04 05:54:35 Info: unchanged file ent_ad-e.vhd
05/10/04 05:54:36 Info: unchanged file ent_ae-e.vhd
05/10/04 05:54:36 Info: unchanged file ent_ba-e.vhd
05/10/04 05:54:36 Info: unchanged file ent_bb-e.vhd
05/10/04 05:54:36 Info: unchanged file inst_a_e-e.vhd
05/10/04 05:54:36 Info: unchanged file inst_b_e-e.vhd
05/10/04 05:54:36 Info: unchanged file inst_c_e-e.vhd
05/10/04 05:54:36 Info: unchanged file inst_d_e-e.vhd
05/10/04 05:54:36 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/04 05:54:37 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/04 05:54:37 Info: unchanged file inst_eaa_e-e.vhd
05/10/04 05:54:37 Info: unchanged file inst_eb_e-e.vhd
05/10/04 05:54:37 Info: unchanged file inst_eba_e-e.vhd
05/10/04 05:54:37 Info: unchanged file inst_ebb_e-e.vhd
05/10/04 05:54:38 Info: unchanged file inst_ec_e-e.vhd
05/10/04 05:54:38 Info: unchanged file inst_ed_e-e.vhd
05/10/04 05:54:38 Info: unchanged file inst_t_e-e.vhd
05/10/04 05:54:38 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/04 05:54:38 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/04 05:54:38 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/04 05:54:38 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/04 05:54:38 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/04 05:54:38 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/04 05:54:38 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/04 05:54:38 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/04 05:54:39 Info: unchanged file ent_aa-rtl-a.vhd
05/10/04 05:54:39 Info: unchanged file ent_ab-rtl-a.vhd
05/10/04 05:54:39 Info: unchanged file ent_ac-rtl-a.vhd
05/10/04 05:54:39 Info: unchanged file ent_ad-rtl-a.vhd
05/10/04 05:54:39 Info: unchanged file ent_ae-rtl-a.vhd
05/10/04 05:54:39 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/04 05:54:39 Info: unchanged file ent_ba-rtl-a.vhd
05/10/04 05:54:39 Info: unchanged file ent_bb-rtl-a.vhd
05/10/04 05:54:40 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/04 05:54:40 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/04 05:54:40 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/04 05:54:40 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/04 05:54:40 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/04 05:54:40 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/04 05:54:40 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/04 05:54:40 Info: unchanged file inst_eab_e.v
05/10/04 05:54:40 Info: unchanged file inst_eac_e.v
05/10/04 05:54:40 Info: unchanged file inst_ead_e.v
05/10/04 05:54:41 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/04 05:54:41 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/04 05:54:41 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/04 05:54:41 Info: unchanged file inst_ebc_e.v
05/10/04 05:54:41 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/04 05:54:41 Info: unchanged file inst_eca_e.v
05/10/04 05:54:41 Info: unchanged file inst_ecb_e.v
05/10/04 05:54:42 Info: unchanged file inst_ecc_e.v
05/10/04 05:54:42 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/04 05:54:42 Info: unchanged file inst_eda_e.v
05/10/04 05:54:42 Info: unchanged file inst_edb_e.v
05/10/04 05:54:42 Info: unchanged file inst_ee_e.v
05/10/04 05:54:42 Info: unchanged file inst_ef_e.v
05/10/04 05:54:43 Info: unchanged file inst_eg_e.v
05/10/04 05:54:43 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/04 05:54:43 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/04 05:54:43 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/04 05:54:44 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/04 05:54:44 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/04 05:54:44 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/04 05:54:44 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/04 05:54:44 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/04 05:54:44 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/04 05:54:44 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/04 05:54:45 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/04 05:54:45 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/04 05:54:45 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/04 05:54:45 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/04 05:54:45 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/04 05:54:45 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/04 05:54:45 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/04 05:54:46 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/04 05:54:46 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/04 05:54:46 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/04 05:54:46 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/04 05:54:46 WARNING: ============= SUMMARY =================
05/10/04 05:54:46 WARNING: SUM: Summary of checks and created items:
05/10/04 05:54:46 WARNING: SUM: checkforce 0
05/10/04 05:54:46 WARNING: SUM: checkunique 0
05/10/04 05:54:46 WARNING: SUM: checkwarn 0
05/10/04 05:54:46 WARNING: SUM: cmacros 0
05/10/04 05:54:46 WARNING: SUM: conn 7
05/10/04 05:54:46 WARNING: SUM: errors 1
05/10/04 05:54:46 WARNING: SUM: genport 16
05/10/04 05:54:46 WARNING: SUM: hdlfiles 72
05/10/04 05:54:46 WARNING: SUM: inst 36
05/10/04 05:54:46 WARNING: SUM: multdriver 2
05/10/04 05:54:46 WARNING: SUM: nodriver 7
05/10/04 05:54:46 WARNING: SUM: noload 0
05/10/04 05:54:46 WARNING: SUM: openports 0
05/10/04 05:54:46 WARNING: SUM: warnings 4
05/10/04 05:54:46 WARNING: SUM: === Number of parsed input tables: ===
05/10/04 05:54:46 WARNING: SUM: conf 0
05/10/04 05:54:46 WARNING: SUM: hier 1
05/10/04 05:54:46 WARNING: SUM: conn 1
05/10/04 05:54:46 WARNING: SUM: io 0
05/10/04 05:54:46 WARNING: SUM: i2c 0
05/10/04 05:54:46 WARNING: SUM: Number of changes in intermediate: 68
05/10/04 05:54:46 WARNING: SUM: Number of changed files: 5
05/10/05 16:53:00 ########################################################################
05/10/05 16:53:00 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/05 16:53:01 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.70 $
#####   MixUtils::IO    1.26 $
#####   MixParser   1.56 $
#####   MixWriter   1.58 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/05 16:53:02 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/05 16:53:02 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/05 16:53:02 Added new column header ::mdeparent
05/10/05 16:53:02 Added new column header ::mdeinst
05/10/05 16:53:02 Added new column header ::mdeentity
05/10/05 16:53:02 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/05 16:53:02 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/05 16:53:02 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/05 16:53:02 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/05 16:53:02 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/05 16:53:02 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/05 16:53:02 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/05 16:53:02 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/05 16:53:02 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/05 16:53:02 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/05 16:53:02 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/05 16:53:02 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/05 16:53:02 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/05 16:53:02 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/05 16:53:02 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/05 16:53:02 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/05 16:53:02 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/05 16:53:02 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/05 16:53:02 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/05 16:53:02 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/05 16:53:02 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/05 16:53:02 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/05 16:53:02 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/05 16:53:02 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/05 16:53:02 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/05 16:53:02 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/05 16:53:02 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/05 16:53:02 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/05 16:53:02 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/05 16:53:02 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/05 16:53:02 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/05 16:53:02 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/05 16:53:02 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/05 16:53:02 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/05 16:53:02 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/05 16:53:02 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/05 16:53:02 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/05 16:53:04 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/05 16:53:04 WARNING: Rotating 3 old sheets of CONF!
05/10/05 16:53:07 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/05 16:53:07 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/05 16:53:07 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/05 16:53:07 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/05 16:53:09 WARNING: INFO: Detected 48 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/05 16:53:09 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/05 16:53:09 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/05 16:53:09 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/05 16:53:09 Info: unchanged file ent_aa-e.vhd
05/10/05 16:53:09 Info: unchanged file ent_ab-e.vhd
05/10/05 16:53:10 Info: unchanged file ent_ac-e.vhd
05/10/05 16:53:10 Info: unchanged file ent_ad-e.vhd
05/10/05 16:53:10 Info: unchanged file ent_ae-e.vhd
05/10/05 16:53:10 Info: unchanged file ent_ba-e.vhd
05/10/05 16:53:10 Info: unchanged file ent_bb-e.vhd
05/10/05 16:53:10 Info: unchanged file inst_a_e-e.vhd
05/10/05 16:53:10 Info: unchanged file inst_b_e-e.vhd
05/10/05 16:53:11 Info: unchanged file inst_c_e-e.vhd
05/10/05 16:53:11 Info: unchanged file inst_d_e-e.vhd
05/10/05 16:53:11 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/05 16:53:11 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/05 16:53:12 Info: unchanged file inst_eaa_e-e.vhd
05/10/05 16:53:12 Info: unchanged file inst_eb_e-e.vhd
05/10/05 16:53:12 Info: unchanged file inst_eba_e-e.vhd
05/10/05 16:53:12 Info: unchanged file inst_ebb_e-e.vhd
05/10/05 16:53:13 Info: unchanged file inst_ec_e-e.vhd
05/10/05 16:53:13 Info: unchanged file inst_ed_e-e.vhd
05/10/05 16:53:13 Info: unchanged file inst_t_e-e.vhd
05/10/05 16:53:13 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/05 16:53:13 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/05 16:53:13 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/05 16:53:13 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/05 16:53:13 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/05 16:53:13 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/05 16:53:13 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/05 16:53:13 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/05 16:53:13 Info: unchanged file ent_aa-rtl-a.vhd
05/10/05 16:53:13 Info: unchanged file ent_ab-rtl-a.vhd
05/10/05 16:53:14 Info: unchanged file ent_ac-rtl-a.vhd
05/10/05 16:53:14 Info: unchanged file ent_ad-rtl-a.vhd
05/10/05 16:53:14 Info: unchanged file ent_ae-rtl-a.vhd
05/10/05 16:53:14 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/05 16:53:14 Info: unchanged file ent_ba-rtl-a.vhd
05/10/05 16:53:14 Info: unchanged file ent_bb-rtl-a.vhd
05/10/05 16:53:15 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/05 16:53:15 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/05 16:53:15 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/05 16:53:15 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/05 16:53:15 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/05 16:53:15 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/05 16:53:15 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/05 16:53:15 Info: unchanged file inst_eab_e.v
05/10/05 16:53:15 Info: unchanged file inst_eac_e.v
05/10/05 16:53:15 Info: unchanged file inst_ead_e.v
05/10/05 16:53:16 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/05 16:53:16 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/05 16:53:16 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/05 16:53:16 Info: unchanged file inst_ebc_e.v
05/10/05 16:53:16 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/05 16:53:16 Info: unchanged file inst_eca_e.v
05/10/05 16:53:16 Info: unchanged file inst_ecb_e.v
05/10/05 16:53:17 Info: unchanged file inst_ecc_e.v
05/10/05 16:53:17 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/05 16:53:17 Info: unchanged file inst_eda_e.v
05/10/05 16:53:17 Info: unchanged file inst_edb_e.v
05/10/05 16:53:17 Info: unchanged file inst_ee_e.v
05/10/05 16:53:17 Info: unchanged file inst_ef_e.v
05/10/05 16:53:17 Info: unchanged file inst_eg_e.v
05/10/05 16:53:18 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/05 16:53:18 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/05 16:53:18 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/05 16:53:18 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/05 16:53:18 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/05 16:53:19 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/05 16:53:19 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/05 16:53:19 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/05 16:53:19 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/05 16:53:19 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/05 16:53:19 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/05 16:53:19 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/05 16:53:20 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/05 16:53:20 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/05 16:53:20 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/05 16:53:20 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/05 16:53:20 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/05 16:53:20 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/05 16:53:20 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/05 16:53:20 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/05 16:53:20 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/05 16:53:20 WARNING: ============= SUMMARY =================
05/10/05 16:53:20 WARNING: SUM: Summary of checks and created items:
05/10/05 16:53:20 WARNING: SUM: checkforce 0
05/10/05 16:53:20 WARNING: SUM: checkunique 0
05/10/05 16:53:20 WARNING: SUM: checkwarn 0
05/10/05 16:53:20 WARNING: SUM: cmacros 0
05/10/05 16:53:20 WARNING: SUM: conn 7
05/10/05 16:53:20 WARNING: SUM: errors 1
05/10/05 16:53:20 WARNING: SUM: genport 16
05/10/05 16:53:20 WARNING: SUM: hdlfiles 72
05/10/05 16:53:20 WARNING: SUM: inst 36
05/10/05 16:53:20 WARNING: SUM: multdriver 2
05/10/05 16:53:20 WARNING: SUM: nodriver 7
05/10/05 16:53:20 WARNING: SUM: noload 0
05/10/05 16:53:20 WARNING: SUM: openports 0
05/10/05 16:53:20 WARNING: SUM: warnings 4
05/10/05 16:53:20 WARNING: SUM: === Number of parsed input tables: ===
05/10/05 16:53:20 WARNING: SUM: conf 0
05/10/05 16:53:20 WARNING: SUM: hier 1
05/10/05 16:53:20 WARNING: SUM: conn 1
05/10/05 16:53:20 WARNING: SUM: io 0
05/10/05 16:53:20 WARNING: SUM: i2c 0
05/10/05 16:53:20 WARNING: SUM: Number of changes in intermediate: 68
05/10/05 16:53:20 WARNING: SUM: Number of changed files: 5
05/10/06 08:53:44 ########################################################################
05/10/06 08:53:44 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/06 08:53:44 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.70 $
#####   MixUtils::IO    1.26 $
#####   MixParser   1.56 $
#####   MixWriter   1.58 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/06 08:53:45 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/06 08:53:45 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/06 08:53:45 Added new column header ::mdeparent
05/10/06 08:53:45 Added new column header ::mdeinst
05/10/06 08:53:45 Added new column header ::mdeentity
05/10/06 08:53:45 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/06 08:53:45 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/06 08:53:45 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/06 08:53:45 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/06 08:53:45 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/06 08:53:45 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/06 08:53:45 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/06 08:53:45 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/06 08:53:45 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/06 08:53:45 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/06 08:53:45 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/06 08:53:45 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/06 08:53:45 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/06 08:53:45 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/06 08:53:45 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/06 08:53:45 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/06 08:53:45 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/06 08:53:45 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/06 08:53:45 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/06 08:53:45 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/06 08:53:45 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/06 08:53:45 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/06 08:53:45 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/06 08:53:45 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/06 08:53:45 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/06 08:53:45 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/06 08:53:45 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/06 08:53:45 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/06 08:53:45 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/06 08:53:45 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/06 08:53:45 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/06 08:53:45 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/06 08:53:45 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/06 08:53:45 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/06 08:53:45 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/06 08:53:45 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/06 08:53:45 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/06 08:53:46 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/06 08:53:46 WARNING: Rotating 3 old sheets of CONF!
05/10/06 08:53:49 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/06 08:53:49 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/06 08:53:50 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/06 08:53:50 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/06 08:53:51 WARNING: INFO: Detected 48 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/06 08:53:51 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/06 08:53:52 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/06 08:53:52 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/06 08:53:52 Info: unchanged file ent_aa-e.vhd
05/10/06 08:53:53 Info: unchanged file ent_ab-e.vhd
05/10/06 08:53:53 Info: unchanged file ent_ac-e.vhd
05/10/06 08:53:53 Info: unchanged file ent_ad-e.vhd
05/10/06 08:53:53 Info: unchanged file ent_ae-e.vhd
05/10/06 08:53:53 Info: unchanged file ent_ba-e.vhd
05/10/06 08:53:54 Info: unchanged file ent_bb-e.vhd
05/10/06 08:53:54 Info: unchanged file inst_a_e-e.vhd
05/10/06 08:53:54 Info: unchanged file inst_b_e-e.vhd
05/10/06 08:53:54 Info: unchanged file inst_c_e-e.vhd
05/10/06 08:53:55 Info: unchanged file inst_d_e-e.vhd
05/10/06 08:53:55 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/06 08:53:55 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/06 08:53:55 Info: unchanged file inst_eaa_e-e.vhd
05/10/06 08:53:56 Info: unchanged file inst_eb_e-e.vhd
05/10/06 08:53:56 Info: unchanged file inst_eba_e-e.vhd
05/10/06 08:53:56 Info: unchanged file inst_ebb_e-e.vhd
05/10/06 08:53:56 Info: unchanged file inst_ec_e-e.vhd
05/10/06 08:53:56 Info: unchanged file inst_ed_e-e.vhd
05/10/06 08:53:57 Info: unchanged file inst_t_e-e.vhd
05/10/06 08:53:57 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/06 08:53:57 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/06 08:53:57 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/06 08:53:57 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/06 08:53:57 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/06 08:53:57 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/06 08:53:57 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/06 08:53:57 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/06 08:53:57 Info: unchanged file ent_aa-rtl-a.vhd
05/10/06 08:53:57 Info: unchanged file ent_ab-rtl-a.vhd
05/10/06 08:53:57 Info: unchanged file ent_ac-rtl-a.vhd
05/10/06 08:53:58 Info: unchanged file ent_ad-rtl-a.vhd
05/10/06 08:53:58 Info: unchanged file ent_ae-rtl-a.vhd
05/10/06 08:53:58 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/06 08:53:58 Info: unchanged file ent_ba-rtl-a.vhd
05/10/06 08:53:59 Info: unchanged file ent_bb-rtl-a.vhd
05/10/06 08:53:59 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/06 08:53:59 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/06 08:54:00 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/06 08:54:00 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/06 08:54:00 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/06 08:54:00 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/06 08:54:00 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/06 08:54:00 Info: unchanged file inst_eab_e.v
05/10/06 08:54:00 Info: unchanged file inst_eac_e.v
05/10/06 08:54:00 Info: unchanged file inst_ead_e.v
05/10/06 08:54:01 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/06 08:54:01 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/06 08:54:01 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/06 08:54:01 Info: unchanged file inst_ebc_e.v
05/10/06 08:54:01 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/06 08:54:01 Info: unchanged file inst_eca_e.v
05/10/06 08:54:02 Info: unchanged file inst_ecb_e.v
05/10/06 08:54:02 Info: unchanged file inst_ecc_e.v
05/10/06 08:54:02 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/06 08:54:02 Info: unchanged file inst_eda_e.v
05/10/06 08:54:02 Info: unchanged file inst_edb_e.v
05/10/06 08:54:02 Info: unchanged file inst_ee_e.v
05/10/06 08:54:03 Info: unchanged file inst_ef_e.v
05/10/06 08:54:03 Info: unchanged file inst_eg_e.v
05/10/06 08:54:03 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/06 08:54:03 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/06 08:54:03 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/06 08:54:04 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/06 08:54:04 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/06 08:54:04 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/06 08:54:04 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/06 08:54:04 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/06 08:54:04 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/06 08:54:05 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/06 08:54:05 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/06 08:54:05 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/06 08:54:05 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/06 08:54:05 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/06 08:54:05 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/06 08:54:06 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/06 08:54:06 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/06 08:54:06 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/06 08:54:06 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/06 08:54:06 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/06 08:54:06 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/06 08:54:06 WARNING: ============= SUMMARY =================
05/10/06 08:54:07 WARNING: SUM: Summary of checks and created items:
05/10/06 08:54:07 WARNING: SUM: checkforce 0
05/10/06 08:54:07 WARNING: SUM: checkunique 0
05/10/06 08:54:07 WARNING: SUM: checkwarn 0
05/10/06 08:54:07 WARNING: SUM: cmacros 0
05/10/06 08:54:07 WARNING: SUM: conn 7
05/10/06 08:54:07 WARNING: SUM: errors 1
05/10/06 08:54:07 WARNING: SUM: genport 16
05/10/06 08:54:07 WARNING: SUM: hdlfiles 72
05/10/06 08:54:07 WARNING: SUM: inst 36
05/10/06 08:54:07 WARNING: SUM: multdriver 2
05/10/06 08:54:07 WARNING: SUM: nodriver 7
05/10/06 08:54:07 WARNING: SUM: noload 0
05/10/06 08:54:07 WARNING: SUM: openports 0
05/10/06 08:54:07 WARNING: SUM: warnings 4
05/10/06 08:54:07 WARNING: SUM: === Number of parsed input tables: ===
05/10/06 08:54:07 WARNING: SUM: conf 0
05/10/06 08:54:07 WARNING: SUM: hier 1
05/10/06 08:54:07 WARNING: SUM: conn 1
05/10/06 08:54:07 WARNING: SUM: io 0
05/10/06 08:54:07 WARNING: SUM: i2c 0
05/10/06 08:54:07 WARNING: SUM: Number of changes in intermediate: 68
05/10/06 08:54:07 WARNING: SUM: Number of changed files: 5
05/10/06 09:59:46 ########################################################################
05/10/06 09:59:46 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/06 09:59:46 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.70 $
#####   MixUtils::IO    1.26 $
#####   MixParser   1.56 $
#####   MixWriter   1.58 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/06 09:59:47 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/06 09:59:47 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/06 09:59:47 Added new column header ::mdeparent
05/10/06 09:59:47 Added new column header ::mdeinst
05/10/06 09:59:47 Added new column header ::mdeentity
05/10/06 09:59:47 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/06 09:59:47 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/06 09:59:47 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/06 09:59:47 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/06 09:59:47 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/06 09:59:47 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/06 09:59:47 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/06 09:59:47 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/06 09:59:47 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/06 09:59:47 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/06 09:59:47 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/06 09:59:47 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/06 09:59:47 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/06 09:59:47 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/06 09:59:47 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/06 09:59:47 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/06 09:59:47 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/06 09:59:47 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/06 09:59:47 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/06 09:59:47 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/06 09:59:47 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/06 09:59:47 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/06 09:59:47 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/06 09:59:47 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/06 09:59:47 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/06 09:59:47 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/06 09:59:47 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/06 09:59:47 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/06 09:59:47 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/06 09:59:47 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/06 09:59:47 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/06 09:59:47 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/06 09:59:47 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/06 09:59:47 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/06 09:59:47 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/06 09:59:47 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/06 09:59:47 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/06 09:59:49 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/06 09:59:50 WARNING: Rotating 3 old sheets of CONF!
05/10/06 09:59:52 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/06 09:59:53 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/06 09:59:53 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/06 09:59:53 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/06 09:59:54 WARNING: INFO: Detected 48 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/06 09:59:54 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/06 09:59:55 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/06 09:59:55 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/06 09:59:55 Info: unchanged file ent_aa-e.vhd
05/10/06 09:59:56 Info: unchanged file ent_ab-e.vhd
05/10/06 09:59:56 Info: unchanged file ent_ac-e.vhd
05/10/06 09:59:56 Info: unchanged file ent_ad-e.vhd
05/10/06 09:59:56 Info: unchanged file ent_ae-e.vhd
05/10/06 09:59:56 Info: unchanged file ent_ba-e.vhd
05/10/06 09:59:57 Info: unchanged file ent_bb-e.vhd
05/10/06 09:59:57 Info: unchanged file inst_a_e-e.vhd
05/10/06 09:59:57 Info: unchanged file inst_b_e-e.vhd
05/10/06 09:59:57 Info: unchanged file inst_c_e-e.vhd
05/10/06 09:59:57 Info: unchanged file inst_d_e-e.vhd
05/10/06 09:59:58 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/06 09:59:58 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/06 09:59:58 Info: unchanged file inst_eaa_e-e.vhd
05/10/06 09:59:59 Info: unchanged file inst_eb_e-e.vhd
05/10/06 09:59:59 Info: unchanged file inst_eba_e-e.vhd
05/10/06 09:59:59 Info: unchanged file inst_ebb_e-e.vhd
05/10/06 09:59:59 Info: unchanged file inst_ec_e-e.vhd
05/10/06 10:00:00 Info: unchanged file inst_ed_e-e.vhd
05/10/06 10:00:00 Info: unchanged file inst_t_e-e.vhd
05/10/06 10:00:00 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/06 10:00:00 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/06 10:00:00 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/06 10:00:00 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/06 10:00:00 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/06 10:00:00 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/06 10:00:00 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/06 10:00:00 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/06 10:00:00 Info: unchanged file ent_aa-rtl-a.vhd
05/10/06 10:00:01 Info: unchanged file ent_ab-rtl-a.vhd
05/10/06 10:00:01 Info: unchanged file ent_ac-rtl-a.vhd
05/10/06 10:00:01 Info: unchanged file ent_ad-rtl-a.vhd
05/10/06 10:00:01 Info: unchanged file ent_ae-rtl-a.vhd
05/10/06 10:00:02 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/06 10:00:02 Info: unchanged file ent_ba-rtl-a.vhd
05/10/06 10:00:02 Info: unchanged file ent_bb-rtl-a.vhd
05/10/06 10:00:02 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/06 10:00:02 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/06 10:00:02 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/06 10:00:03 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/06 10:00:03 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/06 10:00:03 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/06 10:00:03 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/06 10:00:03 Info: unchanged file inst_eab_e.v
05/10/06 10:00:03 Info: unchanged file inst_eac_e.v
05/10/06 10:00:03 Info: unchanged file inst_ead_e.v
05/10/06 10:00:04 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/06 10:00:04 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/06 10:00:04 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/06 10:00:04 Info: unchanged file inst_ebc_e.v
05/10/06 10:00:04 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/06 10:00:05 Info: unchanged file inst_eca_e.v
05/10/06 10:00:05 Info: unchanged file inst_ecb_e.v
05/10/06 10:00:05 Info: unchanged file inst_ecc_e.v
05/10/06 10:00:05 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/06 10:00:05 Info: unchanged file inst_eda_e.v
05/10/06 10:00:06 Info: unchanged file inst_edb_e.v
05/10/06 10:00:06 Info: unchanged file inst_ee_e.v
05/10/06 10:00:06 Info: unchanged file inst_ef_e.v
05/10/06 10:00:06 Info: unchanged file inst_eg_e.v
05/10/06 10:00:06 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/06 10:00:06 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/06 10:00:07 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/06 10:00:07 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/06 10:00:07 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/06 10:00:07 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/06 10:00:07 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/06 10:00:08 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/06 10:00:08 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/06 10:00:08 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/06 10:00:08 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/06 10:00:08 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/06 10:00:09 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/06 10:00:09 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/06 10:00:09 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/06 10:00:09 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/06 10:00:09 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/06 10:00:09 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/06 10:00:09 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/06 10:00:10 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/06 10:00:10 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/06 10:00:10 WARNING: ============= SUMMARY =================
05/10/06 10:00:10 WARNING: SUM: Summary of checks and created items:
05/10/06 10:00:10 WARNING: SUM: checkforce 0
05/10/06 10:00:10 WARNING: SUM: checkunique 0
05/10/06 10:00:10 WARNING: SUM: checkwarn 0
05/10/06 10:00:10 WARNING: SUM: cmacros 0
05/10/06 10:00:10 WARNING: SUM: conn 7
05/10/06 10:00:10 WARNING: SUM: errors 1
05/10/06 10:00:10 WARNING: SUM: genport 16
05/10/06 10:00:10 WARNING: SUM: hdlfiles 72
05/10/06 10:00:10 WARNING: SUM: inst 36
05/10/06 10:00:10 WARNING: SUM: multdriver 2
05/10/06 10:00:10 WARNING: SUM: nodriver 7
05/10/06 10:00:10 WARNING: SUM: noload 0
05/10/06 10:00:10 WARNING: SUM: openports 0
05/10/06 10:00:10 WARNING: SUM: warnings 4
05/10/06 10:00:10 WARNING: SUM: === Number of parsed input tables: ===
05/10/06 10:00:10 WARNING: SUM: conf 0
05/10/06 10:00:10 WARNING: SUM: hier 1
05/10/06 10:00:10 WARNING: SUM: conn 1
05/10/06 10:00:10 WARNING: SUM: io 0
05/10/06 10:00:10 WARNING: SUM: i2c 0
05/10/06 10:00:10 WARNING: SUM: Number of changes in intermediate: 68
05/10/06 10:00:10 WARNING: SUM: Number of changed files: 5
05/10/06 11:25:19 ########################################################################
05/10/06 11:25:19 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/06 11:25:19 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.73 $
#####   MixUtils::IO    1.27 $
#####   MixParser   1.58 $
#####   MixWriter   1.59 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/06 11:25:20 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/06 11:25:20 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/06 11:25:20 Added new column header ::mdeparent
05/10/06 11:25:20 Added new column header ::mdeinst
05/10/06 11:25:20 Added new column header ::mdeentity
05/10/06 11:25:20 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/06 11:25:20 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/06 11:25:20 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/06 11:25:20 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/06 11:25:20 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/06 11:25:20 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/06 11:25:20 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/06 11:25:20 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/06 11:25:20 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/06 11:25:20 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/06 11:25:20 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/06 11:25:20 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/06 11:25:20 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/06 11:25:20 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/06 11:25:20 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/06 11:25:20 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/06 11:25:20 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/06 11:25:20 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/06 11:25:20 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/06 11:25:20 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/06 11:25:20 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/06 11:25:20 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/06 11:25:20 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/06 11:25:20 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/06 11:25:20 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/06 11:25:20 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/06 11:25:20 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/06 11:25:20 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/06 11:25:20 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/06 11:25:20 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/06 11:25:20 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/06 11:25:20 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/06 11:25:20 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/06 11:25:20 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/06 11:25:20 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/06 11:25:20 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/06 11:25:20 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/06 11:25:23 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/06 11:25:24 WARNING: Rotating 3 old sheets of CONF!
05/10/06 11:25:27 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/06 11:25:27 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/06 11:25:27 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/06 11:25:27 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/06 11:25:29 WARNING: INFO: Detected 48 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/06 11:25:29 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/06 11:25:29 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/06 11:25:30 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/06 11:25:30 Info: unchanged file ent_aa-e.vhd
05/10/06 11:25:30 Info: unchanged file ent_ab-e.vhd
05/10/06 11:25:31 Info: unchanged file ent_ac-e.vhd
05/10/06 11:25:31 Info: unchanged file ent_ad-e.vhd
05/10/06 11:25:31 Info: unchanged file ent_ae-e.vhd
05/10/06 11:25:31 Info: unchanged file ent_ba-e.vhd
05/10/06 11:25:31 Info: unchanged file ent_bb-e.vhd
05/10/06 11:25:32 Info: unchanged file inst_a_e-e.vhd
05/10/06 11:25:32 Info: unchanged file inst_b_e-e.vhd
05/10/06 11:25:33 Info: unchanged file inst_c_e-e.vhd
05/10/06 11:25:33 Info: unchanged file inst_d_e-e.vhd
05/10/06 11:25:33 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/06 11:25:34 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/06 11:25:34 Info: unchanged file inst_eaa_e-e.vhd
05/10/06 11:25:34 Info: unchanged file inst_eb_e-e.vhd
05/10/06 11:25:34 Info: unchanged file inst_eba_e-e.vhd
05/10/06 11:25:35 Info: unchanged file inst_ebb_e-e.vhd
05/10/06 11:25:35 Info: unchanged file inst_ec_e-e.vhd
05/10/06 11:25:35 Info: unchanged file inst_ed_e-e.vhd
05/10/06 11:25:36 Info: unchanged file inst_t_e-e.vhd
05/10/06 11:25:36 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/06 11:25:36 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/06 11:25:36 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/06 11:25:36 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/06 11:25:36 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/06 11:25:36 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/06 11:25:36 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/06 11:25:36 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/06 11:25:36 Info: unchanged file ent_aa-rtl-a.vhd
05/10/06 11:25:37 Info: unchanged file ent_ab-rtl-a.vhd
05/10/06 11:25:37 Info: unchanged file ent_ac-rtl-a.vhd
05/10/06 11:25:37 Info: unchanged file ent_ad-rtl-a.vhd
05/10/06 11:25:38 Info: unchanged file ent_ae-rtl-a.vhd
05/10/06 11:25:38 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/06 11:25:38 Info: unchanged file ent_ba-rtl-a.vhd
05/10/06 11:25:38 Info: unchanged file ent_bb-rtl-a.vhd
05/10/06 11:25:38 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/06 11:25:38 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/06 11:25:39 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/06 11:25:39 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/06 11:25:39 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/06 11:25:39 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/06 11:25:39 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/06 11:25:39 Info: unchanged file inst_eab_e.v
05/10/06 11:25:40 Info: unchanged file inst_eac_e.v
05/10/06 11:25:40 Info: unchanged file inst_ead_e.v
05/10/06 11:25:40 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/06 11:25:40 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/06 11:25:41 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/06 11:25:41 Info: unchanged file inst_ebc_e.v
05/10/06 11:25:41 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/06 11:25:41 Info: unchanged file inst_eca_e.v
05/10/06 11:25:42 Info: unchanged file inst_ecb_e.v
05/10/06 11:25:42 Info: unchanged file inst_ecc_e.v
05/10/06 11:25:42 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/06 11:25:42 Info: unchanged file inst_eda_e.v
05/10/06 11:25:43 Info: unchanged file inst_edb_e.v
05/10/06 11:25:43 Info: unchanged file inst_ee_e.v
05/10/06 11:25:43 Info: unchanged file inst_ef_e.v
05/10/06 11:25:43 Info: unchanged file inst_eg_e.v
05/10/06 11:25:44 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/06 11:25:44 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/06 11:25:44 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/06 11:25:44 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/06 11:25:44 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/06 11:25:44 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/06 11:25:45 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/06 11:25:45 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/06 11:25:45 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/06 11:25:45 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/06 11:25:46 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/06 11:25:46 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/06 11:25:46 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/06 11:25:46 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/06 11:25:46 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/06 11:25:47 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/06 11:25:47 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/06 11:25:47 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/06 11:25:47 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/06 11:25:48 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/06 11:25:48 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/06 11:25:48 WARNING: ============= SUMMARY =================
05/10/06 11:25:48 WARNING: SUM: Summary of checks and created items:
05/10/06 11:25:48 WARNING: SUM: checkforce 0
05/10/06 11:25:48 WARNING: SUM: checkunique 0
05/10/06 11:25:48 WARNING: SUM: checkwarn 0
05/10/06 11:25:48 WARNING: SUM: cmacros 0
05/10/06 11:25:48 WARNING: SUM: conn 7
05/10/06 11:25:48 WARNING: SUM: errors 1
05/10/06 11:25:48 WARNING: SUM: genport 16
05/10/06 11:25:48 WARNING: SUM: hdlfiles 72
05/10/06 11:25:48 WARNING: SUM: inst 36
05/10/06 11:25:48 WARNING: SUM: multdriver 2
05/10/06 11:25:48 WARNING: SUM: nodriver 7
05/10/06 11:25:48 WARNING: SUM: noload 0
05/10/06 11:25:48 WARNING: SUM: openports 0
05/10/06 11:25:48 WARNING: SUM: warnings 4
05/10/06 11:25:48 WARNING: SUM: === Number of parsed input tables: ===
05/10/06 11:25:48 WARNING: SUM: conf 0
05/10/06 11:25:48 WARNING: SUM: hier 1
05/10/06 11:25:48 WARNING: SUM: conn 1
05/10/06 11:25:48 WARNING: SUM: io 0
05/10/06 11:25:48 WARNING: SUM: i2c 0
05/10/06 11:25:48 WARNING: SUM: Number of changes in intermediate: 68
05/10/06 11:25:48 WARNING: SUM: Number of changed files: 5
05/10/10 12:39:22 ########################################################################
05/10/10 12:39:22 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/10 12:39:22 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.73 $
#####   MixUtils::IO    1.27 $
#####   MixParser   1.58 $
#####   MixWriter   1.59 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/10 12:39:23 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/10 12:39:23 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/10 12:39:23 Added new column header ::mdeparent
05/10/10 12:39:23 Added new column header ::mdeinst
05/10/10 12:39:23 Added new column header ::mdeentity
05/10/10 12:39:23 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/10 12:39:23 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/10 12:39:23 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/10 12:39:23 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/10 12:39:23 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/10 12:39:23 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/10 12:39:23 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/10 12:39:23 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/10 12:39:23 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/10 12:39:23 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/10 12:39:23 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/10 12:39:23 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/10 12:39:23 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/10 12:39:23 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/10 12:39:23 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/10 12:39:23 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/10 12:39:23 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/10 12:39:23 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/10 12:39:23 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/10 12:39:23 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/10 12:39:23 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/10 12:39:23 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/10 12:39:23 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/10 12:39:23 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/10 12:39:23 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/10 12:39:23 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/10 12:39:23 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/10 12:39:23 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/10 12:39:23 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/10 12:39:23 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/10 12:39:23 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/10 12:39:23 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/10 12:39:23 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/10 12:39:23 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/10 12:39:23 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/10 12:39:23 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/10 12:39:23 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/10 12:39:24 WARNING: Rotating 3 old sheets of CONF!
05/10/10 12:39:27 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/10 12:39:27 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/10 12:39:27 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/10 12:39:27 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/10 12:39:29 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/10 12:39:29 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/10 12:39:29 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/10 12:39:30 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/10 12:39:30 Info: unchanged file ent_aa-e.vhd
05/10/10 12:39:30 Info: unchanged file ent_ab-e.vhd
05/10/10 12:39:31 Info: unchanged file ent_ac-e.vhd
05/10/10 12:39:31 Info: unchanged file ent_ad-e.vhd
05/10/10 12:39:31 Info: unchanged file ent_ae-e.vhd
05/10/10 12:39:31 Info: unchanged file ent_ba-e.vhd
05/10/10 12:39:31 Info: unchanged file ent_bb-e.vhd
05/10/10 12:39:32 Info: unchanged file inst_a_e-e.vhd
05/10/10 12:39:32 Info: unchanged file inst_b_e-e.vhd
05/10/10 12:39:32 Info: unchanged file inst_c_e-e.vhd
05/10/10 12:39:32 Info: unchanged file inst_d_e-e.vhd
05/10/10 12:39:33 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/10 12:39:33 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/10 12:39:33 Info: unchanged file inst_eaa_e-e.vhd
05/10/10 12:39:33 Info: unchanged file inst_eb_e-e.vhd
05/10/10 12:39:33 Info: unchanged file inst_eba_e-e.vhd
05/10/10 12:39:33 Info: unchanged file inst_ebb_e-e.vhd
05/10/10 12:39:34 Info: unchanged file inst_ec_e-e.vhd
05/10/10 12:39:34 Info: unchanged file inst_ed_e-e.vhd
05/10/10 12:39:34 Info: unchanged file inst_t_e-e.vhd
05/10/10 12:39:34 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/10 12:39:34 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/10 12:39:34 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/10 12:39:34 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/10 12:39:34 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/10 12:39:34 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/10 12:39:34 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/10 12:39:34 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/10 12:39:35 Info: unchanged file ent_aa-rtl-a.vhd
05/10/10 12:39:35 Info: unchanged file ent_ab-rtl-a.vhd
05/10/10 12:39:35 Info: unchanged file ent_ac-rtl-a.vhd
05/10/10 12:39:35 Info: unchanged file ent_ad-rtl-a.vhd
05/10/10 12:39:35 Info: unchanged file ent_ae-rtl-a.vhd
05/10/10 12:39:36 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/10 12:39:36 Info: unchanged file ent_ba-rtl-a.vhd
05/10/10 12:39:36 Info: unchanged file ent_bb-rtl-a.vhd
05/10/10 12:39:36 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/10 12:39:37 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/10 12:39:37 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/10 12:39:37 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/10 12:39:37 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/10 12:39:37 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/10 12:39:38 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/10 12:39:38 Info: unchanged file inst_eab_e.v
05/10/10 12:39:38 Info: unchanged file inst_eac_e.v
05/10/10 12:39:38 Info: unchanged file inst_ead_e.v
05/10/10 12:39:38 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/10 12:39:38 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/10 12:39:38 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/10 12:39:39 Info: unchanged file inst_ebc_e.v
05/10/10 12:39:39 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/10 12:39:39 Info: unchanged file inst_eca_e.v
05/10/10 12:39:39 Info: unchanged file inst_ecb_e.v
05/10/10 12:39:39 Info: unchanged file inst_ecc_e.v
05/10/10 12:39:40 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/10 12:39:40 Info: unchanged file inst_eda_e.v
05/10/10 12:39:40 Info: unchanged file inst_edb_e.v
05/10/10 12:39:40 Info: unchanged file inst_ee_e.v
05/10/10 12:39:41 Info: unchanged file inst_ef_e.v
05/10/10 12:39:41 Info: unchanged file inst_eg_e.v
05/10/10 12:39:41 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/10 12:39:41 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/10 12:39:42 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/10 12:39:42 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/10 12:39:42 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/10 12:39:42 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/10 12:39:43 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/10 12:39:43 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/10 12:39:43 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/10 12:39:43 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/10 12:39:43 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/10 12:39:44 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/10 12:39:44 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/10 12:39:44 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/10 12:39:44 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/10 12:39:45 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/10 12:39:45 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/10 12:39:45 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/10 12:39:45 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/10 12:39:46 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/10 12:39:46 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/10 12:39:46 WARNING: ============= SUMMARY =================
05/10/10 12:39:46 WARNING: SUM: Summary of checks and created items:
05/10/10 12:39:46 WARNING: SUM: checkforce 0
05/10/10 12:39:46 WARNING: SUM: checkunique 0
05/10/10 12:39:46 WARNING: SUM: checkwarn 0
05/10/10 12:39:46 WARNING: SUM: cmacros 0
05/10/10 12:39:46 WARNING: SUM: conn 7
05/10/10 12:39:46 WARNING: SUM: errors 1
05/10/10 12:39:46 WARNING: SUM: genport 16
05/10/10 12:39:46 WARNING: SUM: hdlfiles 72
05/10/10 12:39:46 WARNING: SUM: inst 36
05/10/10 12:39:46 WARNING: SUM: multdriver 2
05/10/10 12:39:46 WARNING: SUM: nodriver 7
05/10/10 12:39:46 WARNING: SUM: noload 0
05/10/10 12:39:46 WARNING: SUM: openports 0
05/10/10 12:39:46 WARNING: SUM: warnings 4
05/10/10 12:39:46 WARNING: SUM: === Number of parsed input tables: ===
05/10/10 12:39:46 WARNING: SUM: conf 0
05/10/10 12:39:46 WARNING: SUM: hier 1
05/10/10 12:39:46 WARNING: SUM: conn 1
05/10/10 12:39:46 WARNING: SUM: io 0
05/10/10 12:39:46 WARNING: SUM: i2c 0
05/10/10 12:39:46 WARNING: SUM: Number of changes in intermediate: 71
05/10/10 12:39:46 WARNING: SUM: Number of changed files: 5
05/10/10 14:24:34 ########################################################################
05/10/10 14:24:34 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/10 14:24:34 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.73 $
#####   MixUtils::IO    1.27 $
#####   MixParser   1.58 $
#####   MixWriter   1.59 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/10 14:24:35 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/10 14:24:35 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/10 14:24:35 Added new column header ::mdeparent
05/10/10 14:24:35 Added new column header ::mdeinst
05/10/10 14:24:35 Added new column header ::mdeentity
05/10/10 14:24:35 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/10 14:24:35 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/10 14:24:35 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/10 14:24:35 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/10 14:24:35 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/10 14:24:35 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/10 14:24:35 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/10 14:24:35 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/10 14:24:35 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/10 14:24:35 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/10 14:24:35 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/10 14:24:35 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/10 14:24:35 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/10 14:24:35 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/10 14:24:35 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/10 14:24:35 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/10 14:24:35 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/10 14:24:35 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/10 14:24:35 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/10 14:24:35 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/10 14:24:35 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/10 14:24:35 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/10 14:24:35 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/10 14:24:35 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/10 14:24:35 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/10 14:24:35 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/10 14:24:35 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/10 14:24:35 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/10 14:24:35 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/10 14:24:35 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/10 14:24:35 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/10 14:24:35 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/10 14:24:35 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/10 14:24:35 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/10 14:24:35 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/10 14:24:35 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/10 14:24:35 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/10 14:24:36 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/10 14:24:36 WARNING: Rotating 3 old sheets of CONF!
05/10/10 14:24:39 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/10 14:24:39 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/10 14:24:39 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/10 14:24:39 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/10 14:24:41 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/10 14:24:41 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/10 14:24:42 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/10 14:24:42 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/10 14:24:42 Info: unchanged file ent_aa-e.vhd
05/10/10 14:24:42 Info: unchanged file ent_ab-e.vhd
05/10/10 14:24:43 Info: unchanged file ent_ac-e.vhd
05/10/10 14:24:43 Info: unchanged file ent_ad-e.vhd
05/10/10 14:24:43 Info: unchanged file ent_ae-e.vhd
05/10/10 14:24:43 Info: unchanged file ent_ba-e.vhd
05/10/10 14:24:43 Info: unchanged file ent_bb-e.vhd
05/10/10 14:24:44 Info: unchanged file inst_a_e-e.vhd
05/10/10 14:24:44 Info: unchanged file inst_b_e-e.vhd
05/10/10 14:24:44 Info: unchanged file inst_c_e-e.vhd
05/10/10 14:24:44 Info: unchanged file inst_d_e-e.vhd
05/10/10 14:24:44 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/10 14:24:45 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/10 14:24:45 Info: unchanged file inst_eaa_e-e.vhd
05/10/10 14:24:45 Info: unchanged file inst_eb_e-e.vhd
05/10/10 14:24:46 Info: unchanged file inst_eba_e-e.vhd
05/10/10 14:24:46 Info: unchanged file inst_ebb_e-e.vhd
05/10/10 14:24:46 Info: unchanged file inst_ec_e-e.vhd
05/10/10 14:24:46 Info: unchanged file inst_ed_e-e.vhd
05/10/10 14:24:47 Info: unchanged file inst_t_e-e.vhd
05/10/10 14:24:47 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/10 14:24:47 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/10 14:24:47 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/10 14:24:47 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/10 14:24:47 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/10 14:24:47 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/10 14:24:47 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/10 14:24:47 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/10 14:24:47 Info: unchanged file ent_aa-rtl-a.vhd
05/10/10 14:24:48 Info: unchanged file ent_ab-rtl-a.vhd
05/10/10 14:24:48 Info: unchanged file ent_ac-rtl-a.vhd
05/10/10 14:24:48 Info: unchanged file ent_ad-rtl-a.vhd
05/10/10 14:24:48 Info: unchanged file ent_ae-rtl-a.vhd
05/10/10 14:24:48 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/10 14:24:49 Info: unchanged file ent_ba-rtl-a.vhd
05/10/10 14:24:49 Info: unchanged file ent_bb-rtl-a.vhd
05/10/10 14:24:49 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/10 14:24:49 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/10 14:24:49 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/10 14:24:49 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/10 14:24:49 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/10 14:24:50 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/10 14:24:50 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/10 14:24:50 Info: unchanged file inst_eab_e.v
05/10/10 14:24:50 Info: unchanged file inst_eac_e.v
05/10/10 14:24:50 Info: unchanged file inst_ead_e.v
05/10/10 14:24:51 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/10 14:24:51 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/10 14:24:51 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/10 14:24:51 Info: unchanged file inst_ebc_e.v
05/10/10 14:24:51 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/10 14:24:51 Info: unchanged file inst_eca_e.v
05/10/10 14:24:52 Info: unchanged file inst_ecb_e.v
05/10/10 14:24:52 Info: unchanged file inst_ecc_e.v
05/10/10 14:24:52 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/10 14:24:52 Info: unchanged file inst_eda_e.v
05/10/10 14:24:52 Info: unchanged file inst_edb_e.v
05/10/10 14:24:52 Info: unchanged file inst_ee_e.v
05/10/10 14:24:53 Info: unchanged file inst_ef_e.v
05/10/10 14:24:53 Info: unchanged file inst_eg_e.v
05/10/10 14:24:53 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/10 14:24:53 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/10 14:24:54 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/10 14:24:54 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/10 14:24:54 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/10 14:24:54 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/10 14:24:54 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/10 14:24:55 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/10 14:24:55 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/10 14:24:55 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/10 14:24:55 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/10 14:24:55 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/10 14:24:56 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/10 14:24:56 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/10 14:24:56 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/10 14:24:56 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/10 14:24:56 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/10 14:24:57 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/10 14:24:57 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/10 14:24:57 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/10 14:24:57 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/10 14:24:57 WARNING: ============= SUMMARY =================
05/10/10 14:24:57 WARNING: SUM: Summary of checks and created items:
05/10/10 14:24:57 WARNING: SUM: checkforce 0
05/10/10 14:24:57 WARNING: SUM: checkunique 0
05/10/10 14:24:57 WARNING: SUM: checkwarn 0
05/10/10 14:24:57 WARNING: SUM: cmacros 0
05/10/10 14:24:57 WARNING: SUM: conn 7
05/10/10 14:24:57 WARNING: SUM: errors 1
05/10/10 14:24:57 WARNING: SUM: genport 16
05/10/10 14:24:57 WARNING: SUM: hdlfiles 72
05/10/10 14:24:57 WARNING: SUM: inst 36
05/10/10 14:24:57 WARNING: SUM: multdriver 2
05/10/10 14:24:57 WARNING: SUM: nodriver 7
05/10/10 14:24:57 WARNING: SUM: noload 0
05/10/10 14:24:57 WARNING: SUM: openports 0
05/10/10 14:24:57 WARNING: SUM: warnings 4
05/10/10 14:24:57 WARNING: SUM: === Number of parsed input tables: ===
05/10/10 14:24:57 WARNING: SUM: conf 0
05/10/10 14:24:57 WARNING: SUM: hier 1
05/10/10 14:24:57 WARNING: SUM: conn 1
05/10/10 14:24:57 WARNING: SUM: io 0
05/10/10 14:24:57 WARNING: SUM: i2c 0
05/10/10 14:24:57 WARNING: SUM: Number of changes in intermediate: 71
05/10/10 14:24:57 WARNING: SUM: Number of changed files: 5
05/10/12 13:33:45 ########################################################################
05/10/12 13:33:45 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/12 13:33:45 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.73 $
#####   MixUtils::IO    1.27 $
#####   MixParser   1.58 $
#####   MixWriter   1.59 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/12 13:33:46 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/12 13:33:46 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/12 13:33:46 Added new column header ::mdeparent
05/10/12 13:33:46 Added new column header ::mdeinst
05/10/12 13:33:46 Added new column header ::mdeentity
05/10/12 13:33:46 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/12 13:33:46 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/12 13:33:46 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/12 13:33:46 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/12 13:33:46 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/12 13:33:46 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/12 13:33:46 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/12 13:33:46 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/12 13:33:46 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/12 13:33:46 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/12 13:33:46 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/12 13:33:46 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/12 13:33:46 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/12 13:33:46 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/12 13:33:46 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/12 13:33:46 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/12 13:33:46 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/12 13:33:46 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/12 13:33:46 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/12 13:33:46 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/12 13:33:46 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/12 13:33:46 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/12 13:33:46 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/12 13:33:46 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/12 13:33:47 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/12 13:33:47 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/12 13:33:47 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/12 13:33:47 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/12 13:33:47 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/12 13:33:47 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/12 13:33:47 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/12 13:33:47 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/12 13:33:47 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/12 13:33:47 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/12 13:33:47 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/12 13:33:47 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/12 13:33:47 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/12 13:33:52 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/12 13:33:53 WARNING: Rotating 3 old sheets of CONF!
05/10/12 13:33:56 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/12 13:33:56 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/12 13:33:57 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/12 13:33:57 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/12 13:33:59 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/12 13:33:59 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/12 13:33:59 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/12 13:33:59 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/12 13:34:00 Info: unchanged file ent_aa-e.vhd
05/10/12 13:34:00 Info: unchanged file ent_ab-e.vhd
05/10/12 13:34:00 Info: unchanged file ent_ac-e.vhd
05/10/12 13:34:00 Info: unchanged file ent_ad-e.vhd
05/10/12 13:34:00 Info: unchanged file ent_ae-e.vhd
05/10/12 13:34:01 Info: unchanged file ent_ba-e.vhd
05/10/12 13:34:01 Info: unchanged file ent_bb-e.vhd
05/10/12 13:34:01 Info: unchanged file inst_a_e-e.vhd
05/10/12 13:34:01 Info: unchanged file inst_b_e-e.vhd
05/10/12 13:34:01 Info: unchanged file inst_c_e-e.vhd
05/10/12 13:34:02 Info: unchanged file inst_d_e-e.vhd
05/10/12 13:34:02 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/12 13:34:02 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/12 13:34:02 Info: unchanged file inst_eaa_e-e.vhd
05/10/12 13:34:03 Info: unchanged file inst_eb_e-e.vhd
05/10/12 13:34:03 Info: unchanged file inst_eba_e-e.vhd
05/10/12 13:34:03 Info: unchanged file inst_ebb_e-e.vhd
05/10/12 13:34:03 Info: unchanged file inst_ec_e-e.vhd
05/10/12 13:34:03 Info: unchanged file inst_ed_e-e.vhd
05/10/12 13:34:03 Info: unchanged file inst_t_e-e.vhd
05/10/12 13:34:03 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/12 13:34:03 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/12 13:34:03 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/12 13:34:03 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/12 13:34:03 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/12 13:34:03 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/12 13:34:03 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/12 13:34:03 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/12 13:34:04 Info: unchanged file ent_aa-rtl-a.vhd
05/10/12 13:34:04 Info: unchanged file ent_ab-rtl-a.vhd
05/10/12 13:34:04 Info: unchanged file ent_ac-rtl-a.vhd
05/10/12 13:34:04 Info: unchanged file ent_ad-rtl-a.vhd
05/10/12 13:34:04 Info: unchanged file ent_ae-rtl-a.vhd
05/10/12 13:34:05 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/12 13:34:05 Info: unchanged file ent_ba-rtl-a.vhd
05/10/12 13:34:05 Info: unchanged file ent_bb-rtl-a.vhd
05/10/12 13:34:05 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/12 13:34:05 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/12 13:34:06 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/12 13:34:06 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/12 13:34:06 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/12 13:34:06 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/12 13:34:06 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/12 13:34:07 Info: unchanged file inst_eab_e.v
05/10/12 13:34:07 Info: unchanged file inst_eac_e.v
05/10/12 13:34:07 Info: unchanged file inst_ead_e.v
05/10/12 13:34:07 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/12 13:34:07 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/12 13:34:07 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/12 13:34:08 Info: unchanged file inst_ebc_e.v
05/10/12 13:34:08 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/12 13:34:08 Info: unchanged file inst_eca_e.v
05/10/12 13:34:08 Info: unchanged file inst_ecb_e.v
05/10/12 13:34:08 Info: unchanged file inst_ecc_e.v
05/10/12 13:34:08 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/12 13:34:09 Info: unchanged file inst_eda_e.v
05/10/12 13:34:09 Info: unchanged file inst_edb_e.v
05/10/12 13:34:09 Info: unchanged file inst_ee_e.v
05/10/12 13:34:09 Info: unchanged file inst_ef_e.v
05/10/12 13:34:09 Info: unchanged file inst_eg_e.v
05/10/12 13:34:10 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/12 13:34:10 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/12 13:34:10 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/12 13:34:10 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/12 13:34:10 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/12 13:34:10 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/12 13:34:10 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/12 13:34:10 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/12 13:34:11 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/12 13:34:11 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/12 13:34:11 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/12 13:34:11 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/12 13:34:11 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/12 13:34:12 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/12 13:34:12 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/12 13:34:12 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/12 13:34:12 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/12 13:34:12 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/12 13:34:13 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/12 13:34:13 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/12 13:34:13 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/12 13:34:13 WARNING: ============= SUMMARY =================
05/10/12 13:34:13 WARNING: SUM: Summary of checks and created items:
05/10/12 13:34:13 WARNING: SUM: checkforce 0
05/10/12 13:34:13 WARNING: SUM: checkunique 0
05/10/12 13:34:13 WARNING: SUM: checkwarn 0
05/10/12 13:34:13 WARNING: SUM: cmacros 0
05/10/12 13:34:13 WARNING: SUM: conn 7
05/10/12 13:34:13 WARNING: SUM: errors 1
05/10/12 13:34:13 WARNING: SUM: genport 16
05/10/12 13:34:13 WARNING: SUM: hdlfiles 72
05/10/12 13:34:13 WARNING: SUM: inst 36
05/10/12 13:34:13 WARNING: SUM: multdriver 2
05/10/12 13:34:13 WARNING: SUM: nodriver 7
05/10/12 13:34:13 WARNING: SUM: noload 0
05/10/12 13:34:13 WARNING: SUM: openports 0
05/10/12 13:34:13 WARNING: SUM: warnings 4
05/10/12 13:34:13 WARNING: SUM: === Number of parsed input tables: ===
05/10/12 13:34:13 WARNING: SUM: conf 0
05/10/12 13:34:13 WARNING: SUM: hier 1
05/10/12 13:34:13 WARNING: SUM: conn 1
05/10/12 13:34:13 WARNING: SUM: io 0
05/10/12 13:34:13 WARNING: SUM: i2c 0
05/10/12 13:34:13 WARNING: SUM: Number of changes in intermediate: 71
05/10/12 13:34:13 WARNING: SUM: Number of changed files: 5
05/10/12 15:20:03 ########################################################################
05/10/12 15:20:03 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/12 15:20:03 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.73 $
#####   MixUtils::IO    1.27 $
#####   MixParser   1.58 $
#####   MixWriter   1.59 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/12 15:20:04 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/12 15:20:04 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/12 15:20:04 Added new column header ::mdeparent
05/10/12 15:20:04 Added new column header ::mdeinst
05/10/12 15:20:04 Added new column header ::mdeentity
05/10/12 15:20:04 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/12 15:20:04 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/12 15:20:04 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/12 15:20:04 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/12 15:20:04 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/12 15:20:04 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/12 15:20:04 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/12 15:20:04 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/12 15:20:04 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/12 15:20:04 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/12 15:20:04 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/12 15:20:04 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/12 15:20:04 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/12 15:20:04 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/12 15:20:04 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/12 15:20:04 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/12 15:20:04 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/12 15:20:04 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/12 15:20:04 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/12 15:20:04 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/12 15:20:04 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/12 15:20:04 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/12 15:20:04 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/12 15:20:04 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/12 15:20:04 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/12 15:20:04 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/12 15:20:04 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/12 15:20:04 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/12 15:20:04 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/12 15:20:04 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/12 15:20:04 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/12 15:20:04 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/12 15:20:04 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/12 15:20:04 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/12 15:20:04 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/12 15:20:04 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/12 15:20:04 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/12 15:20:05 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/12 15:20:06 WARNING: Rotating 3 old sheets of CONF!
05/10/12 15:20:09 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/12 15:20:10 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/12 15:20:10 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/12 15:20:10 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/12 15:20:12 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/12 15:20:12 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/12 15:20:12 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/12 15:20:13 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/12 15:20:13 Info: unchanged file ent_aa-e.vhd
05/10/12 15:20:13 Info: unchanged file ent_ab-e.vhd
05/10/12 15:20:13 Info: unchanged file ent_ac-e.vhd
05/10/12 15:20:14 Info: unchanged file ent_ad-e.vhd
05/10/12 15:20:14 Info: unchanged file ent_ae-e.vhd
05/10/12 15:20:14 Info: unchanged file ent_ba-e.vhd
05/10/12 15:20:14 Info: unchanged file ent_bb-e.vhd
05/10/12 15:20:15 Info: unchanged file inst_a_e-e.vhd
05/10/12 15:20:15 Info: unchanged file inst_b_e-e.vhd
05/10/12 15:20:15 Info: unchanged file inst_c_e-e.vhd
05/10/12 15:20:15 Info: unchanged file inst_d_e-e.vhd
05/10/12 15:20:15 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/12 15:20:16 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/12 15:20:16 Info: unchanged file inst_eaa_e-e.vhd
05/10/12 15:20:16 Info: unchanged file inst_eb_e-e.vhd
05/10/12 15:20:16 Info: unchanged file inst_eba_e-e.vhd
05/10/12 15:20:17 Info: unchanged file inst_ebb_e-e.vhd
05/10/12 15:20:17 Info: unchanged file inst_ec_e-e.vhd
05/10/12 15:20:17 Info: unchanged file inst_ed_e-e.vhd
05/10/12 15:20:17 Info: unchanged file inst_t_e-e.vhd
05/10/12 15:20:17 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/12 15:20:17 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/12 15:20:17 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/12 15:20:17 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/12 15:20:17 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/12 15:20:17 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/12 15:20:17 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/12 15:20:17 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/12 15:20:17 Info: unchanged file ent_aa-rtl-a.vhd
05/10/12 15:20:18 Info: unchanged file ent_ab-rtl-a.vhd
05/10/12 15:20:18 Info: unchanged file ent_ac-rtl-a.vhd
05/10/12 15:20:18 Info: unchanged file ent_ad-rtl-a.vhd
05/10/12 15:20:18 Info: unchanged file ent_ae-rtl-a.vhd
05/10/12 15:20:18 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/12 15:20:18 Info: unchanged file ent_ba-rtl-a.vhd
05/10/12 15:20:19 Info: unchanged file ent_bb-rtl-a.vhd
05/10/12 15:20:19 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/12 15:20:19 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/12 15:20:19 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/12 15:20:19 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/12 15:20:19 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/12 15:20:19 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/12 15:20:20 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/12 15:20:20 Info: unchanged file inst_eab_e.v
05/10/12 15:20:20 Info: unchanged file inst_eac_e.v
05/10/12 15:20:21 Info: unchanged file inst_ead_e.v
05/10/12 15:20:21 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/12 15:20:21 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/12 15:20:21 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/12 15:20:21 Info: unchanged file inst_ebc_e.v
05/10/12 15:20:21 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/12 15:20:21 Info: unchanged file inst_eca_e.v
05/10/12 15:20:22 Info: unchanged file inst_ecb_e.v
05/10/12 15:20:22 Info: unchanged file inst_ecc_e.v
05/10/12 15:20:22 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/12 15:20:22 Info: unchanged file inst_eda_e.v
05/10/12 15:20:22 Info: unchanged file inst_edb_e.v
05/10/12 15:20:23 Info: unchanged file inst_ee_e.v
05/10/12 15:20:23 Info: unchanged file inst_ef_e.v
05/10/12 15:20:23 Info: unchanged file inst_eg_e.v
05/10/12 15:20:23 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/12 15:20:24 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/12 15:20:24 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/12 15:20:24 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/12 15:20:24 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/12 15:20:24 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/12 15:20:25 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/12 15:20:25 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/12 15:20:25 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/12 15:20:25 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/12 15:20:25 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/12 15:20:25 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/12 15:20:25 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/12 15:20:26 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/12 15:20:26 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/12 15:20:26 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/12 15:20:26 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/12 15:20:26 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/12 15:20:27 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/12 15:20:27 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/12 15:20:27 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/12 15:20:27 WARNING: ============= SUMMARY =================
05/10/12 15:20:27 WARNING: SUM: Summary of checks and created items:
05/10/12 15:20:27 WARNING: SUM: checkforce 0
05/10/12 15:20:27 WARNING: SUM: checkunique 0
05/10/12 15:20:27 WARNING: SUM: checkwarn 0
05/10/12 15:20:27 WARNING: SUM: cmacros 0
05/10/12 15:20:27 WARNING: SUM: conn 7
05/10/12 15:20:27 WARNING: SUM: errors 1
05/10/12 15:20:27 WARNING: SUM: genport 16
05/10/12 15:20:27 WARNING: SUM: hdlfiles 72
05/10/12 15:20:27 WARNING: SUM: inst 36
05/10/12 15:20:27 WARNING: SUM: multdriver 2
05/10/12 15:20:27 WARNING: SUM: nodriver 7
05/10/12 15:20:27 WARNING: SUM: noload 0
05/10/12 15:20:27 WARNING: SUM: openports 0
05/10/12 15:20:27 WARNING: SUM: warnings 4
05/10/12 15:20:27 WARNING: SUM: === Number of parsed input tables: ===
05/10/12 15:20:27 WARNING: SUM: conf 0
05/10/12 15:20:27 WARNING: SUM: hier 1
05/10/12 15:20:27 WARNING: SUM: conn 1
05/10/12 15:20:27 WARNING: SUM: io 0
05/10/12 15:20:27 WARNING: SUM: i2c 0
05/10/12 15:20:27 WARNING: SUM: Number of changes in intermediate: 71
05/10/12 15:20:27 WARNING: SUM: Number of changed files: 5
05/10/13 08:47:03 ########################################################################
05/10/13 08:47:03 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/13 08:47:03 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.73 $
#####   MixUtils::IO    1.27 $
#####   MixParser   1.58 $
#####   MixWriter   1.59 $
#####   MixChecker  1.9 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/13 08:47:04 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/13 08:47:04 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/13 08:47:04 Added new column header ::mdeparent
05/10/13 08:47:04 Added new column header ::mdeinst
05/10/13 08:47:04 Added new column header ::mdeentity
05/10/13 08:47:04 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/13 08:47:04 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/13 08:47:04 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/13 08:47:04 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/13 08:47:04 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/13 08:47:04 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/13 08:47:04 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/13 08:47:04 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/13 08:47:04 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/13 08:47:04 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/13 08:47:04 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/13 08:47:04 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/13 08:47:04 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/13 08:47:04 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/13 08:47:04 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/13 08:47:04 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/13 08:47:04 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/13 08:47:04 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/13 08:47:04 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/13 08:47:04 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/13 08:47:04 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/13 08:47:04 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/13 08:47:04 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/13 08:47:04 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/13 08:47:04 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/13 08:47:04 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/13 08:47:04 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/13 08:47:04 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/13 08:47:04 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/13 08:47:04 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/13 08:47:04 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/13 08:47:04 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/13 08:47:04 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/13 08:47:04 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/13 08:47:04 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/13 08:47:04 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/13 08:47:04 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/13 08:47:06 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/13 08:47:06 WARNING: Rotating 3 old sheets of CONF!
05/10/13 08:47:10 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/13 08:47:11 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/13 08:47:11 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/13 08:47:11 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/13 08:47:14 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/13 08:47:14 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/13 08:47:14 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/13 08:47:15 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/13 08:47:15 Info: unchanged file ent_aa-e.vhd
05/10/13 08:47:15 Info: unchanged file ent_ab-e.vhd
05/10/13 08:47:16 Info: unchanged file ent_ac-e.vhd
05/10/13 08:47:16 Info: unchanged file ent_ad-e.vhd
05/10/13 08:47:16 Info: unchanged file ent_ae-e.vhd
05/10/13 08:47:16 Info: unchanged file ent_ba-e.vhd
05/10/13 08:47:16 Info: unchanged file ent_bb-e.vhd
05/10/13 08:47:17 Info: unchanged file inst_a_e-e.vhd
05/10/13 08:47:17 Info: unchanged file inst_b_e-e.vhd
05/10/13 08:47:17 Info: unchanged file inst_c_e-e.vhd
05/10/13 08:47:17 Info: unchanged file inst_d_e-e.vhd
05/10/13 08:47:18 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/13 08:47:18 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/13 08:47:18 Info: unchanged file inst_eaa_e-e.vhd
05/10/13 08:47:18 Info: unchanged file inst_eb_e-e.vhd
05/10/13 08:47:19 Info: unchanged file inst_eba_e-e.vhd
05/10/13 08:47:19 Info: unchanged file inst_ebb_e-e.vhd
05/10/13 08:47:19 Info: unchanged file inst_ec_e-e.vhd
05/10/13 08:47:19 Info: unchanged file inst_ed_e-e.vhd
05/10/13 08:47:19 Info: unchanged file inst_t_e-e.vhd
05/10/13 08:47:20 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/13 08:47:20 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/13 08:47:20 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/13 08:47:20 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/13 08:47:20 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/13 08:47:20 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/13 08:47:20 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/13 08:47:20 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/13 08:47:20 Info: unchanged file ent_aa-rtl-a.vhd
05/10/13 08:47:20 Info: unchanged file ent_ab-rtl-a.vhd
05/10/13 08:47:20 Info: unchanged file ent_ac-rtl-a.vhd
05/10/13 08:47:21 Info: unchanged file ent_ad-rtl-a.vhd
05/10/13 08:47:21 Info: unchanged file ent_ae-rtl-a.vhd
05/10/13 08:47:21 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/13 08:47:21 Info: unchanged file ent_ba-rtl-a.vhd
05/10/13 08:47:22 Info: unchanged file ent_bb-rtl-a.vhd
05/10/13 08:47:23 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/13 08:47:23 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/13 08:47:24 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/13 08:47:24 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/13 08:47:24 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/13 08:47:24 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/13 08:47:24 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/13 08:47:24 Info: unchanged file inst_eab_e.v
05/10/13 08:47:24 Info: unchanged file inst_eac_e.v
05/10/13 08:47:24 Info: unchanged file inst_ead_e.v
05/10/13 08:47:25 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/13 08:47:25 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/13 08:47:25 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/13 08:47:25 Info: unchanged file inst_ebc_e.v
05/10/13 08:47:26 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/13 08:47:26 Info: unchanged file inst_eca_e.v
05/10/13 08:47:26 Info: unchanged file inst_ecb_e.v
05/10/13 08:47:26 Info: unchanged file inst_ecc_e.v
05/10/13 08:47:26 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/13 08:47:27 Info: unchanged file inst_eda_e.v
05/10/13 08:47:27 Info: unchanged file inst_edb_e.v
05/10/13 08:47:27 Info: unchanged file inst_ee_e.v
05/10/13 08:47:27 Info: unchanged file inst_ef_e.v
05/10/13 08:47:27 Info: unchanged file inst_eg_e.v
05/10/13 08:47:27 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/13 08:47:28 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/13 08:47:28 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/13 08:47:28 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/13 08:47:28 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/13 08:47:28 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/13 08:47:29 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/13 08:47:29 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/13 08:47:29 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/13 08:47:29 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/13 08:47:29 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/13 08:47:29 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/13 08:47:30 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/13 08:47:30 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/13 08:47:30 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/13 08:47:30 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/13 08:47:30 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/13 08:47:31 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/13 08:47:31 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/13 08:47:31 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/13 08:47:31 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/13 08:47:31 WARNING: ============= SUMMARY =================
05/10/13 08:47:31 WARNING: SUM: Summary of checks and created items:
05/10/13 08:47:31 WARNING: SUM: checkforce 0
05/10/13 08:47:31 WARNING: SUM: checkunique 0
05/10/13 08:47:31 WARNING: SUM: checkwarn 0
05/10/13 08:47:31 WARNING: SUM: cmacros 0
05/10/13 08:47:31 WARNING: SUM: conn 7
05/10/13 08:47:31 WARNING: SUM: errors 1
05/10/13 08:47:31 WARNING: SUM: genport 16
05/10/13 08:47:31 WARNING: SUM: hdlfiles 72
05/10/13 08:47:31 WARNING: SUM: inst 36
05/10/13 08:47:31 WARNING: SUM: multdriver 2
05/10/13 08:47:31 WARNING: SUM: nodriver 7
05/10/13 08:47:31 WARNING: SUM: noload 0
05/10/13 08:47:31 WARNING: SUM: openports 0
05/10/13 08:47:31 WARNING: SUM: warnings 4
05/10/13 08:47:31 WARNING: SUM: === Number of parsed input tables: ===
05/10/13 08:47:31 WARNING: SUM: conf 0
05/10/13 08:47:31 WARNING: SUM: hier 1
05/10/13 08:47:31 WARNING: SUM: conn 1
05/10/13 08:47:31 WARNING: SUM: io 0
05/10/13 08:47:31 WARNING: SUM: i2c 0
05/10/13 08:47:31 WARNING: SUM: Number of changes in intermediate: 71
05/10/13 08:47:31 WARNING: SUM: Number of changed files: 5
05/10/18 06:05:27 ########################################################################
05/10/18 06:05:27 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/18 06:05:27 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.74 $
#####   MixUtils::IO    1.28 $
#####   MixParser   1.59 $
#####   MixWriter   1.60 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/18 06:05:28 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/18 06:05:28 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/18 06:05:28 Added new column header ::mdeparent
05/10/18 06:05:28 Added new column header ::mdeinst
05/10/18 06:05:28 Added new column header ::mdeentity
05/10/18 06:05:28 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/18 06:05:28 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/18 06:05:28 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/18 06:05:28 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/18 06:05:28 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/18 06:05:28 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/18 06:05:28 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/18 06:05:28 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/18 06:05:28 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/18 06:05:28 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/18 06:05:28 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/18 06:05:28 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/18 06:05:28 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/18 06:05:28 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/18 06:05:28 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/18 06:05:28 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/18 06:05:28 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/18 06:05:28 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/18 06:05:28 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/18 06:05:28 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/18 06:05:28 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/18 06:05:28 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/18 06:05:28 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/18 06:05:28 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/18 06:05:28 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/18 06:05:28 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/18 06:05:28 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/18 06:05:28 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/18 06:05:28 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/18 06:05:28 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/18 06:05:28 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/18 06:05:28 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/18 06:05:28 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/18 06:05:28 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/18 06:05:28 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/18 06:05:28 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/18 06:05:28 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/18 06:05:30 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/18 06:05:30 WARNING: Rotating 3 old sheets of CONF!
05/10/18 06:05:33 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/18 06:05:34 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/18 06:05:34 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/18 06:05:34 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/18 06:05:35 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/18 06:05:35 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/18 06:05:35 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/18 06:05:35 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/18 06:05:36 Info: unchanged file ent_aa-e.vhd
05/10/18 06:05:36 Info: unchanged file ent_ab-e.vhd
05/10/18 06:05:36 Info: unchanged file ent_ac-e.vhd
05/10/18 06:05:36 Info: unchanged file ent_ad-e.vhd
05/10/18 06:05:36 Info: unchanged file ent_ae-e.vhd
05/10/18 06:05:36 Info: unchanged file ent_ba-e.vhd
05/10/18 06:05:37 Info: unchanged file ent_bb-e.vhd
05/10/18 06:05:37 Info: unchanged file inst_a_e-e.vhd
05/10/18 06:05:37 Info: unchanged file inst_b_e-e.vhd
05/10/18 06:05:37 Info: unchanged file inst_c_e-e.vhd
05/10/18 06:05:37 Info: unchanged file inst_d_e-e.vhd
05/10/18 06:05:37 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/18 06:05:38 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/18 06:05:38 Info: unchanged file inst_eaa_e-e.vhd
05/10/18 06:05:38 Info: unchanged file inst_eb_e-e.vhd
05/10/18 06:05:38 Info: unchanged file inst_eba_e-e.vhd
05/10/18 06:05:38 Info: unchanged file inst_ebb_e-e.vhd
05/10/18 06:05:38 Info: unchanged file inst_ec_e-e.vhd
05/10/18 06:05:39 Info: unchanged file inst_ed_e-e.vhd
05/10/18 06:05:39 Info: unchanged file inst_t_e-e.vhd
05/10/18 06:05:39 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/18 06:05:39 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/18 06:05:39 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/18 06:05:39 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/18 06:05:39 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/18 06:05:39 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/18 06:05:39 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/18 06:05:39 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/18 06:05:39 Info: unchanged file ent_aa-rtl-a.vhd
05/10/18 06:05:39 Info: unchanged file ent_ab-rtl-a.vhd
05/10/18 06:05:39 Info: unchanged file ent_ac-rtl-a.vhd
05/10/18 06:05:39 Info: unchanged file ent_ad-rtl-a.vhd
05/10/18 06:05:40 Info: unchanged file ent_ae-rtl-a.vhd
05/10/18 06:05:40 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/18 06:05:40 Info: unchanged file ent_ba-rtl-a.vhd
05/10/18 06:05:40 Info: unchanged file ent_bb-rtl-a.vhd
05/10/18 06:05:40 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/18 06:05:40 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/18 06:05:41 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/18 06:05:41 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/18 06:05:41 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/18 06:05:41 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/18 06:05:41 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/18 06:05:41 Info: unchanged file inst_eab_e.v
05/10/18 06:05:41 Info: unchanged file inst_eac_e.v
05/10/18 06:05:41 Info: unchanged file inst_ead_e.v
05/10/18 06:05:41 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/18 06:05:42 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/18 06:05:42 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/18 06:05:42 Info: unchanged file inst_ebc_e.v
05/10/18 06:05:42 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/18 06:05:42 Info: unchanged file inst_eca_e.v
05/10/18 06:05:42 Info: unchanged file inst_ecb_e.v
05/10/18 06:05:42 Info: unchanged file inst_ecc_e.v
05/10/18 06:05:43 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/18 06:05:43 Info: unchanged file inst_eda_e.v
05/10/18 06:05:43 Info: unchanged file inst_edb_e.v
05/10/18 06:05:43 Info: unchanged file inst_ee_e.v
05/10/18 06:05:43 Info: unchanged file inst_ef_e.v
05/10/18 06:05:43 Info: unchanged file inst_eg_e.v
05/10/18 06:05:44 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/18 06:05:44 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/18 06:05:44 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/18 06:05:44 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/18 06:05:44 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/18 06:05:44 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/18 06:05:44 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/18 06:05:44 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/18 06:05:45 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/18 06:05:45 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/18 06:05:45 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/18 06:05:45 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/18 06:05:45 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/18 06:05:45 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/18 06:05:45 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/18 06:05:45 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/18 06:05:46 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/18 06:05:46 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/18 06:05:46 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/18 06:05:46 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/18 06:05:46 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/18 06:05:46 WARNING: ============= SUMMARY =================
05/10/18 06:05:46 WARNING: SUM: Summary of checks and created items:
05/10/18 06:05:46 WARNING: SUM: checkforce 0
05/10/18 06:05:46 WARNING: SUM: checkunique 0
05/10/18 06:05:46 WARNING: SUM: checkwarn 0
05/10/18 06:05:46 WARNING: SUM: cmacros 0
05/10/18 06:05:46 WARNING: SUM: conn 7
05/10/18 06:05:46 WARNING: SUM: errors 1
05/10/18 06:05:46 WARNING: SUM: genport 16
05/10/18 06:05:46 WARNING: SUM: hdlfiles 72
05/10/18 06:05:46 WARNING: SUM: inst 36
05/10/18 06:05:46 WARNING: SUM: multdriver 2
05/10/18 06:05:46 WARNING: SUM: nodriver 7
05/10/18 06:05:46 WARNING: SUM: noload 0
05/10/18 06:05:46 WARNING: SUM: openports 0
05/10/18 06:05:46 WARNING: SUM: warnings 4
05/10/18 06:05:46 WARNING: SUM: === Number of parsed input tables: ===
05/10/18 06:05:46 WARNING: SUM: conf 0
05/10/18 06:05:46 WARNING: SUM: hier 1
05/10/18 06:05:46 WARNING: SUM: conn 1
05/10/18 06:05:46 WARNING: SUM: io 0
05/10/18 06:05:46 WARNING: SUM: i2c 0
05/10/18 06:05:46 WARNING: SUM: Number of changes in intermediate: 71
05/10/18 06:05:46 WARNING: SUM: Number of changed files: 5
05/10/18 08:27:25 ########################################################################
05/10/18 08:27:25 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/18 08:27:25 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.74 $
#####   MixUtils::IO    1.28 $
#####   MixParser   1.59 $
#####   MixWriter   1.60 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.2 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/18 08:27:26 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/18 08:27:26 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/18 08:27:26 Added new column header ::mdeparent
05/10/18 08:27:26 Added new column header ::mdeinst
05/10/18 08:27:26 Added new column header ::mdeentity
05/10/18 08:27:26 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/18 08:27:26 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/18 08:27:26 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/18 08:27:26 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/18 08:27:26 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/18 08:27:26 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/18 08:27:26 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/18 08:27:26 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/18 08:27:26 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/18 08:27:26 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/18 08:27:26 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/18 08:27:26 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/18 08:27:26 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/18 08:27:26 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/18 08:27:26 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/18 08:27:26 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/18 08:27:26 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/18 08:27:26 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/18 08:27:26 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/18 08:27:26 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/18 08:27:26 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/18 08:27:26 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/18 08:27:26 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/18 08:27:26 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/18 08:27:26 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/18 08:27:26 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/18 08:27:26 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/18 08:27:26 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/18 08:27:26 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/18 08:27:26 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/18 08:27:26 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/18 08:27:26 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/18 08:27:26 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/18 08:27:26 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/18 08:27:26 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/18 08:27:26 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/18 08:27:26 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/18 08:27:27 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/18 08:27:28 WARNING: Rotating 3 old sheets of CONF!
05/10/18 08:27:31 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/18 08:27:31 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/18 08:27:32 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/18 08:27:32 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/18 08:27:33 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/18 08:27:33 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/18 08:27:33 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/18 08:27:34 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/18 08:27:34 Info: unchanged file ent_aa-e.vhd
05/10/18 08:27:34 Info: unchanged file ent_ab-e.vhd
05/10/18 08:27:34 Info: unchanged file ent_ac-e.vhd
05/10/18 08:27:35 Info: unchanged file ent_ad-e.vhd
05/10/18 08:27:35 Info: unchanged file ent_ae-e.vhd
05/10/18 08:27:35 Info: unchanged file ent_ba-e.vhd
05/10/18 08:27:35 Info: unchanged file ent_bb-e.vhd
05/10/18 08:27:35 Info: unchanged file inst_a_e-e.vhd
05/10/18 08:27:35 Info: unchanged file inst_b_e-e.vhd
05/10/18 08:27:36 Info: unchanged file inst_c_e-e.vhd
05/10/18 08:27:36 Info: unchanged file inst_d_e-e.vhd
05/10/18 08:27:36 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/18 08:27:36 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/18 08:27:36 Info: unchanged file inst_eaa_e-e.vhd
05/10/18 08:27:37 Info: unchanged file inst_eb_e-e.vhd
05/10/18 08:27:37 Info: unchanged file inst_eba_e-e.vhd
05/10/18 08:27:37 Info: unchanged file inst_ebb_e-e.vhd
05/10/18 08:27:38 Info: unchanged file inst_ec_e-e.vhd
05/10/18 08:27:38 Info: unchanged file inst_ed_e-e.vhd
05/10/18 08:27:38 Info: unchanged file inst_t_e-e.vhd
05/10/18 08:27:38 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/18 08:27:38 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/18 08:27:38 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/18 08:27:38 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/18 08:27:38 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/18 08:27:38 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/18 08:27:38 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/18 08:27:38 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/18 08:27:38 Info: unchanged file ent_aa-rtl-a.vhd
05/10/18 08:27:39 Info: unchanged file ent_ab-rtl-a.vhd
05/10/18 08:27:39 Info: unchanged file ent_ac-rtl-a.vhd
05/10/18 08:27:39 Info: unchanged file ent_ad-rtl-a.vhd
05/10/18 08:27:39 Info: unchanged file ent_ae-rtl-a.vhd
05/10/18 08:27:39 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/18 08:27:39 Info: unchanged file ent_ba-rtl-a.vhd
05/10/18 08:27:40 Info: unchanged file ent_bb-rtl-a.vhd
05/10/18 08:27:40 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/18 08:27:40 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/18 08:27:40 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/18 08:27:40 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/18 08:27:40 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/18 08:27:40 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/18 08:27:41 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/18 08:27:41 Info: unchanged file inst_eab_e.v
05/10/18 08:27:41 Info: unchanged file inst_eac_e.v
05/10/18 08:27:41 Info: unchanged file inst_ead_e.v
05/10/18 08:27:41 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/18 08:27:42 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/18 08:27:42 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/18 08:27:42 Info: unchanged file inst_ebc_e.v
05/10/18 08:27:42 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/18 08:27:42 Info: unchanged file inst_eca_e.v
05/10/18 08:27:43 Info: unchanged file inst_ecb_e.v
05/10/18 08:27:43 Info: unchanged file inst_ecc_e.v
05/10/18 08:27:43 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/18 08:27:43 Info: unchanged file inst_eda_e.v
05/10/18 08:27:43 Info: unchanged file inst_edb_e.v
05/10/18 08:27:44 Info: unchanged file inst_ee_e.v
05/10/18 08:27:44 Info: unchanged file inst_ef_e.v
05/10/18 08:27:44 Info: unchanged file inst_eg_e.v
05/10/18 08:27:44 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/18 08:27:45 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/18 08:27:45 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/18 08:27:45 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/18 08:27:45 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/18 08:27:45 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/18 08:27:45 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/18 08:27:46 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/18 08:27:46 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/18 08:27:46 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/18 08:27:46 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/18 08:27:46 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/18 08:27:46 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/18 08:27:47 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/18 08:27:47 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/18 08:27:47 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/18 08:27:47 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/18 08:27:47 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/18 08:27:47 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/18 08:27:48 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/18 08:27:48 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/18 08:27:48 WARNING: ============= SUMMARY =================
05/10/18 08:27:48 WARNING: SUM: Summary of checks and created items:
05/10/18 08:27:48 WARNING: SUM: checkforce 0
05/10/18 08:27:48 WARNING: SUM: checkunique 0
05/10/18 08:27:48 WARNING: SUM: checkwarn 0
05/10/18 08:27:48 WARNING: SUM: cmacros 0
05/10/18 08:27:48 WARNING: SUM: conn 7
05/10/18 08:27:48 WARNING: SUM: errors 1
05/10/18 08:27:48 WARNING: SUM: genport 16
05/10/18 08:27:48 WARNING: SUM: hdlfiles 72
05/10/18 08:27:48 WARNING: SUM: inst 36
05/10/18 08:27:48 WARNING: SUM: multdriver 2
05/10/18 08:27:48 WARNING: SUM: nodriver 7
05/10/18 08:27:48 WARNING: SUM: noload 0
05/10/18 08:27:48 WARNING: SUM: openports 0
05/10/18 08:27:48 WARNING: SUM: warnings 4
05/10/18 08:27:48 WARNING: SUM: === Number of parsed input tables: ===
05/10/18 08:27:48 WARNING: SUM: conf 0
05/10/18 08:27:48 WARNING: SUM: hier 1
05/10/18 08:27:48 WARNING: SUM: conn 1
05/10/18 08:27:48 WARNING: SUM: io 0
05/10/18 08:27:48 WARNING: SUM: i2c 0
05/10/18 08:27:48 WARNING: SUM: Number of changes in intermediate: 71
05/10/18 08:27:48 WARNING: SUM: Number of changed files: 5
05/10/19 07:57:40 ########################################################################
05/10/19 07:57:40 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/19 07:57:41 
#######################################################################
##### mix_0.pl (Revision: 1.37 )
#####
##### MIX  
#####   MixUtils    1.77 $
#####   MixUtils::IO    1.30 $
#####   MixParser   1.59 $
#####   MixWriter   1.61 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.4 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/19 07:57:41 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/19 07:57:41 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/19 07:57:41 Added new column header ::mdeparent
05/10/19 07:57:41 Added new column header ::mdeinst
05/10/19 07:57:41 Added new column header ::mdeentity
05/10/19 07:57:41 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/19 07:57:41 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/19 07:57:41 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/19 07:57:41 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/19 07:57:41 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/19 07:57:42 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/19 07:57:42 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/19 07:57:42 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/19 07:57:42 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/19 07:57:42 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/19 07:57:42 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/19 07:57:42 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/19 07:57:42 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/19 07:57:42 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/19 07:57:42 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/19 07:57:42 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/19 07:57:42 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/19 07:57:42 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/19 07:57:42 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/19 07:57:42 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/19 07:57:42 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/19 07:57:42 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/19 07:57:42 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/19 07:57:42 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/19 07:57:42 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/19 07:57:42 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/19 07:57:42 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/19 07:57:42 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/19 07:57:42 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/19 07:57:42 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/19 07:57:42 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/19 07:57:42 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/19 07:57:42 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/19 07:57:42 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/19 07:57:42 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/19 07:57:42 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/19 07:57:42 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/19 07:57:43 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/19 07:57:43 WARNING: Rotating 3 old sheets of CONF!
05/10/19 07:57:46 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/19 07:57:47 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/19 07:57:47 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/19 07:57:47 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/19 07:57:49 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/19 07:57:49 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/19 07:57:49 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/19 07:57:49 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/19 07:57:50 Info: unchanged file ent_aa-e.vhd
05/10/19 07:57:50 Info: unchanged file ent_ab-e.vhd
05/10/19 07:57:50 Info: unchanged file ent_ac-e.vhd
05/10/19 07:57:50 Info: unchanged file ent_ad-e.vhd
05/10/19 07:57:50 Info: unchanged file ent_ae-e.vhd
05/10/19 07:57:51 Info: unchanged file ent_ba-e.vhd
05/10/19 07:57:51 Info: unchanged file ent_bb-e.vhd
05/10/19 07:57:51 Info: unchanged file inst_a_e-e.vhd
05/10/19 07:57:51 Info: unchanged file inst_b_e-e.vhd
05/10/19 07:57:51 Info: unchanged file inst_c_e-e.vhd
05/10/19 07:57:52 Info: unchanged file inst_d_e-e.vhd
05/10/19 07:57:52 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/19 07:57:52 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/19 07:57:52 Info: unchanged file inst_eaa_e-e.vhd
05/10/19 07:57:53 Info: unchanged file inst_eb_e-e.vhd
05/10/19 07:57:53 Info: unchanged file inst_eba_e-e.vhd
05/10/19 07:57:53 Info: unchanged file inst_ebb_e-e.vhd
05/10/19 07:57:53 Info: unchanged file inst_ec_e-e.vhd
05/10/19 07:57:53 Info: unchanged file inst_ed_e-e.vhd
05/10/19 07:57:54 Info: unchanged file inst_t_e-e.vhd
05/10/19 07:57:54 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/19 07:57:54 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/19 07:57:54 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/19 07:57:54 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/19 07:57:54 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/19 07:57:54 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/19 07:57:54 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/19 07:57:54 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/19 07:57:54 Info: unchanged file ent_aa-rtl-a.vhd
05/10/19 07:57:54 Info: unchanged file ent_ab-rtl-a.vhd
05/10/19 07:57:54 Info: unchanged file ent_ac-rtl-a.vhd
05/10/19 07:57:55 Info: unchanged file ent_ad-rtl-a.vhd
05/10/19 07:57:55 Info: unchanged file ent_ae-rtl-a.vhd
05/10/19 07:57:55 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/19 07:57:55 Info: unchanged file ent_ba-rtl-a.vhd
05/10/19 07:57:55 Info: unchanged file ent_bb-rtl-a.vhd
05/10/19 07:57:55 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/19 07:57:56 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/19 07:57:56 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/19 07:57:56 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/19 07:57:56 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/19 07:57:56 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/19 07:57:56 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/19 07:57:57 Info: unchanged file inst_eab_e.v
05/10/19 07:57:57 Info: unchanged file inst_eac_e.v
05/10/19 07:57:57 Info: unchanged file inst_ead_e.v
05/10/19 07:57:57 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/19 07:57:58 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/19 07:57:58 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/19 07:57:58 Info: unchanged file inst_ebc_e.v
05/10/19 07:57:58 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/19 07:57:58 Info: unchanged file inst_eca_e.v
05/10/19 07:57:59 Info: unchanged file inst_ecb_e.v
05/10/19 07:57:59 Info: unchanged file inst_ecc_e.v
05/10/19 07:57:59 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/19 07:57:59 Info: unchanged file inst_eda_e.v
05/10/19 07:57:59 Info: unchanged file inst_edb_e.v
05/10/19 07:57:59 Info: unchanged file inst_ee_e.v
05/10/19 07:58:00 Info: unchanged file inst_ef_e.v
05/10/19 07:58:00 Info: unchanged file inst_eg_e.v
05/10/19 07:58:00 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/19 07:58:00 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/19 07:58:00 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/19 07:58:01 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/19 07:58:01 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/19 07:58:01 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/19 07:58:01 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/19 07:58:01 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/19 07:58:02 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/19 07:58:02 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/19 07:58:02 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/19 07:58:02 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/19 07:58:02 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/19 07:58:03 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/19 07:58:03 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/19 07:58:03 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/19 07:58:03 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/19 07:58:04 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/19 07:58:04 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/19 07:58:04 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/19 07:58:04 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/19 07:58:04 WARNING: ============= SUMMARY =================
05/10/19 07:58:04 WARNING: SUM: Summary of checks and created items:
05/10/19 07:58:04 WARNING: SUM: checkforce 0
05/10/19 07:58:04 WARNING: SUM: checkunique 0
05/10/19 07:58:04 WARNING: SUM: checkwarn 0
05/10/19 07:58:04 WARNING: SUM: cmacros 0
05/10/19 07:58:04 WARNING: SUM: conn 7
05/10/19 07:58:04 WARNING: SUM: errors 1
05/10/19 07:58:04 WARNING: SUM: genport 16
05/10/19 07:58:04 WARNING: SUM: hdlfiles 72
05/10/19 07:58:04 WARNING: SUM: inst 36
05/10/19 07:58:04 WARNING: SUM: multdriver 2
05/10/19 07:58:04 WARNING: SUM: nodriver 7
05/10/19 07:58:04 WARNING: SUM: noload 0
05/10/19 07:58:04 WARNING: SUM: openports 0
05/10/19 07:58:04 WARNING: SUM: warnings 4
05/10/19 07:58:04 WARNING: SUM: === Number of parsed input tables: ===
05/10/19 07:58:04 WARNING: SUM: conf 0
05/10/19 07:58:04 WARNING: SUM: hier 1
05/10/19 07:58:04 WARNING: SUM: conn 1
05/10/19 07:58:04 WARNING: SUM: io 0
05/10/19 07:58:04 WARNING: SUM: i2c 0
05/10/19 07:58:04 WARNING: SUM: Number of changes in intermediate: 71
05/10/19 07:58:04 WARNING: SUM: Number of changed files: 5
05/10/24 11:06:17 ########################################################################
05/10/24 11:06:17 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/24 11:06:17 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.80 $
#####   MixUtils::IO    1.32 $
#####   MixParser   1.59 $
#####   MixWriter   1.62 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.5 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/24 11:06:18 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/24 11:06:18 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/24 11:06:18 Added new column header ::mdeparent
05/10/24 11:06:18 Added new column header ::mdeinst
05/10/24 11:06:18 Added new column header ::mdeentity
05/10/24 11:06:18 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/24 11:06:18 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/24 11:06:18 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/24 11:06:18 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/24 11:06:18 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/24 11:06:18 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/24 11:06:18 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/24 11:06:19 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/24 11:06:19 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/24 11:06:19 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/24 11:06:19 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/24 11:06:19 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/24 11:06:19 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/24 11:06:19 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/24 11:06:19 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/24 11:06:19 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/24 11:06:19 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/24 11:06:19 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/24 11:06:19 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/24 11:06:19 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/24 11:06:19 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/24 11:06:19 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/24 11:06:19 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/24 11:06:19 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/24 11:06:19 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/24 11:06:19 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/24 11:06:19 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/24 11:06:19 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/24 11:06:19 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/24 11:06:19 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/24 11:06:19 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/24 11:06:19 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/24 11:06:19 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/24 11:06:19 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/24 11:06:19 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/24 11:06:20 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/24 11:06:20 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/24 11:06:21 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/24 11:06:21 WARNING: Rotating 3 old sheets of CONF!
05/10/24 11:06:26 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/24 11:06:26 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/24 11:06:27 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/24 11:06:27 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/24 11:06:30 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/24 11:06:30 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/24 11:06:30 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/24 11:06:31 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/24 11:06:31 Info: unchanged file ent_aa-e.vhd
05/10/24 11:06:31 Info: unchanged file ent_ab-e.vhd
05/10/24 11:06:32 Info: unchanged file ent_ac-e.vhd
05/10/24 11:06:32 Info: unchanged file ent_ad-e.vhd
05/10/24 11:06:32 Info: unchanged file ent_ae-e.vhd
05/10/24 11:06:32 Info: unchanged file ent_ba-e.vhd
05/10/24 11:06:32 Info: unchanged file ent_bb-e.vhd
05/10/24 11:06:33 Info: unchanged file inst_a_e-e.vhd
05/10/24 11:06:33 Info: unchanged file inst_b_e-e.vhd
05/10/24 11:06:33 Info: unchanged file inst_c_e-e.vhd
05/10/24 11:06:33 Info: unchanged file inst_d_e-e.vhd
05/10/24 11:06:33 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/24 11:06:34 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/24 11:06:34 Info: unchanged file inst_eaa_e-e.vhd
05/10/24 11:06:34 Info: unchanged file inst_eb_e-e.vhd
05/10/24 11:06:34 Info: unchanged file inst_eba_e-e.vhd
05/10/24 11:06:35 Info: unchanged file inst_ebb_e-e.vhd
05/10/24 11:06:35 Info: unchanged file inst_ec_e-e.vhd
05/10/24 11:06:35 Info: unchanged file inst_ed_e-e.vhd
05/10/24 11:06:36 Info: unchanged file inst_t_e-e.vhd
05/10/24 11:06:36 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/24 11:06:36 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/24 11:06:36 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/24 11:06:36 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/24 11:06:36 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/24 11:06:36 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/24 11:06:36 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/24 11:06:36 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/24 11:06:36 Info: unchanged file ent_aa-rtl-a.vhd
05/10/24 11:06:36 Info: unchanged file ent_ab-rtl-a.vhd
05/10/24 11:06:37 Info: unchanged file ent_ac-rtl-a.vhd
05/10/24 11:06:37 Info: unchanged file ent_ad-rtl-a.vhd
05/10/24 11:06:37 Info: unchanged file ent_ae-rtl-a.vhd
05/10/24 11:06:37 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/24 11:06:37 Info: unchanged file ent_ba-rtl-a.vhd
05/10/24 11:06:38 Info: unchanged file ent_bb-rtl-a.vhd
05/10/24 11:06:38 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/24 11:06:38 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/24 11:06:38 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/24 11:06:39 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/24 11:06:39 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/24 11:06:39 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/24 11:06:39 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/24 11:06:39 Info: unchanged file inst_eab_e.v
05/10/24 11:06:39 Info: unchanged file inst_eac_e.v
05/10/24 11:06:40 Info: unchanged file inst_ead_e.v
05/10/24 11:06:40 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/24 11:06:40 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/24 11:06:40 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/24 11:06:40 Info: unchanged file inst_ebc_e.v
05/10/24 11:06:41 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/24 11:06:41 Info: unchanged file inst_eca_e.v
05/10/24 11:06:41 Info: unchanged file inst_ecb_e.v
05/10/24 11:06:41 Info: unchanged file inst_ecc_e.v
05/10/24 11:06:42 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/24 11:06:42 Info: unchanged file inst_eda_e.v
05/10/24 11:06:42 Info: unchanged file inst_edb_e.v
05/10/24 11:06:42 Info: unchanged file inst_ee_e.v
05/10/24 11:06:42 Info: unchanged file inst_ef_e.v
05/10/24 11:06:43 Info: unchanged file inst_eg_e.v
05/10/24 11:06:43 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/24 11:06:43 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/24 11:06:44 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/24 11:06:44 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/24 11:06:44 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/24 11:06:44 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/24 11:06:44 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/24 11:06:45 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/24 11:06:45 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/24 11:06:45 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/24 11:06:45 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/24 11:06:46 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/24 11:06:46 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/24 11:06:46 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/24 11:06:46 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/24 11:06:46 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/24 11:06:47 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/24 11:06:47 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/24 11:06:47 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/24 11:06:47 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/24 11:06:47 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/24 11:06:47 WARNING: ============= SUMMARY =================
05/10/24 11:06:48 WARNING: SUM: Summary of checks and created items:
05/10/24 11:06:48 WARNING: SUM: checkforce 0
05/10/24 11:06:48 WARNING: SUM: checkunique 0
05/10/24 11:06:48 WARNING: SUM: checkwarn 0
05/10/24 11:06:48 WARNING: SUM: cmacros 0
05/10/24 11:06:48 WARNING: SUM: conn 7
05/10/24 11:06:48 WARNING: SUM: errors 1
05/10/24 11:06:48 WARNING: SUM: genport 16
05/10/24 11:06:48 WARNING: SUM: hdlfiles 72
05/10/24 11:06:48 WARNING: SUM: inst 36
05/10/24 11:06:48 WARNING: SUM: multdriver 2
05/10/24 11:06:48 WARNING: SUM: nodriver 7
05/10/24 11:06:48 WARNING: SUM: noload 0
05/10/24 11:06:48 WARNING: SUM: openports 0
05/10/24 11:06:48 WARNING: SUM: warnings 4
05/10/24 11:06:48 WARNING: SUM: === Number of parsed input tables: ===
05/10/24 11:06:48 WARNING: SUM: conf 0
05/10/24 11:06:48 WARNING: SUM: hier 1
05/10/24 11:06:48 WARNING: SUM: conn 1
05/10/24 11:06:48 WARNING: SUM: io 0
05/10/24 11:06:48 WARNING: SUM: i2c 0
05/10/24 11:06:48 WARNING: SUM: Number of changes in intermediate: 71
05/10/24 11:06:48 WARNING: SUM: Number of changed files: 5
05/10/24 13:48:28 ########################################################################
05/10/24 13:48:28 CMDLINE: H:/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/24 13:48:28 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.80 $
#####   MixUtils::IO    1.32 $
#####   MixParser   1.59 $
#####   MixWriter   1.64 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.5 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/24 13:48:28 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/24 13:48:28 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/24 13:48:28 Added new column header ::mdeparent
05/10/24 13:48:28 Added new column header ::mdeinst
05/10/24 13:48:28 Added new column header ::mdeentity
05/10/24 13:48:29 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/24 13:48:29 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/24 13:48:29 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/24 13:48:29 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/24 13:48:29 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/24 13:48:29 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/24 13:48:29 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/24 13:48:29 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/24 13:48:29 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/24 13:48:29 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/24 13:48:29 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/24 13:48:29 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/24 13:48:29 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/24 13:48:29 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/24 13:48:29 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/24 13:48:29 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/24 13:48:29 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/24 13:48:29 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/24 13:48:29 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/24 13:48:29 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/24 13:48:29 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/24 13:48:29 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/24 13:48:29 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/24 13:48:29 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/24 13:48:29 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/24 13:48:29 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/24 13:48:29 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/24 13:48:29 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/24 13:48:29 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/24 13:48:29 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/24 13:48:29 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/24 13:48:29 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/24 13:48:29 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/24 13:48:29 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/24 13:48:29 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/24 13:48:29 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/24 13:48:29 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/24 13:48:29 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/24 13:48:29 WARNING: Rotating 3 old sheets of CONF!
05/10/24 13:48:34 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/24 13:48:34 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/24 13:48:34 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/24 13:48:34 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/24 13:48:36 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/24 13:48:36 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/24 13:48:36 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/24 13:48:36 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/24 13:48:36 Info: unchanged file ent_aa-e.vhd
05/10/24 13:48:37 Info: unchanged file ent_ab-e.vhd
05/10/24 13:48:37 Info: unchanged file ent_ac-e.vhd
05/10/24 13:48:37 Info: unchanged file ent_ad-e.vhd
05/10/24 13:48:37 Info: unchanged file ent_ae-e.vhd
05/10/24 13:48:37 Info: unchanged file ent_ba-e.vhd
05/10/24 13:48:37 Info: unchanged file ent_bb-e.vhd
05/10/24 13:48:38 Info: unchanged file inst_a_e-e.vhd
05/10/24 13:48:38 Info: unchanged file inst_b_e-e.vhd
05/10/24 13:48:38 Info: unchanged file inst_c_e-e.vhd
05/10/24 13:48:38 Info: unchanged file inst_d_e-e.vhd
05/10/24 13:48:38 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/24 13:48:39 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/24 13:48:39 Info: unchanged file inst_eaa_e-e.vhd
05/10/24 13:48:39 Info: unchanged file inst_eb_e-e.vhd
05/10/24 13:48:39 Info: unchanged file inst_eba_e-e.vhd
05/10/24 13:48:39 Info: unchanged file inst_ebb_e-e.vhd
05/10/24 13:48:39 Info: unchanged file inst_ec_e-e.vhd
05/10/24 13:48:39 Info: unchanged file inst_ed_e-e.vhd
05/10/24 13:48:40 Info: unchanged file inst_t_e-e.vhd
05/10/24 13:48:40 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/24 13:48:40 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/24 13:48:40 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/24 13:48:40 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/24 13:48:40 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/24 13:48:40 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/24 13:48:40 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/24 13:48:40 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/24 13:48:40 Info: unchanged file ent_aa-rtl-a.vhd
05/10/24 13:48:40 Info: unchanged file ent_ab-rtl-a.vhd
05/10/24 13:48:40 Info: unchanged file ent_ac-rtl-a.vhd
05/10/24 13:48:40 Info: unchanged file ent_ad-rtl-a.vhd
05/10/24 13:48:41 Info: unchanged file ent_ae-rtl-a.vhd
05/10/24 13:48:41 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/24 13:48:41 Info: unchanged file ent_ba-rtl-a.vhd
05/10/24 13:48:41 Info: unchanged file ent_bb-rtl-a.vhd
05/10/24 13:48:41 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/24 13:48:41 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/24 13:48:42 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/24 13:48:42 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/24 13:48:42 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/24 13:48:42 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/24 13:48:42 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/24 13:48:42 Info: unchanged file inst_eab_e.v
05/10/24 13:48:42 Info: unchanged file inst_eac_e.v
05/10/24 13:48:43 Info: unchanged file inst_ead_e.v
05/10/24 13:48:43 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/24 13:48:43 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/24 13:48:43 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/24 13:48:43 Info: unchanged file inst_ebc_e.v
05/10/24 13:48:43 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/24 13:48:44 Info: unchanged file inst_eca_e.v
05/10/24 13:48:44 Info: unchanged file inst_ecb_e.v
05/10/24 13:48:44 Info: unchanged file inst_ecc_e.v
05/10/24 13:48:44 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/24 13:48:44 Info: unchanged file inst_eda_e.v
05/10/24 13:48:44 Info: unchanged file inst_edb_e.v
05/10/24 13:48:45 Info: unchanged file inst_ee_e.v
05/10/24 13:48:45 Info: unchanged file inst_ef_e.v
05/10/24 13:48:45 Info: unchanged file inst_eg_e.v
05/10/24 13:48:45 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/24 13:48:45 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/24 13:48:45 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/24 13:48:46 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/24 13:48:46 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/24 13:48:46 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/24 13:48:46 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/24 13:48:46 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/24 13:48:46 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/24 13:48:47 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/24 13:48:47 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/24 13:48:47 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/24 13:48:47 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/24 13:48:47 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/24 13:48:47 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/24 13:48:47 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/24 13:48:48 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/24 13:48:48 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/24 13:48:48 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/24 13:48:48 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/24 13:48:48 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/24 13:48:48 WARNING: ============= SUMMARY =================
05/10/24 13:48:48 WARNING: SUM: Summary of checks and created items:
05/10/24 13:48:48 WARNING: SUM: checkforce 0
05/10/24 13:48:48 WARNING: SUM: checkunique 0
05/10/24 13:48:48 WARNING: SUM: checkwarn 0
05/10/24 13:48:48 WARNING: SUM: cmacros 0
05/10/24 13:48:48 WARNING: SUM: conn 7
05/10/24 13:48:48 WARNING: SUM: errors 1
05/10/24 13:48:48 WARNING: SUM: genport 16
05/10/24 13:48:48 WARNING: SUM: hdlfiles 72
05/10/24 13:48:48 WARNING: SUM: inst 36
05/10/24 13:48:48 WARNING: SUM: multdriver 2
05/10/24 13:48:48 WARNING: SUM: nodriver 7
05/10/24 13:48:48 WARNING: SUM: noload 0
05/10/24 13:48:48 WARNING: SUM: openports 0
05/10/24 13:48:48 WARNING: SUM: warnings 4
05/10/24 13:48:48 WARNING: SUM: === Number of parsed input tables: ===
05/10/24 13:48:48 WARNING: SUM: conf 0
05/10/24 13:48:48 WARNING: SUM: hier 1
05/10/24 13:48:48 WARNING: SUM: conn 1
05/10/24 13:48:48 WARNING: SUM: io 0
05/10/24 13:48:48 WARNING: SUM: i2c 0
05/10/24 13:48:48 WARNING: SUM: Number of changes in intermediate: 71
05/10/24 13:48:48 WARNING: SUM: Number of changed files: 5
05/10/24 14:16:24 ########################################################################
05/10/24 14:16:24 CMDLINE: H:/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/24 14:16:24 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.83 $
#####   MixUtils::IO    1.32 $
#####   MixParser   1.59 $
#####   MixWriter   1.65 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/24 14:16:25 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/24 14:16:25 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/24 14:16:25 Added new column header ::mdeparent
05/10/24 14:16:25 Added new column header ::mdeinst
05/10/24 14:16:25 Added new column header ::mdeentity
05/10/24 14:16:25 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/24 14:16:25 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/24 14:16:25 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/24 14:16:25 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/24 14:16:25 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/24 14:16:25 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/24 14:16:25 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/24 14:16:25 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/24 14:16:25 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/24 14:16:25 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/24 14:16:25 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/24 14:16:25 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/24 14:16:25 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/24 14:16:25 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/24 14:16:25 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/24 14:16:25 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/24 14:16:25 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/24 14:16:25 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/24 14:16:25 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/24 14:16:25 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/24 14:16:25 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/24 14:16:25 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/24 14:16:25 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/24 14:16:25 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/24 14:16:25 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/24 14:16:25 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/24 14:16:25 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/24 14:16:25 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/24 14:16:25 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/24 14:16:25 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/24 14:16:25 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/24 14:16:25 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/24 14:16:25 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/24 14:16:25 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/24 14:16:25 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/24 14:16:25 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/24 14:16:25 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/24 14:16:25 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/24 14:16:26 WARNING: Rotating 3 old sheets of CONF!
05/10/24 14:16:29 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/24 14:16:29 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/24 14:16:29 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/24 14:16:29 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/24 14:16:32 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/24 14:16:32 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/24 14:16:32 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/24 14:16:33 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/24 14:16:33 Info: unchanged file ent_aa-e.vhd
05/10/24 14:16:34 Info: unchanged file ent_ab-e.vhd
05/10/24 14:16:34 Info: unchanged file ent_ac-e.vhd
05/10/24 14:16:34 Info: unchanged file ent_ad-e.vhd
05/10/24 14:16:34 Info: unchanged file ent_ae-e.vhd
05/10/24 14:16:34 Info: unchanged file ent_ba-e.vhd
05/10/24 14:16:34 Info: unchanged file ent_bb-e.vhd
05/10/24 14:16:35 Info: unchanged file inst_a_e-e.vhd
05/10/24 14:16:35 Info: unchanged file inst_b_e-e.vhd
05/10/24 14:16:35 Info: unchanged file inst_c_e-e.vhd
05/10/24 14:16:36 Info: unchanged file inst_d_e-e.vhd
05/10/24 14:16:36 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/24 14:16:36 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/24 14:16:36 Info: unchanged file inst_eaa_e-e.vhd
05/10/24 14:16:36 Info: unchanged file inst_eb_e-e.vhd
05/10/24 14:16:36 Info: unchanged file inst_eba_e-e.vhd
05/10/24 14:16:37 Info: unchanged file inst_ebb_e-e.vhd
05/10/24 14:16:37 Info: unchanged file inst_ec_e-e.vhd
05/10/24 14:16:37 Info: unchanged file inst_ed_e-e.vhd
05/10/24 14:16:37 Info: unchanged file inst_t_e-e.vhd
05/10/24 14:16:37 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/24 14:16:37 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/24 14:16:37 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/24 14:16:37 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/24 14:16:37 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/24 14:16:37 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/24 14:16:37 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/24 14:16:37 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/24 14:16:37 Info: unchanged file ent_aa-rtl-a.vhd
05/10/24 14:16:37 Info: unchanged file ent_ab-rtl-a.vhd
05/10/24 14:16:38 Info: unchanged file ent_ac-rtl-a.vhd
05/10/24 14:16:38 Info: unchanged file ent_ad-rtl-a.vhd
05/10/24 14:16:38 Info: unchanged file ent_ae-rtl-a.vhd
05/10/24 14:16:38 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/24 14:16:38 Info: unchanged file ent_ba-rtl-a.vhd
05/10/24 14:16:38 Info: unchanged file ent_bb-rtl-a.vhd
05/10/24 14:16:39 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/24 14:16:39 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/24 14:16:39 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/24 14:16:39 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/24 14:16:39 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/24 14:16:39 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/24 14:16:40 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/24 14:16:40 Info: unchanged file inst_eab_e.v
05/10/24 14:16:40 Info: unchanged file inst_eac_e.v
05/10/24 14:16:40 Info: unchanged file inst_ead_e.v
05/10/24 14:16:40 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/24 14:16:40 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/24 14:16:41 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/24 14:16:41 Info: unchanged file inst_ebc_e.v
05/10/24 14:16:41 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/24 14:16:41 Info: unchanged file inst_eca_e.v
05/10/24 14:16:41 Info: unchanged file inst_ecb_e.v
05/10/24 14:16:42 Info: unchanged file inst_ecc_e.v
05/10/24 14:16:42 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/24 14:16:42 Info: unchanged file inst_eda_e.v
05/10/24 14:16:42 Info: unchanged file inst_edb_e.v
05/10/24 14:16:43 Info: unchanged file inst_ee_e.v
05/10/24 14:16:43 Info: unchanged file inst_ef_e.v
05/10/24 14:16:43 Info: unchanged file inst_eg_e.v
05/10/24 14:16:43 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/24 14:16:43 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/24 14:16:44 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/24 14:16:44 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/24 14:16:44 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/24 14:16:44 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/24 14:16:44 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/24 14:16:45 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/24 14:16:45 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/24 14:16:45 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/24 14:16:46 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/24 14:16:46 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/24 14:16:46 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/24 14:16:46 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/24 14:16:46 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/24 14:16:46 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/24 14:16:47 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/24 14:16:47 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/24 14:16:47 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/24 14:16:47 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/24 14:16:47 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/24 14:16:47 WARNING: ============= SUMMARY =================
05/10/24 14:16:47 WARNING: SUM: Summary of checks and created items:
05/10/24 14:16:47 WARNING: SUM: checkforce 0
05/10/24 14:16:47 WARNING: SUM: checkunique 0
05/10/24 14:16:47 WARNING: SUM: checkwarn 0
05/10/24 14:16:47 WARNING: SUM: cmacros 0
05/10/24 14:16:47 WARNING: SUM: conn 7
05/10/24 14:16:47 WARNING: SUM: errors 1
05/10/24 14:16:47 WARNING: SUM: genport 16
05/10/24 14:16:47 WARNING: SUM: hdlfiles 72
05/10/24 14:16:47 WARNING: SUM: inst 36
05/10/24 14:16:47 WARNING: SUM: multdriver 2
05/10/24 14:16:47 WARNING: SUM: nodriver 7
05/10/24 14:16:47 WARNING: SUM: noload 0
05/10/24 14:16:47 WARNING: SUM: openports 0
05/10/24 14:16:47 WARNING: SUM: warnings 4
05/10/24 14:16:47 WARNING: SUM: === Number of parsed input tables: ===
05/10/24 14:16:47 WARNING: SUM: conf 0
05/10/24 14:16:47 WARNING: SUM: hier 1
05/10/24 14:16:47 WARNING: SUM: conn 1
05/10/24 14:16:47 WARNING: SUM: io 0
05/10/24 14:16:47 WARNING: SUM: i2c 0
05/10/24 14:16:47 WARNING: SUM: Number of changes in intermediate: 71
05/10/24 14:16:47 WARNING: SUM: Number of changed files: 5
05/10/24 15:25:13 ########################################################################
05/10/24 15:25:13 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/24 15:25:13 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.83 $
#####   MixUtils::IO    1.32 $
#####   MixParser   1.59 $
#####   MixWriter   1.64 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/24 15:25:14 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/24 15:25:14 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/24 15:25:14 Added new column header ::mdeparent
05/10/24 15:25:14 Added new column header ::mdeinst
05/10/24 15:25:14 Added new column header ::mdeentity
05/10/24 15:25:14 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/24 15:25:14 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/24 15:25:14 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/24 15:25:14 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/24 15:25:14 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/24 15:25:14 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/24 15:25:14 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/24 15:25:14 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/24 15:25:14 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/24 15:25:14 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/24 15:25:14 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/24 15:25:14 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/24 15:25:14 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/24 15:25:14 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/24 15:25:14 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/24 15:25:14 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/24 15:25:14 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/24 15:25:14 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/24 15:25:14 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/24 15:25:14 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/24 15:25:14 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/24 15:25:14 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/24 15:25:14 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/24 15:25:14 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/24 15:25:14 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/24 15:25:14 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/24 15:25:14 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/24 15:25:14 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/24 15:25:14 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/24 15:25:14 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/24 15:25:14 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/24 15:25:14 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/24 15:25:14 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/24 15:25:14 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/24 15:25:14 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/24 15:25:14 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/24 15:25:14 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/24 15:25:16 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/24 15:25:16 WARNING: Rotating 3 old sheets of CONF!
05/10/24 15:25:19 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/24 15:25:19 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/24 15:25:19 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/24 15:25:19 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/24 15:25:21 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/24 15:25:21 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/24 15:25:21 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/24 15:25:22 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/24 15:25:22 Info: unchanged file ent_aa-e.vhd
05/10/24 15:25:22 Info: unchanged file ent_ab-e.vhd
05/10/24 15:25:22 Info: unchanged file ent_ac-e.vhd
05/10/24 15:25:22 Info: unchanged file ent_ad-e.vhd
05/10/24 15:25:22 Info: unchanged file ent_ae-e.vhd
05/10/24 15:25:23 Info: unchanged file ent_ba-e.vhd
05/10/24 15:25:23 Info: unchanged file ent_bb-e.vhd
05/10/24 15:25:23 Info: unchanged file inst_a_e-e.vhd
05/10/24 15:25:23 Info: unchanged file inst_b_e-e.vhd
05/10/24 15:25:23 Info: unchanged file inst_c_e-e.vhd
05/10/24 15:25:24 Info: unchanged file inst_d_e-e.vhd
05/10/24 15:25:24 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/24 15:25:24 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/24 15:25:24 Info: unchanged file inst_eaa_e-e.vhd
05/10/24 15:25:24 Info: unchanged file inst_eb_e-e.vhd
05/10/24 15:25:24 Info: unchanged file inst_eba_e-e.vhd
05/10/24 15:25:25 Info: unchanged file inst_ebb_e-e.vhd
05/10/24 15:25:25 Info: unchanged file inst_ec_e-e.vhd
05/10/24 15:25:25 Info: unchanged file inst_ed_e-e.vhd
05/10/24 15:25:25 Info: unchanged file inst_t_e-e.vhd
05/10/24 15:25:25 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/24 15:25:25 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/24 15:25:25 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/24 15:25:25 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/24 15:25:25 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/24 15:25:25 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/24 15:25:25 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/24 15:25:25 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/24 15:25:26 Info: unchanged file ent_aa-rtl-a.vhd
05/10/24 15:25:26 Info: unchanged file ent_ab-rtl-a.vhd
05/10/24 15:25:26 Info: unchanged file ent_ac-rtl-a.vhd
05/10/24 15:25:26 Info: unchanged file ent_ad-rtl-a.vhd
05/10/24 15:25:26 Info: unchanged file ent_ae-rtl-a.vhd
05/10/24 15:25:27 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/24 15:25:27 Info: unchanged file ent_ba-rtl-a.vhd
05/10/24 15:25:27 Info: unchanged file ent_bb-rtl-a.vhd
05/10/24 15:25:27 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/24 15:25:27 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/24 15:25:28 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/24 15:25:28 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/24 15:25:28 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/24 15:25:28 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/24 15:25:28 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/24 15:25:28 Info: unchanged file inst_eab_e.v
05/10/24 15:25:29 Info: unchanged file inst_eac_e.v
05/10/24 15:25:29 Info: unchanged file inst_ead_e.v
05/10/24 15:25:29 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/24 15:25:29 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/24 15:25:29 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/24 15:25:30 Info: unchanged file inst_ebc_e.v
05/10/24 15:25:30 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/24 15:25:30 Info: unchanged file inst_eca_e.v
05/10/24 15:25:30 Info: unchanged file inst_ecb_e.v
05/10/24 15:25:30 Info: unchanged file inst_ecc_e.v
05/10/24 15:25:30 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/24 15:25:30 Info: unchanged file inst_eda_e.v
05/10/24 15:25:31 Info: unchanged file inst_edb_e.v
05/10/24 15:25:31 Info: unchanged file inst_ee_e.v
05/10/24 15:25:31 Info: unchanged file inst_ef_e.v
05/10/24 15:25:31 Info: unchanged file inst_eg_e.v
05/10/24 15:25:32 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/24 15:25:32 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/24 15:25:32 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/24 15:25:32 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/24 15:25:33 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/24 15:25:33 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/24 15:25:33 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/24 15:25:33 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/24 15:25:33 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/24 15:25:34 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/24 15:25:34 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/24 15:25:34 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/24 15:25:34 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/24 15:25:34 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/24 15:25:34 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/24 15:25:34 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/24 15:25:35 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/24 15:25:35 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/24 15:25:35 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/24 15:25:35 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/24 15:25:35 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/24 15:25:35 WARNING: ============= SUMMARY =================
05/10/24 15:25:35 WARNING: SUM: Summary of checks and created items:
05/10/24 15:25:35 WARNING: SUM: checkforce 0
05/10/24 15:25:35 WARNING: SUM: checkunique 0
05/10/24 15:25:35 WARNING: SUM: checkwarn 0
05/10/24 15:25:36 WARNING: SUM: cmacros 0
05/10/24 15:25:36 WARNING: SUM: conn 7
05/10/24 15:25:36 WARNING: SUM: errors 1
05/10/24 15:25:36 WARNING: SUM: genport 16
05/10/24 15:25:36 WARNING: SUM: hdlfiles 72
05/10/24 15:25:36 WARNING: SUM: inst 36
05/10/24 15:25:36 WARNING: SUM: multdriver 2
05/10/24 15:25:36 WARNING: SUM: nodriver 7
05/10/24 15:25:36 WARNING: SUM: noload 0
05/10/24 15:25:36 WARNING: SUM: openports 0
05/10/24 15:25:36 WARNING: SUM: warnings 4
05/10/24 15:25:36 WARNING: SUM: === Number of parsed input tables: ===
05/10/24 15:25:36 WARNING: SUM: conf 0
05/10/24 15:25:36 WARNING: SUM: hier 1
05/10/24 15:25:36 WARNING: SUM: conn 1
05/10/24 15:25:36 WARNING: SUM: io 0
05/10/24 15:25:36 WARNING: SUM: i2c 0
05/10/24 15:25:36 WARNING: SUM: Number of changes in intermediate: 71
05/10/24 15:25:36 WARNING: SUM: Number of changed files: 5
05/10/25 11:12:25 ########################################################################
05/10/25 11:12:25 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/10/25 11:12:25 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.83 $
#####   MixUtils::IO    1.32 $
#####   MixParser   1.60 $
#####   MixWriter   1.66 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/25 11:12:26 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/25 11:12:26 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/10/25 11:12:26 Added new column header ::mdeparent
05/10/25 11:12:26 Added new column header ::mdeinst
05/10/25 11:12:26 Added new column header ::mdeentity
05/10/25 11:12:26 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/10/25 11:12:26 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/10/25 11:12:26 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/10/25 11:12:26 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/10/25 11:12:26 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/10/25 11:12:26 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/10/25 11:12:26 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/10/25 11:12:26 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/10/25 11:12:26 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/10/25 11:12:26 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/10/25 11:12:26 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/10/25 11:12:26 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/10/25 11:12:26 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/10/25 11:12:26 Adding port to hierachy module inst_e for signal unsplice_a1!
05/10/25 11:12:26 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/10/25 11:12:26 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/10/25 11:12:26 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/10/25 11:12:26 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/10/25 11:12:26 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/10/25 11:12:26 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/10/25 11:12:26 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/10/25 11:12:26 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/10/25 11:12:26 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/10/25 11:12:26 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/10/25 11:12:26 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/10/25 11:12:26 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/10/25 11:12:26 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/10/25 11:12:26 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/10/25 11:12:26 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/10/25 11:12:26 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/10/25 11:12:26 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/10/25 11:12:26 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/25 11:12:26 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/25 11:12:26 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/25 11:12:26 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/10/25 11:12:26 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/10/25 11:12:26 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/10/25 11:12:27 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/10/25 11:12:28 WARNING: Rotating 3 old sheets of CONF!
05/10/25 11:12:33 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/25 11:12:33 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/25 11:12:34 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/10/25 11:12:34 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/10/25 11:12:36 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/10/25 11:12:36 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/10/25 11:12:37 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/25 11:12:37 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/10/25 11:12:38 Info: unchanged file ent_aa-e.vhd
05/10/25 11:12:38 Info: unchanged file ent_ab-e.vhd
05/10/25 11:12:39 Info: unchanged file ent_ac-e.vhd
05/10/25 11:12:39 Info: unchanged file ent_ad-e.vhd
05/10/25 11:12:40 Info: unchanged file ent_ae-e.vhd
05/10/25 11:12:40 Info: unchanged file ent_ba-e.vhd
05/10/25 11:12:40 Info: unchanged file ent_bb-e.vhd
05/10/25 11:12:41 Info: unchanged file inst_a_e-e.vhd
05/10/25 11:12:41 Info: unchanged file inst_b_e-e.vhd
05/10/25 11:12:41 Info: unchanged file inst_c_e-e.vhd
05/10/25 11:12:41 Info: unchanged file inst_d_e-e.vhd
05/10/25 11:12:41 WARNING: Info: file inst_e_e-e.vhd has changes!
05/10/25 11:12:42 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/10/25 11:12:42 Info: unchanged file inst_eaa_e-e.vhd
05/10/25 11:12:42 Info: unchanged file inst_eb_e-e.vhd
05/10/25 11:12:42 Info: unchanged file inst_eba_e-e.vhd
05/10/25 11:12:43 Info: unchanged file inst_ebb_e-e.vhd
05/10/25 11:12:43 Info: unchanged file inst_ec_e-e.vhd
05/10/25 11:12:43 Info: unchanged file inst_ed_e-e.vhd
05/10/25 11:12:44 Info: unchanged file inst_t_e-e.vhd
05/10/25 11:12:44 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/10/25 11:12:44 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/10/25 11:12:44 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/10/25 11:12:44 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/10/25 11:12:44 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/10/25 11:12:44 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/10/25 11:12:44 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/10/25 11:12:44 Info: unchanged file inst_a_e-rtl-a.vhd
05/10/25 11:12:44 Info: unchanged file ent_aa-rtl-a.vhd
05/10/25 11:12:44 Info: unchanged file ent_ab-rtl-a.vhd
05/10/25 11:12:44 Info: unchanged file ent_ac-rtl-a.vhd
05/10/25 11:12:45 Info: unchanged file ent_ad-rtl-a.vhd
05/10/25 11:12:45 Info: unchanged file ent_ae-rtl-a.vhd
05/10/25 11:12:45 Info: unchanged file inst_b_e-rtl-a.vhd
05/10/25 11:12:45 Info: unchanged file ent_ba-rtl-a.vhd
05/10/25 11:12:45 Info: unchanged file ent_bb-rtl-a.vhd
05/10/25 11:12:45 Info: unchanged file inst_c_e-rtl-a.vhd
05/10/25 11:12:46 Info: unchanged file inst_d_e-rtl-a.vhd
05/10/25 11:12:46 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/10/25 11:12:46 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/25 11:12:46 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/10/25 11:12:47 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/10/25 11:12:47 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/10/25 11:12:47 Info: unchanged file inst_eab_e.v
05/10/25 11:12:48 Info: unchanged file inst_eac_e.v
05/10/25 11:12:48 Info: unchanged file inst_ead_e.v
05/10/25 11:12:48 Info: unchanged file inst_eb_e-rtl-a.vhd
05/10/25 11:12:49 Info: unchanged file inst_eba_e-rtl-a.vhd
05/10/25 11:12:50 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/10/25 11:12:50 Info: unchanged file inst_ebc_e.v
05/10/25 11:12:52 Info: unchanged file inst_ec_e-rtl-a.vhd
05/10/25 11:12:53 Info: unchanged file inst_eca_e.v
05/10/25 11:12:53 Info: unchanged file inst_ecb_e.v
05/10/25 11:12:54 Info: unchanged file inst_ecc_e.v
05/10/25 11:12:54 Info: unchanged file inst_ed_e-rtl-a.vhd
05/10/25 11:12:54 Info: unchanged file inst_eda_e.v
05/10/25 11:12:54 Info: unchanged file inst_edb_e.v
05/10/25 11:12:55 Info: unchanged file inst_ee_e.v
05/10/25 11:12:55 Info: unchanged file inst_ef_e.v
05/10/25 11:12:55 Info: unchanged file inst_eg_e.v
05/10/25 11:12:56 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/10/25 11:12:56 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/10/25 11:12:56 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/10/25 11:12:57 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/10/25 11:12:57 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/10/25 11:12:57 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/10/25 11:12:58 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/10/25 11:12:58 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/10/25 11:12:58 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/10/25 11:12:58 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/10/25 11:12:59 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/10/25 11:12:59 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/10/25 11:12:59 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/10/25 11:13:00 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/10/25 11:13:00 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/10/25 11:13:00 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/10/25 11:13:00 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/10/25 11:13:00 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/10/25 11:13:01 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/10/25 11:13:01 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/10/25 11:13:04 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/10/25 11:13:05 WARNING: ============= SUMMARY =================
05/10/25 11:13:05 WARNING: SUM: Summary of checks and created items:
05/10/25 11:13:05 WARNING: SUM: checkforce 0
05/10/25 11:13:05 WARNING: SUM: checkunique 0
05/10/25 11:13:06 WARNING: SUM: checkwarn 0
05/10/25 11:13:06 WARNING: SUM: cmacros 0
05/10/25 11:13:06 WARNING: SUM: conn 7
05/10/25 11:13:06 WARNING: SUM: errors 1
05/10/25 11:13:06 WARNING: SUM: genport 16
05/10/25 11:13:06 WARNING: SUM: hdlfiles 72
05/10/25 11:13:06 WARNING: SUM: inst 36
05/10/25 11:13:06 WARNING: SUM: multdriver 2
05/10/25 11:13:06 WARNING: SUM: nodriver 7
05/10/25 11:13:06 WARNING: SUM: noload 0
05/10/25 11:13:06 WARNING: SUM: openports 0
05/10/25 11:13:06 WARNING: SUM: warnings 4
05/10/25 11:13:06 WARNING: SUM: === Number of parsed input tables: ===
05/10/25 11:13:06 WARNING: SUM: conf 0
05/10/25 11:13:06 WARNING: SUM: hier 1
05/10/25 11:13:06 WARNING: SUM: conn 1
05/10/25 11:13:07 WARNING: SUM: io 0
05/10/25 11:13:07 WARNING: SUM: i2c 0
05/10/25 11:13:07 WARNING: SUM: Number of changes in intermediate: 71
05/10/25 11:13:07 WARNING: SUM: Number of changed files: 5
05/11/02 09:00:06 ########################################################################
05/11/02 09:00:06 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/11/02 09:00:06 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.85 $
#####   MixUtils::IO    1.33 $
#####   MixParser   1.60 $
#####   MixWriter   1.66 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/11/02 09:00:07 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/02 09:00:07 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/02 09:00:07 Added new column header ::mdeparent
05/11/02 09:00:07 Added new column header ::mdeinst
05/11/02 09:00:07 Added new column header ::mdeentity
05/11/02 09:00:07 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/11/02 09:00:07 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/11/02 09:00:07 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/11/02 09:00:07 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/11/02 09:00:07 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/11/02 09:00:07 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/11/02 09:00:07 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/11/02 09:00:07 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/11/02 09:00:07 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/11/02 09:00:07 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/11/02 09:00:07 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/11/02 09:00:07 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/11/02 09:00:07 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/11/02 09:00:07 Adding port to hierachy module inst_e for signal unsplice_a1!
05/11/02 09:00:07 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/11/02 09:00:07 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/11/02 09:00:07 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/11/02 09:00:07 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/11/02 09:00:07 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/11/02 09:00:07 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/11/02 09:00:07 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/11/02 09:00:07 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/11/02 09:00:07 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/11/02 09:00:07 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/11/02 09:00:07 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/11/02 09:00:07 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/11/02 09:00:07 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/11/02 09:00:07 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/11/02 09:00:07 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/11/02 09:00:07 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/11/02 09:00:07 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/11/02 09:00:07 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/02 09:00:07 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/02 09:00:07 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/02 09:00:07 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/02 09:00:07 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/02 09:00:07 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/02 09:00:08 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/11/02 09:00:09 WARNING: Rotating 3 old sheets of CONF!
05/11/02 09:00:12 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/02 09:00:13 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/11/02 09:00:13 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/11/02 09:00:13 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/11/02 09:00:15 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/11/02 09:00:15 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/02 09:00:16 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/11/02 09:00:16 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/11/02 09:00:17 Info: unchanged file ent_aa-e.vhd
05/11/02 09:00:17 Info: unchanged file ent_ab-e.vhd
05/11/02 09:00:17 Info: unchanged file ent_ac-e.vhd
05/11/02 09:00:17 Info: unchanged file ent_ad-e.vhd
05/11/02 09:00:17 Info: unchanged file ent_ae-e.vhd
05/11/02 09:00:18 Info: unchanged file ent_ba-e.vhd
05/11/02 09:00:18 Info: unchanged file ent_bb-e.vhd
05/11/02 09:00:18 Info: unchanged file inst_a_e-e.vhd
05/11/02 09:00:18 Info: unchanged file inst_b_e-e.vhd
05/11/02 09:00:19 Info: unchanged file inst_c_e-e.vhd
05/11/02 09:00:19 Info: unchanged file inst_d_e-e.vhd
05/11/02 09:00:19 WARNING: Info: file inst_e_e-e.vhd has changes!
05/11/02 09:00:19 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/11/02 09:00:20 Info: unchanged file inst_eaa_e-e.vhd
05/11/02 09:00:20 Info: unchanged file inst_eb_e-e.vhd
05/11/02 09:00:20 Info: unchanged file inst_eba_e-e.vhd
05/11/02 09:00:20 Info: unchanged file inst_ebb_e-e.vhd
05/11/02 09:00:21 Info: unchanged file inst_ec_e-e.vhd
05/11/02 09:00:21 Info: unchanged file inst_ed_e-e.vhd
05/11/02 09:00:21 Info: unchanged file inst_t_e-e.vhd
05/11/02 09:00:21 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/11/02 09:00:21 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/11/02 09:00:21 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/11/02 09:00:21 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/11/02 09:00:21 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/11/02 09:00:21 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/11/02 09:00:21 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/11/02 09:00:21 Info: unchanged file inst_a_e-rtl-a.vhd
05/11/02 09:00:22 Info: unchanged file ent_aa-rtl-a.vhd
05/11/02 09:00:22 Info: unchanged file ent_ab-rtl-a.vhd
05/11/02 09:00:22 Info: unchanged file ent_ac-rtl-a.vhd
05/11/02 09:00:22 Info: unchanged file ent_ad-rtl-a.vhd
05/11/02 09:00:22 Info: unchanged file ent_ae-rtl-a.vhd
05/11/02 09:00:23 Info: unchanged file inst_b_e-rtl-a.vhd
05/11/02 09:00:23 Info: unchanged file ent_ba-rtl-a.vhd
05/11/02 09:00:23 Info: unchanged file ent_bb-rtl-a.vhd
05/11/02 09:00:23 Info: unchanged file inst_c_e-rtl-a.vhd
05/11/02 09:00:23 Info: unchanged file inst_d_e-rtl-a.vhd
05/11/02 09:00:24 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/11/02 09:00:24 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/02 09:00:24 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/02 09:00:24 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/11/02 09:00:24 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/11/02 09:00:24 Info: unchanged file inst_eab_e.v
05/11/02 09:00:25 Info: unchanged file inst_eac_e.v
05/11/02 09:00:25 Info: unchanged file inst_ead_e.v
05/11/02 09:00:25 Info: unchanged file inst_eb_e-rtl-a.vhd
05/11/02 09:00:25 Info: unchanged file inst_eba_e-rtl-a.vhd
05/11/02 09:00:26 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/11/02 09:00:26 Info: unchanged file inst_ebc_e.v
05/11/02 09:00:26 Info: unchanged file inst_ec_e-rtl-a.vhd
05/11/02 09:00:26 Info: unchanged file inst_eca_e.v
05/11/02 09:00:26 Info: unchanged file inst_ecb_e.v
05/11/02 09:00:27 Info: unchanged file inst_ecc_e.v
05/11/02 09:00:27 Info: unchanged file inst_ed_e-rtl-a.vhd
05/11/02 09:00:27 Info: unchanged file inst_eda_e.v
05/11/02 09:00:28 Info: unchanged file inst_edb_e.v
05/11/02 09:00:28 Info: unchanged file inst_ee_e.v
05/11/02 09:00:28 Info: unchanged file inst_ef_e.v
05/11/02 09:00:28 Info: unchanged file inst_eg_e.v
05/11/02 09:00:28 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/11/02 09:00:28 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/11/02 09:00:28 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/11/02 09:00:29 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/11/02 09:00:29 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/11/02 09:00:29 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/11/02 09:00:29 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/11/02 09:00:29 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/11/02 09:00:29 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/11/02 09:00:30 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/11/02 09:00:30 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/11/02 09:00:30 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/11/02 09:00:30 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/11/02 09:00:30 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/11/02 09:00:31 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/11/02 09:00:31 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/11/02 09:00:31 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/11/02 09:00:31 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/11/02 09:00:31 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/11/02 09:00:32 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/11/02 09:00:32 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/11/02 09:00:32 WARNING: ============= SUMMARY =================
05/11/02 09:00:32 WARNING: SUM: Summary of checks and created items:
05/11/02 09:00:32 WARNING: SUM: checkforce 0
05/11/02 09:00:32 WARNING: SUM: checkunique 0
05/11/02 09:00:32 WARNING: SUM: checkwarn 0
05/11/02 09:00:32 WARNING: SUM: cmacros 0
05/11/02 09:00:32 WARNING: SUM: conn 7
05/11/02 09:00:32 WARNING: SUM: errors 1
05/11/02 09:00:32 WARNING: SUM: genport 16
05/11/02 09:00:32 WARNING: SUM: hdlfiles 72
05/11/02 09:00:32 WARNING: SUM: inst 36
05/11/02 09:00:32 WARNING: SUM: multdriver 2
05/11/02 09:00:32 WARNING: SUM: nodriver 7
05/11/02 09:00:32 WARNING: SUM: noload 0
05/11/02 09:00:32 WARNING: SUM: openports 0
05/11/02 09:00:32 WARNING: SUM: warnings 4
05/11/02 09:00:32 WARNING: SUM: === Number of parsed input tables: ===
05/11/02 09:00:32 WARNING: SUM: conf 0
05/11/02 09:00:32 WARNING: SUM: hier 1
05/11/02 09:00:32 WARNING: SUM: conn 1
05/11/02 09:00:32 WARNING: SUM: io 0
05/11/02 09:00:32 WARNING: SUM: i2c 0
05/11/02 09:00:32 WARNING: SUM: Number of changes in intermediate: 71
05/11/02 09:00:32 WARNING: SUM: Number of changed files: 5
05/11/02 12:21:35 ########################################################################
05/11/02 12:21:35 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/11/02 12:21:35 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.85 $
#####   MixUtils::IO    1.33 $
#####   MixParser   1.60 $
#####   MixWriter   1.66 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/11/02 12:21:35 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/02 12:21:36 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/02 12:21:36 Added new column header ::mdeparent
05/11/02 12:21:36 Added new column header ::mdeinst
05/11/02 12:21:36 Added new column header ::mdeentity
05/11/02 12:21:36 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/11/02 12:21:36 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/11/02 12:21:36 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/11/02 12:21:36 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/11/02 12:21:36 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/11/02 12:21:36 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/11/02 12:21:36 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/11/02 12:21:36 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/11/02 12:21:36 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/11/02 12:21:36 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/11/02 12:21:36 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/11/02 12:21:36 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/11/02 12:21:36 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/11/02 12:21:36 Adding port to hierachy module inst_e for signal unsplice_a1!
05/11/02 12:21:36 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/11/02 12:21:36 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/11/02 12:21:36 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/11/02 12:21:36 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/11/02 12:21:36 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/11/02 12:21:36 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/11/02 12:21:36 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/11/02 12:21:36 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/11/02 12:21:36 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/11/02 12:21:36 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/11/02 12:21:36 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/11/02 12:21:36 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/11/02 12:21:36 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/11/02 12:21:36 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/11/02 12:21:36 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/11/02 12:21:36 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/11/02 12:21:36 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/11/02 12:21:36 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/02 12:21:36 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/02 12:21:36 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/02 12:21:36 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/02 12:21:36 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/02 12:21:36 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/02 12:21:37 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/11/02 12:21:38 WARNING: Rotating 3 old sheets of CONF!
05/11/02 12:21:41 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/02 12:21:42 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/11/02 12:21:42 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/11/02 12:21:42 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/11/02 12:21:44 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/11/02 12:21:44 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/02 12:21:44 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/11/02 12:21:45 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/11/02 12:21:45 Info: unchanged file ent_aa-e.vhd
05/11/02 12:21:45 Info: unchanged file ent_ab-e.vhd
05/11/02 12:21:45 Info: unchanged file ent_ac-e.vhd
05/11/02 12:21:45 Info: unchanged file ent_ad-e.vhd
05/11/02 12:21:46 Info: unchanged file ent_ae-e.vhd
05/11/02 12:21:46 Info: unchanged file ent_ba-e.vhd
05/11/02 12:21:46 Info: unchanged file ent_bb-e.vhd
05/11/02 12:21:46 Info: unchanged file inst_a_e-e.vhd
05/11/02 12:21:46 Info: unchanged file inst_b_e-e.vhd
05/11/02 12:21:47 Info: unchanged file inst_c_e-e.vhd
05/11/02 12:21:47 Info: unchanged file inst_d_e-e.vhd
05/11/02 12:21:47 WARNING: Info: file inst_e_e-e.vhd has changes!
05/11/02 12:21:47 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/11/02 12:21:48 Info: unchanged file inst_eaa_e-e.vhd
05/11/02 12:21:48 Info: unchanged file inst_eb_e-e.vhd
05/11/02 12:21:48 Info: unchanged file inst_eba_e-e.vhd
05/11/02 12:21:49 Info: unchanged file inst_ebb_e-e.vhd
05/11/02 12:21:49 Info: unchanged file inst_ec_e-e.vhd
05/11/02 12:21:49 Info: unchanged file inst_ed_e-e.vhd
05/11/02 12:21:49 Info: unchanged file inst_t_e-e.vhd
05/11/02 12:21:49 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/11/02 12:21:49 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/11/02 12:21:49 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/11/02 12:21:49 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/11/02 12:21:49 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/11/02 12:21:49 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/11/02 12:21:49 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/11/02 12:21:49 Info: unchanged file inst_a_e-rtl-a.vhd
05/11/02 12:21:49 Info: unchanged file ent_aa-rtl-a.vhd
05/11/02 12:21:50 Info: unchanged file ent_ab-rtl-a.vhd
05/11/02 12:21:50 Info: unchanged file ent_ac-rtl-a.vhd
05/11/02 12:21:50 Info: unchanged file ent_ad-rtl-a.vhd
05/11/02 12:21:50 Info: unchanged file ent_ae-rtl-a.vhd
05/11/02 12:21:50 Info: unchanged file inst_b_e-rtl-a.vhd
05/11/02 12:21:51 Info: unchanged file ent_ba-rtl-a.vhd
05/11/02 12:21:51 Info: unchanged file ent_bb-rtl-a.vhd
05/11/02 12:21:51 Info: unchanged file inst_c_e-rtl-a.vhd
05/11/02 12:21:51 Info: unchanged file inst_d_e-rtl-a.vhd
05/11/02 12:21:52 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/11/02 12:21:52 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/02 12:21:52 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/02 12:21:52 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/11/02 12:21:53 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/11/02 12:21:53 Info: unchanged file inst_eab_e.v
05/11/02 12:21:53 Info: unchanged file inst_eac_e.v
05/11/02 12:21:53 Info: unchanged file inst_ead_e.v
05/11/02 12:21:54 Info: unchanged file inst_eb_e-rtl-a.vhd
05/11/02 12:21:54 Info: unchanged file inst_eba_e-rtl-a.vhd
05/11/02 12:21:54 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/11/02 12:21:54 Info: unchanged file inst_ebc_e.v
05/11/02 12:21:55 Info: unchanged file inst_ec_e-rtl-a.vhd
05/11/02 12:21:55 Info: unchanged file inst_eca_e.v
05/11/02 12:21:55 Info: unchanged file inst_ecb_e.v
05/11/02 12:21:55 Info: unchanged file inst_ecc_e.v
05/11/02 12:21:56 Info: unchanged file inst_ed_e-rtl-a.vhd
05/11/02 12:21:56 Info: unchanged file inst_eda_e.v
05/11/02 12:21:56 Info: unchanged file inst_edb_e.v
05/11/02 12:21:56 Info: unchanged file inst_ee_e.v
05/11/02 12:21:56 Info: unchanged file inst_ef_e.v
05/11/02 12:21:56 Info: unchanged file inst_eg_e.v
05/11/02 12:21:57 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/11/02 12:21:57 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/11/02 12:21:57 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/11/02 12:21:57 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/11/02 12:21:57 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/11/02 12:21:57 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/11/02 12:21:58 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/11/02 12:21:58 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/11/02 12:21:58 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/11/02 12:21:59 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/11/02 12:21:59 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/11/02 12:21:59 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/11/02 12:21:59 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/11/02 12:21:59 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/11/02 12:21:59 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/11/02 12:21:59 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/11/02 12:22:00 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/11/02 12:22:00 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/11/02 12:22:00 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/11/02 12:22:00 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/11/02 12:22:00 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/11/02 12:22:01 WARNING: ============= SUMMARY =================
05/11/02 12:22:01 WARNING: SUM: Summary of checks and created items:
05/11/02 12:22:01 WARNING: SUM: checkforce 0
05/11/02 12:22:01 WARNING: SUM: checkunique 0
05/11/02 12:22:01 WARNING: SUM: checkwarn 0
05/11/02 12:22:01 WARNING: SUM: cmacros 0
05/11/02 12:22:01 WARNING: SUM: conn 7
05/11/02 12:22:01 WARNING: SUM: errors 1
05/11/02 12:22:01 WARNING: SUM: genport 16
05/11/02 12:22:01 WARNING: SUM: hdlfiles 72
05/11/02 12:22:01 WARNING: SUM: inst 36
05/11/02 12:22:01 WARNING: SUM: multdriver 2
05/11/02 12:22:01 WARNING: SUM: nodriver 7
05/11/02 12:22:01 WARNING: SUM: noload 0
05/11/02 12:22:01 WARNING: SUM: openports 0
05/11/02 12:22:01 WARNING: SUM: warnings 4
05/11/02 12:22:01 WARNING: SUM: === Number of parsed input tables: ===
05/11/02 12:22:01 WARNING: SUM: conf 0
05/11/02 12:22:01 WARNING: SUM: hier 1
05/11/02 12:22:01 WARNING: SUM: conn 1
05/11/02 12:22:01 WARNING: SUM: io 0
05/11/02 12:22:01 WARNING: SUM: i2c 0
05/11/02 12:22:01 WARNING: SUM: Number of changes in intermediate: 71
05/11/02 12:22:01 WARNING: SUM: Number of changed files: 5
05/11/04 08:39:53 ########################################################################
05/11/04 08:39:53 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/11/04 08:39:54 
#######################################################################
##### mix_0.pl (Revision: 1.39 )
#####
##### MIX  
#####   MixUtils    1.87 $
#####   MixUtils::IO    1.33 $
#####   MixParser   1.61 $
#####   MixWriter   1.67 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/11/04 08:39:54 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/04 08:39:54 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/04 08:39:54 Added new column header ::mdeparent
05/11/04 08:39:54 Added new column header ::mdeinst
05/11/04 08:39:54 Added new column header ::mdeentity
05/11/04 08:39:54 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/11/04 08:39:54 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/11/04 08:39:54 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/11/04 08:39:54 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/11/04 08:39:54 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/11/04 08:39:54 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/11/04 08:39:54 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/11/04 08:39:54 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/11/04 08:39:54 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/11/04 08:39:54 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/11/04 08:39:54 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/11/04 08:39:54 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/11/04 08:39:54 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/11/04 08:39:54 Adding port to hierachy module inst_e for signal unsplice_a1!
05/11/04 08:39:54 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/11/04 08:39:54 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/11/04 08:39:54 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/11/04 08:39:54 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/11/04 08:39:54 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/11/04 08:39:54 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/11/04 08:39:54 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/11/04 08:39:54 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/11/04 08:39:54 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/11/04 08:39:54 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/11/04 08:39:54 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/11/04 08:39:54 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/11/04 08:39:54 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/11/04 08:39:54 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/11/04 08:39:54 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/11/04 08:39:54 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/11/04 08:39:54 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/11/04 08:39:54 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/04 08:39:54 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/04 08:39:54 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/04 08:39:54 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/04 08:39:54 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/04 08:39:54 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/04 08:39:57 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/11/04 08:39:57 WARNING: Rotating 3 old sheets of CONF!
05/11/04 08:40:00 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/04 08:40:01 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/11/04 08:40:01 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/11/04 08:40:01 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/11/04 08:40:03 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/11/04 08:40:03 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/04 08:40:03 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/11/04 08:40:04 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/11/04 08:40:04 Info: unchanged file ent_aa-e.vhd
05/11/04 08:40:04 Info: unchanged file ent_ab-e.vhd
05/11/04 08:40:04 Info: unchanged file ent_ac-e.vhd
05/11/04 08:40:04 Info: unchanged file ent_ad-e.vhd
05/11/04 08:40:04 Info: unchanged file ent_ae-e.vhd
05/11/04 08:40:04 Info: unchanged file ent_ba-e.vhd
05/11/04 08:40:05 Info: unchanged file ent_bb-e.vhd
05/11/04 08:40:05 Info: unchanged file inst_a_e-e.vhd
05/11/04 08:40:05 Info: unchanged file inst_b_e-e.vhd
05/11/04 08:40:05 Info: unchanged file inst_c_e-e.vhd
05/11/04 08:40:05 Info: unchanged file inst_d_e-e.vhd
05/11/04 08:40:05 WARNING: Info: file inst_e_e-e.vhd has changes!
05/11/04 08:40:05 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/11/04 08:40:06 Info: unchanged file inst_eaa_e-e.vhd
05/11/04 08:40:06 Info: unchanged file inst_eb_e-e.vhd
05/11/04 08:40:06 Info: unchanged file inst_eba_e-e.vhd
05/11/04 08:40:06 Info: unchanged file inst_ebb_e-e.vhd
05/11/04 08:40:06 Info: unchanged file inst_ec_e-e.vhd
05/11/04 08:40:07 Info: unchanged file inst_ed_e-e.vhd
05/11/04 08:40:07 Info: unchanged file inst_t_e-e.vhd
05/11/04 08:40:07 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/11/04 08:40:07 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/11/04 08:40:07 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/11/04 08:40:07 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/11/04 08:40:07 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/11/04 08:40:07 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/11/04 08:40:07 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/11/04 08:40:07 Info: unchanged file inst_a_e-rtl-a.vhd
05/11/04 08:40:07 Info: unchanged file ent_aa-rtl-a.vhd
05/11/04 08:40:07 Info: unchanged file ent_ab-rtl-a.vhd
05/11/04 08:40:08 Info: unchanged file ent_ac-rtl-a.vhd
05/11/04 08:40:08 Info: unchanged file ent_ad-rtl-a.vhd
05/11/04 08:40:08 Info: unchanged file ent_ae-rtl-a.vhd
05/11/04 08:40:08 Info: unchanged file inst_b_e-rtl-a.vhd
05/11/04 08:40:08 Info: unchanged file ent_ba-rtl-a.vhd
05/11/04 08:40:08 Info: unchanged file ent_bb-rtl-a.vhd
05/11/04 08:40:09 Info: unchanged file inst_c_e-rtl-a.vhd
05/11/04 08:40:09 Info: unchanged file inst_d_e-rtl-a.vhd
05/11/04 08:40:09 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/11/04 08:40:09 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/04 08:40:09 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/04 08:40:09 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/11/04 08:40:09 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/11/04 08:40:09 Info: unchanged file inst_eab_e.v
05/11/04 08:40:09 Info: unchanged file inst_eac_e.v
05/11/04 08:40:10 Info: unchanged file inst_ead_e.v
05/11/04 08:40:10 Info: unchanged file inst_eb_e-rtl-a.vhd
05/11/04 08:40:10 Info: unchanged file inst_eba_e-rtl-a.vhd
05/11/04 08:40:10 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/11/04 08:40:10 Info: unchanged file inst_ebc_e.v
05/11/04 08:40:10 Info: unchanged file inst_ec_e-rtl-a.vhd
05/11/04 08:40:10 Info: unchanged file inst_eca_e.v
05/11/04 08:40:10 Info: unchanged file inst_ecb_e.v
05/11/04 08:40:11 Info: unchanged file inst_ecc_e.v
05/11/04 08:40:11 Info: unchanged file inst_ed_e-rtl-a.vhd
05/11/04 08:40:11 Info: unchanged file inst_eda_e.v
05/11/04 08:40:11 Info: unchanged file inst_edb_e.v
05/11/04 08:40:11 Info: unchanged file inst_ee_e.v
05/11/04 08:40:11 Info: unchanged file inst_ef_e.v
05/11/04 08:40:11 Info: unchanged file inst_eg_e.v
05/11/04 08:40:12 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/11/04 08:40:12 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/11/04 08:40:12 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/11/04 08:40:12 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/11/04 08:40:12 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/11/04 08:40:12 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/11/04 08:40:12 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/11/04 08:40:13 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/11/04 08:40:13 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/11/04 08:40:13 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/11/04 08:40:13 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/11/04 08:40:13 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/11/04 08:40:13 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/11/04 08:40:13 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/11/04 08:40:14 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/11/04 08:40:14 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/11/04 08:40:14 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/11/04 08:40:14 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/11/04 08:40:14 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/11/04 08:40:14 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/11/04 08:40:15 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/11/04 08:40:15 WARNING: ============= SUMMARY =================
05/11/04 08:40:15 WARNING: SUM: Summary of checks and created items:
05/11/04 08:40:15 WARNING: SUM: checkforce 0
05/11/04 08:40:15 WARNING: SUM: checkunique 0
05/11/04 08:40:15 WARNING: SUM: checkwarn 0
05/11/04 08:40:15 WARNING: SUM: cmacros 0
05/11/04 08:40:15 WARNING: SUM: conn 7
05/11/04 08:40:15 WARNING: SUM: errors 1
05/11/04 08:40:15 WARNING: SUM: genport 16
05/11/04 08:40:15 WARNING: SUM: hdlfiles 72
05/11/04 08:40:15 WARNING: SUM: inst 36
05/11/04 08:40:15 WARNING: SUM: multdriver 2
05/11/04 08:40:15 WARNING: SUM: nodriver 7
05/11/04 08:40:15 WARNING: SUM: noload 0
05/11/04 08:40:15 WARNING: SUM: openports 0
05/11/04 08:40:15 WARNING: SUM: warnings 4
05/11/04 08:40:15 WARNING: SUM: === Number of parsed input tables: ===
05/11/04 08:40:15 WARNING: SUM: conf 0
05/11/04 08:40:15 WARNING: SUM: hier 1
05/11/04 08:40:15 WARNING: SUM: conn 1
05/11/04 08:40:15 WARNING: SUM: io 0
05/11/04 08:40:15 WARNING: SUM: i2c 0
05/11/04 08:40:15 WARNING: SUM: Number of changes in intermediate: 71
05/11/04 08:40:15 WARNING: SUM: Number of changed files: 5
05/11/04 10:08:37 ########################################################################
05/11/04 10:08:37 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/11/04 10:08:37 
#######################################################################
##### mix_0.pl (Revision: 1.39 )
#####
##### MIX  
#####   MixUtils    1.87 $
#####   MixUtils::IO    1.33 $
#####   MixParser   1.61 $
#####   MixWriter   1.67 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/11/04 10:08:38 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/04 10:08:38 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/04 10:08:38 Added new column header ::mdeparent
05/11/04 10:08:38 Added new column header ::mdeinst
05/11/04 10:08:38 Added new column header ::mdeentity
05/11/04 10:08:38 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/11/04 10:08:38 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/11/04 10:08:38 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/11/04 10:08:38 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/11/04 10:08:38 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/11/04 10:08:38 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/11/04 10:08:38 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/11/04 10:08:38 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/11/04 10:08:38 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/11/04 10:08:38 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/11/04 10:08:38 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/11/04 10:08:38 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/11/04 10:08:38 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/11/04 10:08:38 Adding port to hierachy module inst_e for signal unsplice_a1!
05/11/04 10:08:38 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/11/04 10:08:38 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/11/04 10:08:38 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/11/04 10:08:38 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/11/04 10:08:38 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/11/04 10:08:38 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/11/04 10:08:38 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/11/04 10:08:38 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/11/04 10:08:38 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/11/04 10:08:38 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/11/04 10:08:38 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/11/04 10:08:38 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/11/04 10:08:38 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/11/04 10:08:38 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/11/04 10:08:38 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/11/04 10:08:38 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/11/04 10:08:38 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/11/04 10:08:38 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/04 10:08:38 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/04 10:08:38 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/04 10:08:38 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/04 10:08:38 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/04 10:08:38 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/04 10:08:41 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/11/04 10:08:41 WARNING: Rotating 3 old sheets of CONF!
05/11/04 10:08:45 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/04 10:08:46 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/11/04 10:08:46 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/11/04 10:08:46 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/11/04 10:08:49 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/11/04 10:08:49 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/04 10:08:49 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/11/04 10:08:50 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/11/04 10:08:50 Info: unchanged file ent_aa-e.vhd
05/11/04 10:08:50 Info: unchanged file ent_ab-e.vhd
05/11/04 10:08:51 Info: unchanged file ent_ac-e.vhd
05/11/04 10:08:51 Info: unchanged file ent_ad-e.vhd
05/11/04 10:08:51 Info: unchanged file ent_ae-e.vhd
05/11/04 10:08:51 Info: unchanged file ent_ba-e.vhd
05/11/04 10:08:51 Info: unchanged file ent_bb-e.vhd
05/11/04 10:08:51 Info: unchanged file inst_a_e-e.vhd
05/11/04 10:08:51 Info: unchanged file inst_b_e-e.vhd
05/11/04 10:08:52 Info: unchanged file inst_c_e-e.vhd
05/11/04 10:08:52 Info: unchanged file inst_d_e-e.vhd
05/11/04 10:08:52 WARNING: Info: file inst_e_e-e.vhd has changes!
05/11/04 10:08:52 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/11/04 10:08:52 Info: unchanged file inst_eaa_e-e.vhd
05/11/04 10:08:52 Info: unchanged file inst_eb_e-e.vhd
05/11/04 10:08:53 Info: unchanged file inst_eba_e-e.vhd
05/11/04 10:08:53 Info: unchanged file inst_ebb_e-e.vhd
05/11/04 10:08:53 Info: unchanged file inst_ec_e-e.vhd
05/11/04 10:08:53 Info: unchanged file inst_ed_e-e.vhd
05/11/04 10:08:53 Info: unchanged file inst_t_e-e.vhd
05/11/04 10:08:53 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/11/04 10:08:53 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/11/04 10:08:53 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/11/04 10:08:53 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/11/04 10:08:53 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/11/04 10:08:53 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/11/04 10:08:53 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/11/04 10:08:53 Info: unchanged file inst_a_e-rtl-a.vhd
05/11/04 10:08:54 Info: unchanged file ent_aa-rtl-a.vhd
05/11/04 10:08:54 Info: unchanged file ent_ab-rtl-a.vhd
05/11/04 10:08:54 Info: unchanged file ent_ac-rtl-a.vhd
05/11/04 10:08:54 Info: unchanged file ent_ad-rtl-a.vhd
05/11/04 10:08:54 Info: unchanged file ent_ae-rtl-a.vhd
05/11/04 10:08:54 Info: unchanged file inst_b_e-rtl-a.vhd
05/11/04 10:08:54 Info: unchanged file ent_ba-rtl-a.vhd
05/11/04 10:08:55 Info: unchanged file ent_bb-rtl-a.vhd
05/11/04 10:08:55 Info: unchanged file inst_c_e-rtl-a.vhd
05/11/04 10:08:55 Info: unchanged file inst_d_e-rtl-a.vhd
05/11/04 10:08:55 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/11/04 10:08:55 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/04 10:08:55 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/04 10:08:55 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/11/04 10:08:55 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/11/04 10:08:56 Info: unchanged file inst_eab_e.v
05/11/04 10:08:56 Info: unchanged file inst_eac_e.v
05/11/04 10:08:56 Info: unchanged file inst_ead_e.v
05/11/04 10:08:56 Info: unchanged file inst_eb_e-rtl-a.vhd
05/11/04 10:08:56 Info: unchanged file inst_eba_e-rtl-a.vhd
05/11/04 10:08:56 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/11/04 10:08:56 Info: unchanged file inst_ebc_e.v
05/11/04 10:08:57 Info: unchanged file inst_ec_e-rtl-a.vhd
05/11/04 10:08:57 Info: unchanged file inst_eca_e.v
05/11/04 10:08:57 Info: unchanged file inst_ecb_e.v
05/11/04 10:08:57 Info: unchanged file inst_ecc_e.v
05/11/04 10:08:57 Info: unchanged file inst_ed_e-rtl-a.vhd
05/11/04 10:08:57 Info: unchanged file inst_eda_e.v
05/11/04 10:08:57 Info: unchanged file inst_edb_e.v
05/11/04 10:08:58 Info: unchanged file inst_ee_e.v
05/11/04 10:08:58 Info: unchanged file inst_ef_e.v
05/11/04 10:08:58 Info: unchanged file inst_eg_e.v
05/11/04 10:08:58 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/11/04 10:08:58 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/11/04 10:08:58 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/11/04 10:08:58 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/11/04 10:08:59 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/11/04 10:08:59 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/11/04 10:08:59 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/11/04 10:08:59 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/11/04 10:08:59 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/11/04 10:08:59 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/11/04 10:09:00 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/11/04 10:09:00 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/11/04 10:09:00 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/11/04 10:09:00 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/11/04 10:09:00 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/11/04 10:09:00 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/11/04 10:09:01 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/11/04 10:09:01 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/11/04 10:09:01 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/11/04 10:09:01 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/11/04 10:09:01 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/11/04 10:09:01 WARNING: ============= SUMMARY =================
05/11/04 10:09:01 WARNING: SUM: Summary of checks and created items:
05/11/04 10:09:01 WARNING: SUM: checkforce 0
05/11/04 10:09:01 WARNING: SUM: checkunique 0
05/11/04 10:09:01 WARNING: SUM: checkwarn 0
05/11/04 10:09:01 WARNING: SUM: cmacros 0
05/11/04 10:09:01 WARNING: SUM: conn 7
05/11/04 10:09:01 WARNING: SUM: errors 1
05/11/04 10:09:01 WARNING: SUM: genport 16
05/11/04 10:09:01 WARNING: SUM: hdlfiles 72
05/11/04 10:09:01 WARNING: SUM: inst 36
05/11/04 10:09:01 WARNING: SUM: multdriver 2
05/11/04 10:09:01 WARNING: SUM: nodriver 7
05/11/04 10:09:01 WARNING: SUM: noload 0
05/11/04 10:09:01 WARNING: SUM: openports 0
05/11/04 10:09:01 WARNING: SUM: warnings 4
05/11/04 10:09:01 WARNING: SUM: === Number of parsed input tables: ===
05/11/04 10:09:01 WARNING: SUM: conf 0
05/11/04 10:09:01 WARNING: SUM: hier 1
05/11/04 10:09:01 WARNING: SUM: conn 1
05/11/04 10:09:01 WARNING: SUM: io 0
05/11/04 10:09:01 WARNING: SUM: i2c 0
05/11/04 10:09:01 WARNING: SUM: Number of changes in intermediate: 71
05/11/04 10:09:01 WARNING: SUM: Number of changed files: 5
05/11/22 06:53:54 ########################################################################
05/11/22 06:53:54 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/11/22 06:53:55 
#######################################################################
##### mix_0.pl (Revision: 1.40 )
#####
##### MIX  
#####   MixUtils    1.96 $
#####   MixUtils::IO    1.34 $
#####   MixParser   1.62 $
#####   MixWriter   1.70 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.16 $
#####   MixReport 1.10 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/11/22 06:53:55 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/22 06:53:55 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/22 06:53:55 Added new column header ::mdeparent
05/11/22 06:53:55 Added new column header ::mdeinst
05/11/22 06:53:55 Added new column header ::mdeentity
05/11/22 06:53:55 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/11/22 06:53:55 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/11/22 06:53:55 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/11/22 06:53:55 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/11/22 06:53:55 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/11/22 06:53:55 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/11/22 06:53:55 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/11/22 06:53:55 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/11/22 06:53:55 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/11/22 06:53:55 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/11/22 06:53:55 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/11/22 06:53:55 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/11/22 06:53:55 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/11/22 06:53:55 Adding port to hierachy module inst_e for signal unsplice_a1!
05/11/22 06:53:55 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/11/22 06:53:55 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/11/22 06:53:55 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/11/22 06:53:55 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/11/22 06:53:55 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/11/22 06:53:55 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/11/22 06:53:55 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/11/22 06:53:56 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/11/22 06:53:56 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/11/22 06:53:56 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/11/22 06:53:56 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/11/22 06:53:56 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/11/22 06:53:56 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/11/22 06:53:56 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/11/22 06:53:56 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/11/22 06:53:56 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/11/22 06:53:56 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/11/22 06:53:56 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/22 06:53:56 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/22 06:53:56 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/22 06:53:56 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/22 06:53:56 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/22 06:53:56 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/22 06:53:58 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/11/22 06:53:59 WARNING: Rotating 3 old sheets of CONF!
05/11/22 06:54:01 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/22 06:54:02 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/11/22 06:54:02 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/11/22 06:54:02 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/11/22 06:54:04 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/11/22 06:54:04 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/22 06:54:04 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/11/22 06:54:05 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/11/22 06:54:05 Info: unchanged file ent_aa-e.vhd
05/11/22 06:54:05 Info: unchanged file ent_ab-e.vhd
05/11/22 06:54:05 Info: unchanged file ent_ac-e.vhd
05/11/22 06:54:05 Info: unchanged file ent_ad-e.vhd
05/11/22 06:54:05 Info: unchanged file ent_ae-e.vhd
05/11/22 06:54:06 Info: unchanged file ent_ba-e.vhd
05/11/22 06:54:06 Info: unchanged file ent_bb-e.vhd
05/11/22 06:54:06 Info: unchanged file inst_a_e-e.vhd
05/11/22 06:54:06 Info: unchanged file inst_b_e-e.vhd
05/11/22 06:54:06 Info: unchanged file inst_c_e-e.vhd
05/11/22 06:54:07 Info: unchanged file inst_d_e-e.vhd
05/11/22 06:54:07 WARNING: Info: file inst_e_e-e.vhd has changes!
05/11/22 06:54:07 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/11/22 06:54:07 Info: unchanged file inst_eaa_e-e.vhd
05/11/22 06:54:07 Info: unchanged file inst_eb_e-e.vhd
05/11/22 06:54:08 Info: unchanged file inst_eba_e-e.vhd
05/11/22 06:54:08 Info: unchanged file inst_ebb_e-e.vhd
05/11/22 06:54:08 Info: unchanged file inst_ec_e-e.vhd
05/11/22 06:54:08 Info: unchanged file inst_ed_e-e.vhd
05/11/22 06:54:08 Info: unchanged file inst_t_e-e.vhd
05/11/22 06:54:08 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/11/22 06:54:08 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/11/22 06:54:08 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/11/22 06:54:08 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/11/22 06:54:08 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/11/22 06:54:08 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/11/22 06:54:08 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/11/22 06:54:09 Info: unchanged file inst_a_e-rtl-a.vhd
05/11/22 06:54:09 Info: unchanged file ent_aa-rtl-a.vhd
05/11/22 06:54:09 Info: unchanged file ent_ab-rtl-a.vhd
05/11/22 06:54:09 Info: unchanged file ent_ac-rtl-a.vhd
05/11/22 06:54:09 Info: unchanged file ent_ad-rtl-a.vhd
05/11/22 06:54:09 Info: unchanged file ent_ae-rtl-a.vhd
05/11/22 06:54:09 Info: unchanged file inst_b_e-rtl-a.vhd
05/11/22 06:54:10 Info: unchanged file ent_ba-rtl-a.vhd
05/11/22 06:54:10 Info: unchanged file ent_bb-rtl-a.vhd
05/11/22 06:54:10 Info: unchanged file inst_c_e-rtl-a.vhd
05/11/22 06:54:10 Info: unchanged file inst_d_e-rtl-a.vhd
05/11/22 06:54:10 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/11/22 06:54:10 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/22 06:54:10 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/22 06:54:11 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/11/22 06:54:11 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/11/22 06:54:11 WARNING: Info: file inst_eab_e.v has changes!
05/11/22 06:54:11 WARNING: Info: file inst_eac_e.v has changes!
05/11/22 06:54:11 WARNING: Info: file inst_ead_e.v has changes!
05/11/22 06:54:11 Info: unchanged file inst_eb_e-rtl-a.vhd
05/11/22 06:54:11 Info: unchanged file inst_eba_e-rtl-a.vhd
05/11/22 06:54:12 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/11/22 06:54:12 WARNING: Info: file inst_ebc_e.v has changes!
05/11/22 06:54:12 Info: unchanged file inst_ec_e-rtl-a.vhd
05/11/22 06:54:12 WARNING: Info: file inst_eca_e.v has changes!
05/11/22 06:54:12 WARNING: Info: file inst_ecb_e.v has changes!
05/11/22 06:54:12 WARNING: Info: file inst_ecc_e.v has changes!
05/11/22 06:54:12 Info: unchanged file inst_ed_e-rtl-a.vhd
05/11/22 06:54:13 WARNING: Info: file inst_eda_e.v has changes!
05/11/22 06:54:13 WARNING: Info: file inst_edb_e.v has changes!
05/11/22 06:54:13 WARNING: Info: file inst_ee_e.v has changes!
05/11/22 06:54:13 WARNING: Info: file inst_ef_e.v has changes!
05/11/22 06:54:13 WARNING: Info: file inst_eg_e.v has changes!
05/11/22 06:54:14 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/11/22 06:54:14 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/11/22 06:54:14 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/11/22 06:54:14 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/11/22 06:54:14 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/11/22 06:54:14 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/11/22 06:54:14 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/11/22 06:54:14 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/11/22 06:54:15 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/11/22 06:54:15 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/11/22 06:54:15 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/11/22 06:54:15 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/11/22 06:54:15 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/11/22 06:54:15 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/11/22 06:54:15 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/11/22 06:54:15 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/11/22 06:54:16 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/11/22 06:54:16 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/11/22 06:54:16 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/11/22 06:54:16 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/11/22 06:54:16 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/11/22 06:54:16 WARNING: ============= SUMMARY =================
05/11/22 06:54:16 WARNING: SUM: Summary of checks and created items:
05/11/22 06:54:16 WARNING: SUM: checkforce 0
05/11/22 06:54:16 WARNING: SUM: checkunique 0
05/11/22 06:54:16 WARNING: SUM: checkwarn 0
05/11/22 06:54:16 WARNING: SUM: cmacros 0
05/11/22 06:54:16 WARNING: SUM: conn 7
05/11/22 06:54:16 WARNING: SUM: errors 1
05/11/22 06:54:16 WARNING: SUM: genport 16
05/11/22 06:54:16 WARNING: SUM: hdlfiles 72
05/11/22 06:54:16 WARNING: SUM: inst 36
05/11/22 06:54:16 WARNING: SUM: multdriver 2
05/11/22 06:54:16 WARNING: SUM: nodriver 7
05/11/22 06:54:16 WARNING: SUM: noload 0
05/11/22 06:54:16 WARNING: SUM: openports 0
05/11/22 06:54:16 WARNING: SUM: warnings 4
05/11/22 06:54:16 WARNING: SUM: === Number of parsed input tables: ===
05/11/22 06:54:16 WARNING: SUM: conf 0
05/11/22 06:54:16 WARNING: SUM: hier 1
05/11/22 06:54:16 WARNING: SUM: conn 1
05/11/22 06:54:16 WARNING: SUM: io 0
05/11/22 06:54:16 WARNING: SUM: i2c 0
05/11/22 06:54:16 WARNING: SUM: Number of changes in intermediate: 71
05/11/22 06:54:16 WARNING: SUM: Number of changed files: 17
05/11/29 09:58:20 ########################################################################
05/11/29 09:58:20 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/11/29 09:58:20 
#######################################################################
##### mix_0.pl (Revision: 1.42 )
#####
##### MIX  
#####   MixUtils    1.98 $
#####   MixUtils::IO    1.35 $
#####   MixParser   1.63 $
#####   MixWriter   1.71 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.16 $
#####   MixReport 1.14 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/11/29 09:58:21 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/29 09:58:21 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/29 09:58:21 Added new column header ::mdeparent
05/11/29 09:58:21 Added new column header ::mdeinst
05/11/29 09:58:21 Added new column header ::mdeentity
05/11/29 09:58:21 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/11/29 09:58:21 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/11/29 09:58:21 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/11/29 09:58:21 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/11/29 09:58:21 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/11/29 09:58:21 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/11/29 09:58:21 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/11/29 09:58:21 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/11/29 09:58:21 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/11/29 09:58:21 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/11/29 09:58:21 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/11/29 09:58:21 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/11/29 09:58:21 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/11/29 09:58:21 Adding port to hierachy module inst_e for signal unsplice_a1!
05/11/29 09:58:21 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/11/29 09:58:21 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/11/29 09:58:21 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/11/29 09:58:21 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/11/29 09:58:21 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/11/29 09:58:21 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/11/29 09:58:21 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/11/29 09:58:21 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/11/29 09:58:21 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/11/29 09:58:21 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/11/29 09:58:21 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/11/29 09:58:21 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/11/29 09:58:21 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/11/29 09:58:21 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/11/29 09:58:21 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/11/29 09:58:21 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/11/29 09:58:21 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/11/29 09:58:21 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/29 09:58:21 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/29 09:58:21 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/29 09:58:21 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/29 09:58:21 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/29 09:58:21 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/29 09:58:22 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/11/29 09:58:22 WARNING: Rotating 3 old sheets of CONF!
05/11/29 09:58:26 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/29 09:58:26 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/11/29 09:58:26 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/11/29 09:58:26 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/11/29 09:58:28 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/11/29 09:58:28 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/29 09:58:28 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/11/29 09:58:29 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/11/29 09:58:29 Info: unchanged file ent_aa-e.vhd
05/11/29 09:58:29 Info: unchanged file ent_ab-e.vhd
05/11/29 09:58:29 Info: unchanged file ent_ac-e.vhd
05/11/29 09:58:29 Info: unchanged file ent_ad-e.vhd
05/11/29 09:58:29 Info: unchanged file ent_ae-e.vhd
05/11/29 09:58:30 Info: unchanged file ent_ba-e.vhd
05/11/29 09:58:30 Info: unchanged file ent_bb-e.vhd
05/11/29 09:58:30 Info: unchanged file inst_a_e-e.vhd
05/11/29 09:58:30 Info: unchanged file inst_b_e-e.vhd
05/11/29 09:58:31 Info: unchanged file inst_c_e-e.vhd
05/11/29 09:58:31 Info: unchanged file inst_d_e-e.vhd
05/11/29 09:58:31 WARNING: Info: file inst_e_e-e.vhd has changes!
05/11/29 09:58:31 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/11/29 09:58:31 Info: unchanged file inst_eaa_e-e.vhd
05/11/29 09:58:32 Info: unchanged file inst_eb_e-e.vhd
05/11/29 09:58:32 Info: unchanged file inst_eba_e-e.vhd
05/11/29 09:58:32 Info: unchanged file inst_ebb_e-e.vhd
05/11/29 09:58:32 Info: unchanged file inst_ec_e-e.vhd
05/11/29 09:58:32 Info: unchanged file inst_ed_e-e.vhd
05/11/29 09:58:33 Info: unchanged file inst_t_e-e.vhd
05/11/29 09:58:33 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/11/29 09:58:33 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/11/29 09:58:33 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/11/29 09:58:33 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/11/29 09:58:33 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/11/29 09:58:33 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/11/29 09:58:33 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/11/29 09:58:33 Info: unchanged file inst_a_e-rtl-a.vhd
05/11/29 09:58:33 Info: unchanged file ent_aa-rtl-a.vhd
05/11/29 09:58:33 Info: unchanged file ent_ab-rtl-a.vhd
05/11/29 09:58:33 Info: unchanged file ent_ac-rtl-a.vhd
05/11/29 09:58:33 Info: unchanged file ent_ad-rtl-a.vhd
05/11/29 09:58:34 Info: unchanged file ent_ae-rtl-a.vhd
05/11/29 09:58:34 Info: unchanged file inst_b_e-rtl-a.vhd
05/11/29 09:58:34 Info: unchanged file ent_ba-rtl-a.vhd
05/11/29 09:58:34 Info: unchanged file ent_bb-rtl-a.vhd
05/11/29 09:58:34 Info: unchanged file inst_c_e-rtl-a.vhd
05/11/29 09:58:34 Info: unchanged file inst_d_e-rtl-a.vhd
05/11/29 09:58:35 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/11/29 09:58:35 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/29 09:58:35 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/29 09:58:35 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/11/29 09:58:35 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/11/29 09:58:36 WARNING: Info: file inst_eab_e.v has changes!
05/11/29 09:58:36 WARNING: Info: file inst_eac_e.v has changes!
05/11/29 09:58:36 WARNING: Info: file inst_ead_e.v has changes!
05/11/29 09:58:36 Info: unchanged file inst_eb_e-rtl-a.vhd
05/11/29 09:58:36 Info: unchanged file inst_eba_e-rtl-a.vhd
05/11/29 09:58:37 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/11/29 09:58:37 WARNING: Info: file inst_ebc_e.v has changes!
05/11/29 09:58:37 Info: unchanged file inst_ec_e-rtl-a.vhd
05/11/29 09:58:37 WARNING: Info: file inst_eca_e.v has changes!
05/11/29 09:58:38 WARNING: Info: file inst_ecb_e.v has changes!
05/11/29 09:58:38 WARNING: Info: file inst_ecc_e.v has changes!
05/11/29 09:58:38 Info: unchanged file inst_ed_e-rtl-a.vhd
05/11/29 09:58:38 WARNING: Info: file inst_eda_e.v has changes!
05/11/29 09:58:38 WARNING: Info: file inst_edb_e.v has changes!
05/11/29 09:58:39 WARNING: Info: file inst_ee_e.v has changes!
05/11/29 09:58:39 WARNING: Info: file inst_ef_e.v has changes!
05/11/29 09:58:39 WARNING: Info: file inst_eg_e.v has changes!
05/11/29 09:58:39 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/11/29 09:58:39 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/11/29 09:58:40 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/11/29 09:58:40 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/11/29 09:58:40 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/11/29 09:58:40 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/11/29 09:58:40 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/11/29 09:58:41 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/11/29 09:58:41 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/11/29 09:58:41 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/11/29 09:58:41 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/11/29 09:58:41 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/11/29 09:58:41 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/11/29 09:58:42 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/11/29 09:58:42 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/11/29 09:58:42 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/11/29 09:58:42 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/11/29 09:58:42 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/11/29 09:58:43 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/11/29 09:58:43 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/11/29 09:58:43 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/11/29 09:58:43 WARNING: ============= SUMMARY =================
05/11/29 09:58:43 WARNING: SUM: Summary of checks and created items:
05/11/29 09:58:43 WARNING: SUM: checkforce 0
05/11/29 09:58:44 WARNING: SUM: checkunique 0
05/11/29 09:58:44 WARNING: SUM: checkwarn 0
05/11/29 09:58:44 WARNING: SUM: cmacros 0
05/11/29 09:58:44 WARNING: SUM: conn 7
05/11/29 09:58:44 WARNING: SUM: errors 1
05/11/29 09:58:44 WARNING: SUM: genport 16
05/11/29 09:58:44 WARNING: SUM: hdlfiles 72
05/11/29 09:58:44 WARNING: SUM: inst 36
05/11/29 09:58:44 WARNING: SUM: multdriver 2
05/11/29 09:58:44 WARNING: SUM: nodriver 7
05/11/29 09:58:44 WARNING: SUM: noload 0
05/11/29 09:58:44 WARNING: SUM: openports 0
05/11/29 09:58:44 WARNING: SUM: warnings 4
05/11/29 09:58:44 WARNING: SUM: === Number of parsed input tables: ===
05/11/29 09:58:44 WARNING: SUM: conf 0
05/11/29 09:58:44 WARNING: SUM: hier 1
05/11/29 09:58:44 WARNING: SUM: conn 1
05/11/29 09:58:44 WARNING: SUM: io 0
05/11/29 09:58:44 WARNING: SUM: i2c 0
05/11/29 09:58:44 WARNING: SUM: Number of changes in intermediate: 71
05/11/29 09:58:44 WARNING: SUM: Number of changed files: 17
05/11/30 07:59:37 ########################################################################
05/11/30 07:59:37 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/11/30 07:59:37 
#######################################################################
##### mix_0.pl (Revision: 1.42 )
#####
##### MIX  
#####   MixUtils    1.98 $
#####   MixUtils::IO    1.35 $
#####   MixParser   1.63 $
#####   MixWriter   1.71 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.16 $
#####   MixReport 1.14 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/11/30 07:59:38 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/30 07:59:38 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/30 07:59:38 Added new column header ::mdeparent
05/11/30 07:59:38 Added new column header ::mdeinst
05/11/30 07:59:38 Added new column header ::mdeentity
05/11/30 07:59:38 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/11/30 07:59:38 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/11/30 07:59:38 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/11/30 07:59:38 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/11/30 07:59:38 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/11/30 07:59:38 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/11/30 07:59:38 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/11/30 07:59:38 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/11/30 07:59:38 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/11/30 07:59:38 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/11/30 07:59:38 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/11/30 07:59:38 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/11/30 07:59:38 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/11/30 07:59:38 Adding port to hierachy module inst_e for signal unsplice_a1!
05/11/30 07:59:38 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/11/30 07:59:38 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/11/30 07:59:38 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/11/30 07:59:38 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/11/30 07:59:38 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/11/30 07:59:38 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/11/30 07:59:38 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/11/30 07:59:38 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/11/30 07:59:38 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/11/30 07:59:38 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/11/30 07:59:38 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/11/30 07:59:38 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/11/30 07:59:38 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/11/30 07:59:38 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/11/30 07:59:38 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/11/30 07:59:38 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/11/30 07:59:38 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/11/30 07:59:38 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/30 07:59:38 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/30 07:59:38 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/30 07:59:38 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/30 07:59:38 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/30 07:59:38 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/30 07:59:39 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/11/30 07:59:39 WARNING: Rotating 3 old sheets of CONF!
05/11/30 07:59:43 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/30 07:59:43 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/11/30 07:59:43 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/11/30 07:59:43 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/11/30 07:59:45 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/11/30 07:59:45 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/30 07:59:45 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/11/30 07:59:46 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/11/30 07:59:46 Info: unchanged file ent_aa-e.vhd
05/11/30 07:59:46 Info: unchanged file ent_ab-e.vhd
05/11/30 07:59:46 Info: unchanged file ent_ac-e.vhd
05/11/30 07:59:47 Info: unchanged file ent_ad-e.vhd
05/11/30 07:59:47 Info: unchanged file ent_ae-e.vhd
05/11/30 07:59:47 Info: unchanged file ent_ba-e.vhd
05/11/30 07:59:47 Info: unchanged file ent_bb-e.vhd
05/11/30 07:59:47 Info: unchanged file inst_a_e-e.vhd
05/11/30 07:59:47 Info: unchanged file inst_b_e-e.vhd
05/11/30 07:59:48 Info: unchanged file inst_c_e-e.vhd
05/11/30 07:59:48 Info: unchanged file inst_d_e-e.vhd
05/11/30 07:59:48 WARNING: Info: file inst_e_e-e.vhd has changes!
05/11/30 07:59:48 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/11/30 07:59:48 Info: unchanged file inst_eaa_e-e.vhd
05/11/30 07:59:49 Info: unchanged file inst_eb_e-e.vhd
05/11/30 07:59:49 Info: unchanged file inst_eba_e-e.vhd
05/11/30 07:59:49 Info: unchanged file inst_ebb_e-e.vhd
05/11/30 07:59:49 Info: unchanged file inst_ec_e-e.vhd
05/11/30 07:59:50 Info: unchanged file inst_ed_e-e.vhd
05/11/30 07:59:50 Info: unchanged file inst_t_e-e.vhd
05/11/30 07:59:50 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/11/30 07:59:50 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/11/30 07:59:50 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/11/30 07:59:50 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/11/30 07:59:50 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/11/30 07:59:50 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/11/30 07:59:50 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/11/30 07:59:50 Info: unchanged file inst_a_e-rtl-a.vhd
05/11/30 07:59:51 Info: unchanged file ent_aa-rtl-a.vhd
05/11/30 07:59:51 Info: unchanged file ent_ab-rtl-a.vhd
05/11/30 07:59:51 Info: unchanged file ent_ac-rtl-a.vhd
05/11/30 07:59:51 Info: unchanged file ent_ad-rtl-a.vhd
05/11/30 07:59:51 Info: unchanged file ent_ae-rtl-a.vhd
05/11/30 07:59:51 Info: unchanged file inst_b_e-rtl-a.vhd
05/11/30 07:59:51 Info: unchanged file ent_ba-rtl-a.vhd
05/11/30 07:59:52 Info: unchanged file ent_bb-rtl-a.vhd
05/11/30 07:59:52 Info: unchanged file inst_c_e-rtl-a.vhd
05/11/30 07:59:52 Info: unchanged file inst_d_e-rtl-a.vhd
05/11/30 07:59:52 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/11/30 07:59:52 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/30 07:59:52 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/30 07:59:52 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/11/30 07:59:53 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/11/30 07:59:53 WARNING: Info: file inst_eab_e.v has changes!
05/11/30 07:59:53 WARNING: Info: file inst_eac_e.v has changes!
05/11/30 07:59:53 WARNING: Info: file inst_ead_e.v has changes!
05/11/30 07:59:54 Info: unchanged file inst_eb_e-rtl-a.vhd
05/11/30 07:59:54 Info: unchanged file inst_eba_e-rtl-a.vhd
05/11/30 07:59:54 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/11/30 07:59:54 WARNING: Info: file inst_ebc_e.v has changes!
05/11/30 07:59:54 Info: unchanged file inst_ec_e-rtl-a.vhd
05/11/30 07:59:55 WARNING: Info: file inst_eca_e.v has changes!
05/11/30 07:59:55 WARNING: Info: file inst_ecb_e.v has changes!
05/11/30 07:59:55 WARNING: Info: file inst_ecc_e.v has changes!
05/11/30 07:59:55 Info: unchanged file inst_ed_e-rtl-a.vhd
05/11/30 07:59:55 WARNING: Info: file inst_eda_e.v has changes!
05/11/30 07:59:56 WARNING: Info: file inst_edb_e.v has changes!
05/11/30 07:59:56 WARNING: Info: file inst_ee_e.v has changes!
05/11/30 07:59:56 WARNING: Info: file inst_ef_e.v has changes!
05/11/30 07:59:56 WARNING: Info: file inst_eg_e.v has changes!
05/11/30 07:59:56 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/11/30 07:59:57 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/11/30 07:59:57 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/11/30 07:59:57 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/11/30 07:59:57 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/11/30 07:59:58 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/11/30 07:59:58 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/11/30 07:59:58 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/11/30 07:59:58 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/11/30 07:59:58 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/11/30 07:59:58 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/11/30 07:59:58 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/11/30 07:59:59 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/11/30 07:59:59 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/11/30 07:59:59 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/11/30 07:59:59 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/11/30 07:59:59 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/11/30 08:00:00 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/11/30 08:00:00 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/11/30 08:00:00 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/11/30 08:00:00 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/11/30 08:00:00 WARNING: ============= SUMMARY =================
05/11/30 08:00:00 WARNING: SUM: Summary of checks and created items:
05/11/30 08:00:00 WARNING: SUM: checkforce 0
05/11/30 08:00:00 WARNING: SUM: checkunique 0
05/11/30 08:00:00 WARNING: SUM: checkwarn 0
05/11/30 08:00:00 WARNING: SUM: cmacros 0
05/11/30 08:00:00 WARNING: SUM: conn 7
05/11/30 08:00:00 WARNING: SUM: errors 1
05/11/30 08:00:00 WARNING: SUM: genport 16
05/11/30 08:00:01 WARNING: SUM: hdlfiles 72
05/11/30 08:00:01 WARNING: SUM: inst 36
05/11/30 08:00:01 WARNING: SUM: multdriver 2
05/11/30 08:00:01 WARNING: SUM: nodriver 7
05/11/30 08:00:01 WARNING: SUM: noload 0
05/11/30 08:00:01 WARNING: SUM: openports 0
05/11/30 08:00:01 WARNING: SUM: warnings 4
05/11/30 08:00:01 WARNING: SUM: === Number of parsed input tables: ===
05/11/30 08:00:01 WARNING: SUM: conf 0
05/11/30 08:00:01 WARNING: SUM: hier 1
05/11/30 08:00:01 WARNING: SUM: conn 1
05/11/30 08:00:01 WARNING: SUM: io 0
05/11/30 08:00:01 WARNING: SUM: i2c 0
05/11/30 08:00:01 WARNING: SUM: Number of changes in intermediate: 71
05/11/30 08:00:01 WARNING: SUM: Number of changed files: 17
05/11/30 12:38:27 ########################################################################
05/11/30 12:38:27 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/11/30 12:38:27 
#######################################################################
##### mix_0.pl (Revision: 1.42 )
#####
##### MIX  
#####   MixUtils    1.98 $
#####   MixUtils::IO    1.35 $
#####   MixParser   1.63 $
#####   MixWriter   1.71 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.16 $
#####   MixReport 1.16 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/11/30 12:38:28 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/30 12:38:28 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/11/30 12:38:28 Added new column header ::mdeparent
05/11/30 12:38:28 Added new column header ::mdeinst
05/11/30 12:38:28 Added new column header ::mdeentity
05/11/30 12:38:28 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/11/30 12:38:28 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/11/30 12:38:28 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/11/30 12:38:28 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/11/30 12:38:28 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/11/30 12:38:28 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/11/30 12:38:28 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/11/30 12:38:28 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/11/30 12:38:28 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/11/30 12:38:28 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/11/30 12:38:28 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/11/30 12:38:28 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/11/30 12:38:28 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/11/30 12:38:28 Adding port to hierachy module inst_e for signal unsplice_a1!
05/11/30 12:38:28 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/11/30 12:38:28 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/11/30 12:38:28 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/11/30 12:38:28 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/11/30 12:38:28 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/11/30 12:38:28 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/11/30 12:38:28 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/11/30 12:38:28 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/11/30 12:38:28 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/11/30 12:38:28 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/11/30 12:38:28 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/11/30 12:38:28 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/11/30 12:38:28 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/11/30 12:38:28 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/11/30 12:38:28 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/11/30 12:38:28 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/11/30 12:38:28 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/11/30 12:38:28 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/30 12:38:28 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/30 12:38:28 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/30 12:38:28 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/11/30 12:38:28 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/11/30 12:38:28 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/11/30 12:38:29 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/11/30 12:38:30 WARNING: Rotating 3 old sheets of CONF!
05/11/30 12:38:33 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/30 12:38:33 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/11/30 12:38:34 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/11/30 12:38:34 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/11/30 12:38:35 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/11/30 12:38:35 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/11/30 12:38:35 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/11/30 12:38:36 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/11/30 12:38:36 Info: unchanged file ent_aa-e.vhd
05/11/30 12:38:36 Info: unchanged file ent_ab-e.vhd
05/11/30 12:38:37 Info: unchanged file ent_ac-e.vhd
05/11/30 12:38:37 Info: unchanged file ent_ad-e.vhd
05/11/30 12:38:37 Info: unchanged file ent_ae-e.vhd
05/11/30 12:38:37 Info: unchanged file ent_ba-e.vhd
05/11/30 12:38:37 Info: unchanged file ent_bb-e.vhd
05/11/30 12:38:38 Info: unchanged file inst_a_e-e.vhd
05/11/30 12:38:38 Info: unchanged file inst_b_e-e.vhd
05/11/30 12:38:38 Info: unchanged file inst_c_e-e.vhd
05/11/30 12:38:38 Info: unchanged file inst_d_e-e.vhd
05/11/30 12:38:38 WARNING: Info: file inst_e_e-e.vhd has changes!
05/11/30 12:38:39 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/11/30 12:38:39 Info: unchanged file inst_eaa_e-e.vhd
05/11/30 12:38:39 Info: unchanged file inst_eb_e-e.vhd
05/11/30 12:38:39 Info: unchanged file inst_eba_e-e.vhd
05/11/30 12:38:39 Info: unchanged file inst_ebb_e-e.vhd
05/11/30 12:38:40 Info: unchanged file inst_ec_e-e.vhd
05/11/30 12:38:40 Info: unchanged file inst_ed_e-e.vhd
05/11/30 12:38:40 Info: unchanged file inst_t_e-e.vhd
05/11/30 12:38:40 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/11/30 12:38:40 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/11/30 12:38:40 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/11/30 12:38:40 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/11/30 12:38:40 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/11/30 12:38:40 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/11/30 12:38:40 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/11/30 12:38:40 Info: unchanged file inst_a_e-rtl-a.vhd
05/11/30 12:38:41 Info: unchanged file ent_aa-rtl-a.vhd
05/11/30 12:38:41 Info: unchanged file ent_ab-rtl-a.vhd
05/11/30 12:38:41 Info: unchanged file ent_ac-rtl-a.vhd
05/11/30 12:38:41 Info: unchanged file ent_ad-rtl-a.vhd
05/11/30 12:38:41 Info: unchanged file ent_ae-rtl-a.vhd
05/11/30 12:38:41 Info: unchanged file inst_b_e-rtl-a.vhd
05/11/30 12:38:42 Info: unchanged file ent_ba-rtl-a.vhd
05/11/30 12:38:42 Info: unchanged file ent_bb-rtl-a.vhd
05/11/30 12:38:42 Info: unchanged file inst_c_e-rtl-a.vhd
05/11/30 12:38:42 Info: unchanged file inst_d_e-rtl-a.vhd
05/11/30 12:38:42 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/11/30 12:38:43 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/30 12:38:43 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/11/30 12:38:43 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/11/30 12:38:43 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/11/30 12:38:43 WARNING: Info: file inst_eab_e.v has changes!
05/11/30 12:38:43 WARNING: Info: file inst_eac_e.v has changes!
05/11/30 12:38:44 WARNING: Info: file inst_ead_e.v has changes!
05/11/30 12:38:44 Info: unchanged file inst_eb_e-rtl-a.vhd
05/11/30 12:38:44 Info: unchanged file inst_eba_e-rtl-a.vhd
05/11/30 12:38:44 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/11/30 12:38:44 WARNING: Info: file inst_ebc_e.v has changes!
05/11/30 12:38:45 Info: unchanged file inst_ec_e-rtl-a.vhd
05/11/30 12:38:45 WARNING: Info: file inst_eca_e.v has changes!
05/11/30 12:38:45 WARNING: Info: file inst_ecb_e.v has changes!
05/11/30 12:38:45 WARNING: Info: file inst_ecc_e.v has changes!
05/11/30 12:38:45 Info: unchanged file inst_ed_e-rtl-a.vhd
05/11/30 12:38:45 WARNING: Info: file inst_eda_e.v has changes!
05/11/30 12:38:46 WARNING: Info: file inst_edb_e.v has changes!
05/11/30 12:38:46 WARNING: Info: file inst_ee_e.v has changes!
05/11/30 12:38:46 WARNING: Info: file inst_ef_e.v has changes!
05/11/30 12:38:46 WARNING: Info: file inst_eg_e.v has changes!
05/11/30 12:38:47 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/11/30 12:38:47 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/11/30 12:38:47 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/11/30 12:38:47 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/11/30 12:38:47 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/11/30 12:38:48 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/11/30 12:38:48 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/11/30 12:38:48 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/11/30 12:38:48 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/11/30 12:38:48 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/11/30 12:38:48 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/11/30 12:38:48 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/11/30 12:38:49 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/11/30 12:38:49 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/11/30 12:38:49 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/11/30 12:38:49 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/11/30 12:38:49 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/11/30 12:38:50 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/11/30 12:38:50 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/11/30 12:38:50 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/11/30 12:38:50 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/11/30 12:38:50 WARNING: ============= SUMMARY =================
05/11/30 12:38:51 WARNING: SUM: Summary of checks and created items:
05/11/30 12:38:51 WARNING: SUM: checkforce 0
05/11/30 12:38:51 WARNING: SUM: checkunique 0
05/11/30 12:38:51 WARNING: SUM: checkwarn 0
05/11/30 12:38:51 WARNING: SUM: cmacros 0
05/11/30 12:38:51 WARNING: SUM: conn 7
05/11/30 12:38:51 WARNING: SUM: errors 1
05/11/30 12:38:51 WARNING: SUM: genport 16
05/11/30 12:38:51 WARNING: SUM: hdlfiles 72
05/11/30 12:38:51 WARNING: SUM: inst 36
05/11/30 12:38:51 WARNING: SUM: multdriver 2
05/11/30 12:38:51 WARNING: SUM: nodriver 7
05/11/30 12:38:51 WARNING: SUM: noload 0
05/11/30 12:38:51 WARNING: SUM: openports 0
05/11/30 12:38:51 WARNING: SUM: warnings 4
05/11/30 12:38:51 WARNING: SUM: === Number of parsed input tables: ===
05/11/30 12:38:51 WARNING: SUM: conf 0
05/11/30 12:38:51 WARNING: SUM: hier 1
05/11/30 12:38:51 WARNING: SUM: conn 1
05/11/30 12:38:51 WARNING: SUM: io 0
05/11/30 12:38:51 WARNING: SUM: i2c 0
05/11/30 12:38:51 WARNING: SUM: Number of changes in intermediate: 71
05/11/30 12:38:51 WARNING: SUM: Number of changed files: 17
05/12/14 10:51:43 ########################################################################
05/12/14 10:51:43 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/12/14 10:51:43 
#######################################################################
##### mix_0.pl (Revision: 1.43 )
#####
##### MIX  
#####   MixUtils    1.102 $
#####   MixUtils::IO    1.35 $
#####   MixParser   1.63 $
#####   MixWriter   1.72 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixReport 1.19 $
#####   Reg 1.16  
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/12/14 10:51:44 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/12/14 10:51:44 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/12/14 10:51:44 Added new column header ::mdeparent
05/12/14 10:51:44 Added new column header ::mdeinst
05/12/14 10:51:44 Added new column header ::mdeentity
05/12/14 10:51:44 WARNING: WARNING: register-master file empty or specified sheet 'I2C' in file not found
05/12/14 10:51:44 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/12/14 10:51:44 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/12/14 10:51:44 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/12/14 10:51:44 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/12/14 10:51:44 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/12/14 10:51:44 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/12/14 10:51:44 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/12/14 10:51:44 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/12/14 10:51:44 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/12/14 10:51:44 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/12/14 10:51:44 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/12/14 10:51:44 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/12/14 10:51:44 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/12/14 10:51:44 Adding port to hierachy module inst_e for signal unsplice_a1!
05/12/14 10:51:44 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/12/14 10:51:44 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/12/14 10:51:44 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/12/14 10:51:44 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/12/14 10:51:44 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/12/14 10:51:44 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/12/14 10:51:44 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/12/14 10:51:44 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/12/14 10:51:44 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/12/14 10:51:44 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/12/14 10:51:44 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/12/14 10:51:44 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/12/14 10:51:44 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/12/14 10:51:44 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/12/14 10:51:44 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/12/14 10:51:44 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/12/14 10:51:44 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/12/14 10:51:44 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/12/14 10:51:44 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/12/14 10:51:44 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/12/14 10:51:44 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/12/14 10:51:44 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/12/14 10:51:44 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/12/14 10:51:45 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/12/14 10:51:46 WARNING: Rotating 3 old sheets of CONF!
05/12/14 10:51:49 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/12/14 10:51:50 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/12/14 10:51:50 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/12/14 10:51:50 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/12/14 10:51:52 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/12/14 10:51:52 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/12/14 10:51:53 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/12/14 10:51:53 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/12/14 10:51:53 Info: unchanged file ent_aa-e.vhd
05/12/14 10:51:54 Info: unchanged file ent_ab-e.vhd
05/12/14 10:51:54 Info: unchanged file ent_ac-e.vhd
05/12/14 10:51:54 Info: unchanged file ent_ad-e.vhd
05/12/14 10:51:54 Info: unchanged file ent_ae-e.vhd
05/12/14 10:51:54 Info: unchanged file ent_ba-e.vhd
05/12/14 10:51:55 Info: unchanged file ent_bb-e.vhd
05/12/14 10:51:55 Info: unchanged file inst_a_e-e.vhd
05/12/14 10:51:55 Info: unchanged file inst_b_e-e.vhd
05/12/14 10:51:55 Info: unchanged file inst_c_e-e.vhd
05/12/14 10:51:56 Info: unchanged file inst_d_e-e.vhd
05/12/14 10:51:56 WARNING: Info: file inst_e_e-e.vhd has changes!
05/12/14 10:51:56 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/12/14 10:51:56 Info: unchanged file inst_eaa_e-e.vhd
05/12/14 10:51:57 Info: unchanged file inst_eb_e-e.vhd
05/12/14 10:51:57 Info: unchanged file inst_eba_e-e.vhd
05/12/14 10:51:57 Info: unchanged file inst_ebb_e-e.vhd
05/12/14 10:51:57 Info: unchanged file inst_ec_e-e.vhd
05/12/14 10:51:58 Info: unchanged file inst_ed_e-e.vhd
05/12/14 10:51:58 Info: unchanged file inst_t_e-e.vhd
05/12/14 10:51:58 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/12/14 10:51:58 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/12/14 10:51:58 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/12/14 10:51:58 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/12/14 10:51:58 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/12/14 10:51:58 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/12/14 10:51:58 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/12/14 10:51:58 Info: unchanged file inst_a_e-rtl-a.vhd
05/12/14 10:51:58 Info: unchanged file ent_aa-rtl-a.vhd
05/12/14 10:51:59 Info: unchanged file ent_ab-rtl-a.vhd
05/12/14 10:51:59 Info: unchanged file ent_ac-rtl-a.vhd
05/12/14 10:51:59 Info: unchanged file ent_ad-rtl-a.vhd
05/12/14 10:51:59 Info: unchanged file ent_ae-rtl-a.vhd
05/12/14 10:51:59 Info: unchanged file inst_b_e-rtl-a.vhd
05/12/14 10:52:00 Info: unchanged file ent_ba-rtl-a.vhd
05/12/14 10:52:00 Info: unchanged file ent_bb-rtl-a.vhd
05/12/14 10:52:00 Info: unchanged file inst_c_e-rtl-a.vhd
05/12/14 10:52:00 Info: unchanged file inst_d_e-rtl-a.vhd
05/12/14 10:52:00 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/12/14 10:52:01 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/12/14 10:52:01 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/12/14 10:52:01 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/12/14 10:52:01 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/12/14 10:52:01 WARNING: Info: file inst_eab_e.v has changes!
05/12/14 10:52:02 WARNING: Info: file inst_eac_e.v has changes!
05/12/14 10:52:02 WARNING: Info: file inst_ead_e.v has changes!
05/12/14 10:52:02 Info: unchanged file inst_eb_e-rtl-a.vhd
05/12/14 10:52:02 Info: unchanged file inst_eba_e-rtl-a.vhd
05/12/14 10:52:02 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/12/14 10:52:02 WARNING: Info: file inst_ebc_e.v has changes!
05/12/14 10:52:03 Info: unchanged file inst_ec_e-rtl-a.vhd
05/12/14 10:52:03 WARNING: Info: file inst_eca_e.v has changes!
05/12/14 10:52:03 WARNING: Info: file inst_ecb_e.v has changes!
05/12/14 10:52:03 WARNING: Info: file inst_ecc_e.v has changes!
05/12/14 10:52:03 Info: unchanged file inst_ed_e-rtl-a.vhd
05/12/14 10:52:03 WARNING: Info: file inst_eda_e.v has changes!
05/12/14 10:52:04 WARNING: Info: file inst_edb_e.v has changes!
05/12/14 10:52:04 WARNING: Info: file inst_ee_e.v has changes!
05/12/14 10:52:04 WARNING: Info: file inst_ef_e.v has changes!
05/12/14 10:52:04 WARNING: Info: file inst_eg_e.v has changes!
05/12/14 10:52:04 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/12/14 10:52:04 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/12/14 10:52:05 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/12/14 10:52:05 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/12/14 10:52:05 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/12/14 10:52:05 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/12/14 10:52:05 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/12/14 10:52:05 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/12/14 10:52:05 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/12/14 10:52:06 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/12/14 10:52:06 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/12/14 10:52:06 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/12/14 10:52:06 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/12/14 10:52:06 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/12/14 10:52:07 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/12/14 10:52:07 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/12/14 10:52:07 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/12/14 10:52:07 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/12/14 10:52:07 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/12/14 10:52:07 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/12/14 10:52:07 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/12/14 10:52:08 WARNING: ============= SUMMARY =================
05/12/14 10:52:08 WARNING: SUM: Summary of checks and created items:
05/12/14 10:52:08 WARNING: SUM: checkforce 0
05/12/14 10:52:08 WARNING: SUM: checkunique 0
05/12/14 10:52:08 WARNING: SUM: checkwarn 0
05/12/14 10:52:08 WARNING: SUM: cmacros 0
05/12/14 10:52:08 WARNING: SUM: conn 7
05/12/14 10:52:08 WARNING: SUM: errors 1
05/12/14 10:52:08 WARNING: SUM: genport 16
05/12/14 10:52:08 WARNING: SUM: hdlfiles 72
05/12/14 10:52:08 WARNING: SUM: inst 36
05/12/14 10:52:08 WARNING: SUM: multdriver 2
05/12/14 10:52:08 WARNING: SUM: nodriver 7
05/12/14 10:52:08 WARNING: SUM: noload 0
05/12/14 10:52:08 WARNING: SUM: openports 0
05/12/14 10:52:08 WARNING: SUM: warnings 5
05/12/14 10:52:08 WARNING: SUM: === Number of parsed input tables: ===
05/12/14 10:52:08 WARNING: SUM: conf 0
05/12/14 10:52:08 WARNING: SUM: hier 1
05/12/14 10:52:08 WARNING: SUM: conn 1
05/12/14 10:52:08 WARNING: SUM: io 0
05/12/14 10:52:08 WARNING: SUM: i2c 0
05/12/14 10:52:08 WARNING: SUM: Number of changes in intermediate: 71
05/12/14 10:52:08 WARNING: SUM: Number of changed files: 17
05/12/14 12:26:53 ########################################################################
05/12/14 12:26:53 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/12/14 12:26:53 
#######################################################################
##### mix_0.pl (Revision: 1.43 )
#####
##### MIX  
#####   MixUtils    1.102 $
#####   MixUtils::IO    1.35 $
#####   MixParser   1.63 $
#####   MixWriter   1.72 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixReport 1.19 $
#####   Reg 1.16  
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/12/14 12:26:54 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/12/14 12:26:54 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/12/14 12:26:54 Added new column header ::mdeparent
05/12/14 12:26:54 Added new column header ::mdeinst
05/12/14 12:26:54 Added new column header ::mdeentity
05/12/14 12:26:54 WARNING: WARNING: register-master file empty or specified sheet 'I2C' in file not found
05/12/14 12:26:54 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/12/14 12:26:54 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/12/14 12:26:54 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/12/14 12:26:54 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/12/14 12:26:54 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/12/14 12:26:54 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/12/14 12:26:54 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/12/14 12:26:54 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/12/14 12:26:54 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/12/14 12:26:54 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/12/14 12:26:54 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/12/14 12:26:54 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/12/14 12:26:54 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/12/14 12:26:54 Adding port to hierachy module inst_e for signal unsplice_a1!
05/12/14 12:26:54 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/12/14 12:26:54 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/12/14 12:26:54 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/12/14 12:26:54 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/12/14 12:26:54 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/12/14 12:26:54 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/12/14 12:26:54 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/12/14 12:26:54 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/12/14 12:26:54 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/12/14 12:26:54 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/12/14 12:26:54 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/12/14 12:26:54 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/12/14 12:26:54 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/12/14 12:26:54 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/12/14 12:26:54 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/12/14 12:26:54 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/12/14 12:26:54 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/12/14 12:26:54 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/12/14 12:26:54 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/12/14 12:26:54 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/12/14 12:26:54 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/12/14 12:26:54 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/12/14 12:26:54 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/12/14 12:26:56 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/12/14 12:26:56 WARNING: Rotating 3 old sheets of CONF!
05/12/14 12:27:00 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/12/14 12:27:00 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/12/14 12:27:00 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/12/14 12:27:00 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/12/14 12:27:02 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/12/14 12:27:02 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/12/14 12:27:02 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/12/14 12:27:03 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/12/14 12:27:03 Info: unchanged file ent_aa-e.vhd
05/12/14 12:27:04 Info: unchanged file ent_ab-e.vhd
05/12/14 12:27:04 Info: unchanged file ent_ac-e.vhd
05/12/14 12:27:04 Info: unchanged file ent_ad-e.vhd
05/12/14 12:27:04 Info: unchanged file ent_ae-e.vhd
05/12/14 12:27:05 Info: unchanged file ent_ba-e.vhd
05/12/14 12:27:05 Info: unchanged file ent_bb-e.vhd
05/12/14 12:27:05 Info: unchanged file inst_a_e-e.vhd
05/12/14 12:27:05 Info: unchanged file inst_b_e-e.vhd
05/12/14 12:27:06 Info: unchanged file inst_c_e-e.vhd
05/12/14 12:27:06 Info: unchanged file inst_d_e-e.vhd
05/12/14 12:27:06 WARNING: Info: file inst_e_e-e.vhd has changes!
05/12/14 12:27:07 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/12/14 12:27:07 Info: unchanged file inst_eaa_e-e.vhd
05/12/14 12:27:07 Info: unchanged file inst_eb_e-e.vhd
05/12/14 12:27:07 Info: unchanged file inst_eba_e-e.vhd
05/12/14 12:27:07 Info: unchanged file inst_ebb_e-e.vhd
05/12/14 12:27:07 Info: unchanged file inst_ec_e-e.vhd
05/12/14 12:27:08 Info: unchanged file inst_ed_e-e.vhd
05/12/14 12:27:08 Info: unchanged file inst_t_e-e.vhd
05/12/14 12:27:08 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/12/14 12:27:08 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/12/14 12:27:08 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/12/14 12:27:08 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/12/14 12:27:08 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/12/14 12:27:08 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/12/14 12:27:08 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/12/14 12:27:08 Info: unchanged file inst_a_e-rtl-a.vhd
05/12/14 12:27:08 Info: unchanged file ent_aa-rtl-a.vhd
05/12/14 12:27:09 Info: unchanged file ent_ab-rtl-a.vhd
05/12/14 12:27:09 Info: unchanged file ent_ac-rtl-a.vhd
05/12/14 12:27:09 Info: unchanged file ent_ad-rtl-a.vhd
05/12/14 12:27:09 Info: unchanged file ent_ae-rtl-a.vhd
05/12/14 12:27:09 Info: unchanged file inst_b_e-rtl-a.vhd
05/12/14 12:27:09 Info: unchanged file ent_ba-rtl-a.vhd
05/12/14 12:27:10 Info: unchanged file ent_bb-rtl-a.vhd
05/12/14 12:27:10 Info: unchanged file inst_c_e-rtl-a.vhd
05/12/14 12:27:10 Info: unchanged file inst_d_e-rtl-a.vhd
05/12/14 12:27:10 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/12/14 12:27:11 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/12/14 12:27:11 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/12/14 12:27:11 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/12/14 12:27:11 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/12/14 12:27:11 WARNING: Info: file inst_eab_e.v has changes!
05/12/14 12:27:11 WARNING: Info: file inst_eac_e.v has changes!
05/12/14 12:27:11 WARNING: Info: file inst_ead_e.v has changes!
05/12/14 12:27:12 Info: unchanged file inst_eb_e-rtl-a.vhd
05/12/14 12:27:12 Info: unchanged file inst_eba_e-rtl-a.vhd
05/12/14 12:27:12 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/12/14 12:27:12 WARNING: Info: file inst_ebc_e.v has changes!
05/12/14 12:27:13 Info: unchanged file inst_ec_e-rtl-a.vhd
05/12/14 12:27:13 WARNING: Info: file inst_eca_e.v has changes!
05/12/14 12:27:13 WARNING: Info: file inst_ecb_e.v has changes!
05/12/14 12:27:13 WARNING: Info: file inst_ecc_e.v has changes!
05/12/14 12:27:14 Info: unchanged file inst_ed_e-rtl-a.vhd
05/12/14 12:27:14 WARNING: Info: file inst_eda_e.v has changes!
05/12/14 12:27:14 WARNING: Info: file inst_edb_e.v has changes!
05/12/14 12:27:14 WARNING: Info: file inst_ee_e.v has changes!
05/12/14 12:27:15 WARNING: Info: file inst_ef_e.v has changes!
05/12/14 12:27:15 WARNING: Info: file inst_eg_e.v has changes!
05/12/14 12:27:15 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/12/14 12:27:15 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/12/14 12:27:16 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/12/14 12:27:16 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/12/14 12:27:16 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/12/14 12:27:16 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/12/14 12:27:16 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/12/14 12:27:16 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/12/14 12:27:16 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/12/14 12:27:17 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/12/14 12:27:17 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/12/14 12:27:17 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/12/14 12:27:17 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/12/14 12:27:18 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/12/14 12:27:18 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/12/14 12:27:18 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/12/14 12:27:18 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/12/14 12:27:18 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/12/14 12:27:18 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/12/14 12:27:18 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/12/14 12:27:19 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/12/14 12:27:19 WARNING: ============= SUMMARY =================
05/12/14 12:27:19 WARNING: SUM: Summary of checks and created items:
05/12/14 12:27:19 WARNING: SUM: checkforce 0
05/12/14 12:27:19 WARNING: SUM: checkunique 0
05/12/14 12:27:19 WARNING: SUM: checkwarn 0
05/12/14 12:27:19 WARNING: SUM: cmacros 0
05/12/14 12:27:19 WARNING: SUM: conn 7
05/12/14 12:27:19 WARNING: SUM: errors 1
05/12/14 12:27:19 WARNING: SUM: genport 16
05/12/14 12:27:19 WARNING: SUM: hdlfiles 72
05/12/14 12:27:19 WARNING: SUM: inst 36
05/12/14 12:27:19 WARNING: SUM: multdriver 2
05/12/14 12:27:19 WARNING: SUM: nodriver 7
05/12/14 12:27:19 WARNING: SUM: noload 0
05/12/14 12:27:19 WARNING: SUM: openports 0
05/12/14 12:27:19 WARNING: SUM: warnings 5
05/12/14 12:27:19 WARNING: SUM: === Number of parsed input tables: ===
05/12/14 12:27:19 WARNING: SUM: conf 0
05/12/14 12:27:19 WARNING: SUM: hier 1
05/12/14 12:27:19 WARNING: SUM: conn 1
05/12/14 12:27:19 WARNING: SUM: io 0
05/12/14 12:27:19 WARNING: SUM: i2c 0
05/12/14 12:27:19 WARNING: SUM: Number of changes in intermediate: 71
05/12/14 12:27:19 WARNING: SUM: Number of changed files: 17
05/12/22 12:58:41 ########################################################################
05/12/22 12:58:41 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
05/12/22 12:58:41 
#######################################################################
##### mix_0.pl (Revision: 1.43 )
#####
##### MIX  
#####   MixUtils    1.103 $
#####   MixUtils::IO    1.35 $
#####   MixParser   1.63 $
#####   MixWriter   1.72 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixReport 1.20 $
#####   Reg 1.16  
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/12/22 12:58:42 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/12/22 12:58:42 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
05/12/22 12:58:42 Added new column header ::mdeparent
05/12/22 12:58:42 Added new column header ::mdeinst
05/12/22 12:58:42 Added new column header ::mdeentity
05/12/22 12:58:42 WARNING: WARNING: register-master file empty or specified sheet 'I2C' in file not found
05/12/22 12:58:42 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
05/12/22 12:58:42 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
05/12/22 12:58:42 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
05/12/22 12:58:42 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
05/12/22 12:58:42 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
05/12/22 12:58:42 Adding port to hierachy module inst_e for signal unsplice_bad_a!
05/12/22 12:58:42 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
05/12/22 12:58:42 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
05/12/22 12:58:42 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
05/12/22 12:58:42 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
05/12/22 12:58:42 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
05/12/22 12:58:42 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
05/12/22 12:58:42 Adding port to hierachy module inst_ea for signal unsplice_a1!
05/12/22 12:58:42 Adding port to hierachy module inst_e for signal unsplice_a1!
05/12/22 12:58:42 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
05/12/22 12:58:42 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
05/12/22 12:58:42 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
05/12/22 12:58:42 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
05/12/22 12:58:42 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
05/12/22 12:58:42 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
05/12/22 12:58:42 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
05/12/22 12:58:42 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
05/12/22 12:58:42 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
05/12/22 12:58:42 Adding port to hierachy module inst_e for signal unsplice_bad_b!
05/12/22 12:58:42 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
05/12/22 12:58:42 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
05/12/22 12:58:42 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
05/12/22 12:58:42 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
05/12/22 12:58:42 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
05/12/22 12:58:42 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
05/12/22 12:58:42 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
05/12/22 12:58:42 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/12/22 12:58:42 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/12/22 12:58:42 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/12/22 12:58:42 Autoreducing port type for signal unsplice_bad_a to std_ulogic
05/12/22 12:58:42 Autoreducing port type for signal unsplice_a1 to std_ulogic
05/12/22 12:58:42 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
05/12/22 12:58:44 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
05/12/22 12:58:44 WARNING: Rotating 3 old sheets of CONF!
05/12/22 12:58:47 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/12/22 12:58:48 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/12/22 12:58:48 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
05/12/22 12:58:48 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
05/12/22 12:58:50 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
05/12/22 12:58:50 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
05/12/22 12:58:50 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/12/22 12:58:50 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
05/12/22 12:58:50 Info: unchanged file ent_aa-e.vhd
05/12/22 12:58:51 Info: unchanged file ent_ab-e.vhd
05/12/22 12:58:51 Info: unchanged file ent_ac-e.vhd
05/12/22 12:58:51 Info: unchanged file ent_ad-e.vhd
05/12/22 12:58:51 Info: unchanged file ent_ae-e.vhd
05/12/22 12:58:51 Info: unchanged file ent_ba-e.vhd
05/12/22 12:58:51 Info: unchanged file ent_bb-e.vhd
05/12/22 12:58:52 Info: unchanged file inst_a_e-e.vhd
05/12/22 12:58:52 Info: unchanged file inst_b_e-e.vhd
05/12/22 12:58:52 Info: unchanged file inst_c_e-e.vhd
05/12/22 12:58:52 Info: unchanged file inst_d_e-e.vhd
05/12/22 12:58:53 WARNING: Info: file inst_e_e-e.vhd has changes!
05/12/22 12:58:53 WARNING: Info: file inst_ea_e-e.vhd has changes!
05/12/22 12:58:53 Info: unchanged file inst_eaa_e-e.vhd
05/12/22 12:58:53 Info: unchanged file inst_eb_e-e.vhd
05/12/22 12:58:54 Info: unchanged file inst_eba_e-e.vhd
05/12/22 12:58:54 Info: unchanged file inst_ebb_e-e.vhd
05/12/22 12:58:54 Info: unchanged file inst_ec_e-e.vhd
05/12/22 12:58:54 Info: unchanged file inst_ed_e-e.vhd
05/12/22 12:58:55 Info: unchanged file inst_t_e-e.vhd
05/12/22 12:58:55 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
05/12/22 12:58:55 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
05/12/22 12:58:55 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
05/12/22 12:58:55 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
05/12/22 12:58:55 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
05/12/22 12:58:55 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
05/12/22 12:58:55 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
05/12/22 12:58:55 Info: unchanged file inst_a_e-rtl-a.vhd
05/12/22 12:58:55 Info: unchanged file ent_aa-rtl-a.vhd
05/12/22 12:58:55 Info: unchanged file ent_ab-rtl-a.vhd
05/12/22 12:58:55 Info: unchanged file ent_ac-rtl-a.vhd
05/12/22 12:58:55 Info: unchanged file ent_ad-rtl-a.vhd
05/12/22 12:58:56 Info: unchanged file ent_ae-rtl-a.vhd
05/12/22 12:58:56 Info: unchanged file inst_b_e-rtl-a.vhd
05/12/22 12:58:56 Info: unchanged file ent_ba-rtl-a.vhd
05/12/22 12:58:56 Info: unchanged file ent_bb-rtl-a.vhd
05/12/22 12:58:56 Info: unchanged file inst_c_e-rtl-a.vhd
05/12/22 12:58:57 Info: unchanged file inst_d_e-rtl-a.vhd
05/12/22 12:58:57 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
05/12/22 12:58:57 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/12/22 12:58:57 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
05/12/22 12:58:57 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
05/12/22 12:58:57 Info: unchanged file inst_eaa_e-rtl-a.vhd
05/12/22 12:58:58 WARNING: Info: file inst_eab_e.v has changes!
05/12/22 12:58:58 WARNING: Info: file inst_eac_e.v has changes!
05/12/22 12:58:58 WARNING: Info: file inst_ead_e.v has changes!
05/12/22 12:58:58 Info: unchanged file inst_eb_e-rtl-a.vhd
05/12/22 12:58:59 Info: unchanged file inst_eba_e-rtl-a.vhd
05/12/22 12:58:59 Info: unchanged file inst_ebb_e-rtl-a.vhd
05/12/22 12:58:59 WARNING: Info: file inst_ebc_e.v has changes!
05/12/22 12:58:59 Info: unchanged file inst_ec_e-rtl-a.vhd
05/12/22 12:58:59 WARNING: Info: file inst_eca_e.v has changes!
05/12/22 12:58:59 WARNING: Info: file inst_ecb_e.v has changes!
05/12/22 12:59:00 WARNING: Info: file inst_ecc_e.v has changes!
05/12/22 12:59:00 Info: unchanged file inst_ed_e-rtl-a.vhd
05/12/22 12:59:00 WARNING: Info: file inst_eda_e.v has changes!
05/12/22 12:59:00 WARNING: Info: file inst_edb_e.v has changes!
05/12/22 12:59:01 WARNING: Info: file inst_ee_e.v has changes!
05/12/22 12:59:01 WARNING: Info: file inst_ef_e.v has changes!
05/12/22 12:59:01 WARNING: Info: file inst_eg_e.v has changes!
05/12/22 12:59:01 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
05/12/22 12:59:01 Info: unchanged file inst_a_e-rtl-conf-c.vhd
05/12/22 12:59:01 Info: unchanged file ent_aa-RTL-CONF-c.vhd
05/12/22 12:59:02 Info: unchanged file ent_ab-RTL-CONF-c.vhd
05/12/22 12:59:02 Info: unchanged file ent_ac-RTL-CONF-c.vhd
05/12/22 12:59:02 Info: unchanged file ent_ad-RTL-CONF-c.vhd
05/12/22 12:59:02 Info: unchanged file ent_ae-RTL-CONF-c.vhd
05/12/22 12:59:02 Info: unchanged file inst_b_e-rtl-conf-c.vhd
05/12/22 12:59:02 Info: unchanged file ent_ba-RTL-CONF-c.vhd
05/12/22 12:59:03 Info: unchanged file ent_bb-RTL-CONF-c.vhd
05/12/22 12:59:03 Info: unchanged file inst_c_e-rtl-conf-c.vhd
05/12/22 12:59:03 Info: unchanged file inst_d_e-rtl-conf-c.vhd
05/12/22 12:59:03 Info: unchanged file inst_e_e-rtl-conf-c.vhd
05/12/22 12:59:03 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
05/12/22 12:59:03 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
05/12/22 12:59:04 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
05/12/22 12:59:04 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
05/12/22 12:59:04 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
05/12/22 12:59:04 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
05/12/22 12:59:04 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
05/12/22 12:59:05 Info: unchanged file inst_t_e-rtl-conf-c.vhd
05/12/22 12:59:05 WARNING: ============= SUMMARY =================
05/12/22 12:59:05 WARNING: SUM: Summary of checks and created items:
05/12/22 12:59:05 WARNING: SUM: checkforce 0
05/12/22 12:59:05 WARNING: SUM: checkunique 0
05/12/22 12:59:05 WARNING: SUM: checkwarn 0
05/12/22 12:59:05 WARNING: SUM: cmacros 0
05/12/22 12:59:05 WARNING: SUM: conn 7
05/12/22 12:59:05 WARNING: SUM: errors 1
05/12/22 12:59:05 WARNING: SUM: genport 16
05/12/22 12:59:05 WARNING: SUM: hdlfiles 72
05/12/22 12:59:05 WARNING: SUM: inst 36
05/12/22 12:59:05 WARNING: SUM: multdriver 2
05/12/22 12:59:05 WARNING: SUM: nodriver 7
05/12/22 12:59:05 WARNING: SUM: noload 0
05/12/22 12:59:05 WARNING: SUM: openports 0
05/12/22 12:59:05 WARNING: SUM: warnings 5
05/12/22 12:59:05 WARNING: SUM: === Number of parsed input tables: ===
05/12/22 12:59:05 WARNING: SUM: conf 0
05/12/22 12:59:05 WARNING: SUM: hier 1
05/12/22 12:59:05 WARNING: SUM: conn 1
05/12/22 12:59:05 WARNING: SUM: io 0
05/12/22 12:59:05 WARNING: SUM: i2c 0
05/12/22 12:59:05 WARNING: SUM: Number of changes in intermediate: 71
05/12/22 12:59:05 WARNING: SUM: Number of changed files: 17
06/01/18 17:36:38 ########################################################################
06/01/18 17:36:38 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
06/01/18 17:36:38 
#######################################################################
##### mix_0.pl (Revision: 1.43 )
#####
##### MIX  
#####   MixUtils    1.105 $
#####   MixUtils::IO    1.35 $
#####   MixParser   1.65 $
#####   MixWriter   1.75 $
#####   MixChecker  1.11 $
#####   MixIOParser 1.17 $
#####   MixReport 1.21 $
#####   Reg 1.18  
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
06/01/18 17:36:39 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
06/01/18 17:36:39 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
06/01/18 17:36:39 Added new column header ::mdeparent
06/01/18 17:36:39 Added new column header ::mdeinst
06/01/18 17:36:39 Added new column header ::mdeentity
06/01/18 17:36:39 Found 0 macro definitions
06/01/18 17:36:39 Field ::inst for inst_a already filled
06/01/18 17:36:39 Field ::inst for inst_b already filled
06/01/18 17:36:39 WARNING: WARNING: register-master file empty or specified sheet 'I2C' in file not found
06/01/18 17:36:39 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
06/01/18 17:36:39 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
06/01/18 17:36:39 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
06/01/18 17:36:39 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
06/01/18 17:36:39 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
06/01/18 17:36:39 Adding port to hierachy module inst_e for signal unsplice_bad_a!
06/01/18 17:36:39 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
06/01/18 17:36:39 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
06/01/18 17:36:39 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
06/01/18 17:36:39 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
06/01/18 17:36:39 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
06/01/18 17:36:39 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
06/01/18 17:36:39 Adding port to hierachy module inst_ea for signal unsplice_a1!
06/01/18 17:36:39 Adding port to hierachy module inst_e for signal unsplice_a1!
06/01/18 17:36:39 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
06/01/18 17:36:39 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
06/01/18 17:36:39 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
06/01/18 17:36:39 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
06/01/18 17:36:39 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
06/01/18 17:36:39 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
06/01/18 17:36:39 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
06/01/18 17:36:39 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
06/01/18 17:36:39 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
06/01/18 17:36:39 Adding port to hierachy module inst_e for signal unsplice_bad_b!
06/01/18 17:36:39 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
06/01/18 17:36:39 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
06/01/18 17:36:39 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
06/01/18 17:36:39 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
06/01/18 17:36:39 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
06/01/18 17:36:39 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
06/01/18 17:36:39 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
06/01/18 17:36:39 Autoreducing port type for signal unsplice_bad_a to std_ulogic
06/01/18 17:36:39 Autoreducing port type for signal unsplice_a1 to std_ulogic
06/01/18 17:36:39 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
06/01/18 17:36:39 Autoreducing port type for signal unsplice_bad_a to std_ulogic
06/01/18 17:36:39 Autoreducing port type for signal unsplice_a1 to std_ulogic
06/01/18 17:36:39 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
06/01/18 17:36:41 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
06/01/18 17:36:42 WARNING: Rotating 3 old sheets of CONF!
06/01/18 17:36:45 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
06/01/18 17:36:46 WARNING: Rotating 3 old sheets of DIFF_CONN!
06/01/18 17:36:46 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
06/01/18 17:36:46 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
06/01/18 17:36:47 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
06/01/18 17:36:47 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
06/01/18 17:36:47 WARNING: Rotating 3 old sheets of DIFF_HIER!
06/01/18 17:36:48 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
06/01/18 17:36:48 Entity declaration file ent_aa-e.vhd will be overwritten!
06/01/18 17:36:48 Info: unchanged file ent_aa-e.vhd
06/01/18 17:36:48 Entity declaration file ent_ab-e.vhd will be overwritten!
06/01/18 17:36:49 Info: unchanged file ent_ab-e.vhd
06/01/18 17:36:49 Entity declaration file ent_ac-e.vhd will be overwritten!
06/01/18 17:36:49 Info: unchanged file ent_ac-e.vhd
06/01/18 17:36:49 Entity declaration file ent_ad-e.vhd will be overwritten!
06/01/18 17:36:49 Info: unchanged file ent_ad-e.vhd
06/01/18 17:36:49 Entity declaration file ent_ae-e.vhd will be overwritten!
06/01/18 17:36:49 Info: unchanged file ent_ae-e.vhd
06/01/18 17:36:49 Entity declaration file ent_ba-e.vhd will be overwritten!
06/01/18 17:36:49 Info: unchanged file ent_ba-e.vhd
06/01/18 17:36:49 Entity declaration file ent_bb-e.vhd will be overwritten!
06/01/18 17:36:49 Info: unchanged file ent_bb-e.vhd
06/01/18 17:36:49 Entity declaration file inst_a_e-e.vhd will be overwritten!
06/01/18 17:36:49 Info: unchanged file inst_a_e-e.vhd
06/01/18 17:36:49 Entity declaration file inst_b_e-e.vhd will be overwritten!
06/01/18 17:36:49 Info: unchanged file inst_b_e-e.vhd
06/01/18 17:36:50 Entity declaration file inst_c_e-e.vhd will be overwritten!
06/01/18 17:36:50 Info: unchanged file inst_c_e-e.vhd
06/01/18 17:36:50 Entity declaration file inst_d_e-e.vhd will be overwritten!
06/01/18 17:36:50 Info: unchanged file inst_d_e-e.vhd
06/01/18 17:36:50 Entity declaration file inst_e_e-e.vhd will be overwritten!
06/01/18 17:36:50 WARNING: Info: file inst_e_e-e.vhd has changes!
06/01/18 17:36:50 Entity declaration file inst_ea_e-e.vhd will be overwritten!
06/01/18 17:36:50 WARNING: Info: file inst_ea_e-e.vhd has changes!
06/01/18 17:36:50 Entity declaration file inst_eaa_e-e.vhd will be overwritten!
06/01/18 17:36:50 Info: unchanged file inst_eaa_e-e.vhd
06/01/18 17:36:50 Entity declaration file inst_eb_e-e.vhd will be overwritten!
06/01/18 17:36:50 Info: unchanged file inst_eb_e-e.vhd
06/01/18 17:36:50 Entity declaration file inst_eba_e-e.vhd will be overwritten!
06/01/18 17:36:50 Info: unchanged file inst_eba_e-e.vhd
06/01/18 17:36:51 Entity declaration file inst_ebb_e-e.vhd will be overwritten!
06/01/18 17:36:51 Info: unchanged file inst_ebb_e-e.vhd
06/01/18 17:36:51 Entity declaration file inst_ec_e-e.vhd will be overwritten!
06/01/18 17:36:51 Info: unchanged file inst_ec_e-e.vhd
06/01/18 17:36:51 Entity declaration file inst_ed_e-e.vhd will be overwritten!
06/01/18 17:36:51 Info: unchanged file inst_ed_e-e.vhd
06/01/18 17:36:51 Entity declaration file inst_t_e-e.vhd will be overwritten!
06/01/18 17:36:51 Info: unchanged file inst_t_e-e.vhd
06/01/18 17:36:51 Architecture declaration file inst_a_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:51 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
06/01/18 17:36:51 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
06/01/18 17:36:51 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
06/01/18 17:36:51 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
06/01/18 17:36:51 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
06/01/18 17:36:51 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
06/01/18 17:36:51 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
06/01/18 17:36:51 Info: unchanged file inst_a_e-rtl-a.vhd
06/01/18 17:36:52 Architecture declaration file ent_aa-rtl-a.vhd will be overwritten!
06/01/18 17:36:52 Info: unchanged file ent_aa-rtl-a.vhd
06/01/18 17:36:52 Architecture declaration file ent_ab-rtl-a.vhd will be overwritten!
06/01/18 17:36:52 Info: unchanged file ent_ab-rtl-a.vhd
06/01/18 17:36:52 Architecture declaration file ent_ac-rtl-a.vhd will be overwritten!
06/01/18 17:36:52 Info: unchanged file ent_ac-rtl-a.vhd
06/01/18 17:36:52 Architecture declaration file ent_ad-rtl-a.vhd will be overwritten!
06/01/18 17:36:52 Info: unchanged file ent_ad-rtl-a.vhd
06/01/18 17:36:52 Architecture declaration file ent_ae-rtl-a.vhd will be overwritten!
06/01/18 17:36:52 Info: unchanged file ent_ae-rtl-a.vhd
06/01/18 17:36:52 Architecture declaration file inst_b_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:53 Info: unchanged file inst_b_e-rtl-a.vhd
06/01/18 17:36:53 Architecture declaration file ent_ba-rtl-a.vhd will be overwritten!
06/01/18 17:36:53 Info: unchanged file ent_ba-rtl-a.vhd
06/01/18 17:36:53 Architecture declaration file ent_bb-rtl-a.vhd will be overwritten!
06/01/18 17:36:53 Info: unchanged file ent_bb-rtl-a.vhd
06/01/18 17:36:53 Architecture declaration file inst_c_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:53 Info: unchanged file inst_c_e-rtl-a.vhd
06/01/18 17:36:53 Architecture declaration file inst_d_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:53 Info: unchanged file inst_d_e-rtl-a.vhd
06/01/18 17:36:53 Architecture declaration file inst_e_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:53 Warning: Signal unsplice_a1  has multiple drivers in instance inst_e!
06/01/18 17:36:53 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
06/01/18 17:36:53 Architecture declaration file inst_ea_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:53 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
06/01/18 17:36:53 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a (1 downto 1) to port unsplice_bad_a (1 downto 0)!
06/01/18 17:36:53 Warning: Signal unsplice_a1  has multiple drivers in instance inst_ea!
06/01/18 17:36:54 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
06/01/18 17:36:54 Architecture declaration file inst_eaa_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:54 Info: unchanged file inst_eaa_e-rtl-a.vhd
06/01/18 17:36:54 Architecture declaration file inst_eab_e.v will be overwritten!
06/01/18 17:36:54 WARNING: Info: file inst_eab_e.v has changes!
06/01/18 17:36:54 Architecture declaration file inst_eac_e.v will be overwritten!
06/01/18 17:36:54 WARNING: Info: file inst_eac_e.v has changes!
06/01/18 17:36:54 Architecture declaration file inst_ead_e.v will be overwritten!
06/01/18 17:36:54 WARNING: Info: file inst_ead_e.v has changes!
06/01/18 17:36:54 Architecture declaration file inst_eb_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:54 Info: unchanged file inst_eb_e-rtl-a.vhd
06/01/18 17:36:54 Architecture declaration file inst_eba_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:54 Info: unchanged file inst_eba_e-rtl-a.vhd
06/01/18 17:36:54 Architecture declaration file inst_ebb_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:54 Info: unchanged file inst_ebb_e-rtl-a.vhd
06/01/18 17:36:55 Architecture declaration file inst_ebc_e.v will be overwritten!
06/01/18 17:36:55 WARNING: Info: file inst_ebc_e.v has changes!
06/01/18 17:36:55 Architecture declaration file inst_ec_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:55 Info: unchanged file inst_ec_e-rtl-a.vhd
06/01/18 17:36:55 Architecture declaration file inst_eca_e.v will be overwritten!
06/01/18 17:36:55 WARNING: Info: file inst_eca_e.v has changes!
06/01/18 17:36:55 Architecture declaration file inst_ecb_e.v will be overwritten!
06/01/18 17:36:55 WARNING: Info: file inst_ecb_e.v has changes!
06/01/18 17:36:55 Architecture declaration file inst_ecc_e.v will be overwritten!
06/01/18 17:36:55 WARNING: Info: file inst_ecc_e.v has changes!
06/01/18 17:36:55 Architecture declaration file inst_ed_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:55 Info: unchanged file inst_ed_e-rtl-a.vhd
06/01/18 17:36:56 Architecture declaration file inst_eda_e.v will be overwritten!
06/01/18 17:36:56 WARNING: Info: file inst_eda_e.v has changes!
06/01/18 17:36:56 Architecture declaration file inst_edb_e.v will be overwritten!
06/01/18 17:36:56 WARNING: Info: file inst_edb_e.v has changes!
06/01/18 17:36:56 Architecture declaration file inst_ee_e.v will be overwritten!
06/01/18 17:36:56 WARNING: Info: file inst_ee_e.v has changes!
06/01/18 17:36:56 Architecture declaration file inst_ef_e.v will be overwritten!
06/01/18 17:36:56 WARNING: Info: file inst_ef_e.v has changes!
06/01/18 17:36:56 Architecture declaration file inst_eg_e.v will be overwritten!
06/01/18 17:36:56 WARNING: Info: file inst_eg_e.v has changes!
06/01/18 17:36:56 Architecture declaration file inst_t_e-rtl-a.vhd will be overwritten!
06/01/18 17:36:57 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
06/01/18 17:36:57 Configuration definition file inst_a_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:57 Info: unchanged file inst_a_e-rtl-conf-c.vhd
06/01/18 17:36:57 Configuration definition file ent_aa-RTL-CONF-c.vhd will be overwritten!
06/01/18 17:36:57 Info: unchanged file ent_aa-RTL-CONF-c.vhd
06/01/18 17:36:57 Configuration definition file ent_ab-RTL-CONF-c.vhd will be overwritten!
06/01/18 17:36:57 Info: unchanged file ent_ab-RTL-CONF-c.vhd
06/01/18 17:36:57 Configuration definition file ent_ac-RTL-CONF-c.vhd will be overwritten!
06/01/18 17:36:57 Info: unchanged file ent_ac-RTL-CONF-c.vhd
06/01/18 17:36:57 Configuration definition file ent_ad-RTL-CONF-c.vhd will be overwritten!
06/01/18 17:36:57 Info: unchanged file ent_ad-RTL-CONF-c.vhd
06/01/18 17:36:57 Configuration definition file ent_ae-RTL-CONF-c.vhd will be overwritten!
06/01/18 17:36:58 Info: unchanged file ent_ae-RTL-CONF-c.vhd
06/01/18 17:36:58 Configuration definition file inst_b_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:58 Info: unchanged file inst_b_e-rtl-conf-c.vhd
06/01/18 17:36:58 Configuration definition file ent_ba-RTL-CONF-c.vhd will be overwritten!
06/01/18 17:36:58 Info: unchanged file ent_ba-RTL-CONF-c.vhd
06/01/18 17:36:58 Configuration definition file ent_bb-RTL-CONF-c.vhd will be overwritten!
06/01/18 17:36:58 Info: unchanged file ent_bb-RTL-CONF-c.vhd
06/01/18 17:36:58 Configuration definition file inst_c_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:58 Info: unchanged file inst_c_e-rtl-conf-c.vhd
06/01/18 17:36:58 Configuration definition file inst_d_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:58 Info: unchanged file inst_d_e-rtl-conf-c.vhd
06/01/18 17:36:58 Configuration definition file inst_e_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:58 Info: unchanged file inst_e_e-rtl-conf-c.vhd
06/01/18 17:36:58 Configuration definition file inst_ea_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:58 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
06/01/18 17:36:58 Configuration definition file inst_eaa_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:59 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
06/01/18 17:36:59 Configuration definition file inst_eb_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:59 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
06/01/18 17:36:59 Configuration definition file inst_eba_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:59 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
06/01/18 17:36:59 Configuration definition file inst_ebb_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:59 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
06/01/18 17:36:59 Configuration definition file inst_ec_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:59 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
06/01/18 17:36:59 Configuration definition file inst_ed_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:59 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
06/01/18 17:36:59 Configuration definition file inst_t_e-rtl-conf-c.vhd will be overwritten!
06/01/18 17:36:59 Info: unchanged file inst_t_e-rtl-conf-c.vhd
06/01/18 17:36:59 WARNING: ============= SUMMARY =================
06/01/18 17:36:59 WARNING: SUM: Summary of checks and created items:
06/01/18 17:36:59 WARNING: SUM: checkforce 0
06/01/18 17:36:59 WARNING: SUM: checkunique 0
06/01/18 17:36:59 WARNING: SUM: checkwarn 0
06/01/18 17:36:59 WARNING: SUM: cmacros 0
06/01/18 17:36:59 WARNING: SUM: conn 7
06/01/18 17:36:59 WARNING: SUM: errors 1
06/01/18 17:36:59 WARNING: SUM: genport 16
06/01/18 17:36:59 WARNING: SUM: hdlfiles 72
06/01/18 17:36:59 WARNING: SUM: inst 36
06/01/18 17:36:59 WARNING: SUM: multdriver 2
06/01/18 17:36:59 WARNING: SUM: nodriver 7
06/01/18 17:36:59 WARNING: SUM: noload 0
06/01/18 17:36:59 WARNING: SUM: openports 0
06/01/18 17:36:59 WARNING: SUM: warnings 5
06/01/18 17:36:59 WARNING: SUM: === Number of parsed input tables: ===
06/01/18 17:36:59 WARNING: SUM: conf 0
06/01/18 17:36:59 WARNING: SUM: hier 1
06/01/18 17:36:59 WARNING: SUM: conn 1
06/01/18 17:36:59 WARNING: SUM: io 0
06/01/18 17:36:59 WARNING: SUM: i2c 0
06/01/18 17:36:59 WARNING: SUM: Number of changes in intermediate: 71
06/01/18 17:36:59 WARNING: SUM: Number of changed files: 17
06/01/19 08:10:51 ########################################################################
06/01/19 08:10:51 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
06/01/19 08:10:51 
#######################################################################
##### mix_0.pl (Revision: 1.43 )
#####
##### MIX  
#####   MixUtils    1.105 $
#####   MixUtils::IO    1.35 $
#####   MixParser   1.65 $
#####   MixWriter   1.75 $
#####   MixChecker  1.11 $
#####   MixIOParser 1.17 $
#####   MixReport 1.21 $
#####   Reg 1.18  
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
06/01/19 08:10:52 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
06/01/19 08:10:52 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
06/01/19 08:10:52 Added new column header ::mdeparent
06/01/19 08:10:52 Added new column header ::mdeinst
06/01/19 08:10:52 Added new column header ::mdeentity
06/01/19 08:10:52 Found 0 macro definitions
06/01/19 08:10:52 Field ::inst for inst_a already filled
06/01/19 08:10:52 Field ::inst for inst_b already filled
06/01/19 08:10:52 WARNING: WARNING: register-master file empty or specified sheet 'I2C' in file not found
06/01/19 08:10:52 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
06/01/19 08:10:52 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
06/01/19 08:10:52 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
06/01/19 08:10:52 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
06/01/19 08:10:52 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
06/01/19 08:10:52 Adding port to hierachy module inst_e for signal unsplice_bad_a!
06/01/19 08:10:52 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
06/01/19 08:10:52 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
06/01/19 08:10:52 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
06/01/19 08:10:52 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
06/01/19 08:10:52 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
06/01/19 08:10:52 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
06/01/19 08:10:52 Adding port to hierachy module inst_ea for signal unsplice_a1!
06/01/19 08:10:52 Adding port to hierachy module inst_e for signal unsplice_a1!
06/01/19 08:10:52 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
06/01/19 08:10:52 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
06/01/19 08:10:52 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
06/01/19 08:10:52 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
06/01/19 08:10:52 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
06/01/19 08:10:52 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
06/01/19 08:10:52 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
06/01/19 08:10:52 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
06/01/19 08:10:52 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
06/01/19 08:10:52 Adding port to hierachy module inst_e for signal unsplice_bad_b!
06/01/19 08:10:52 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
06/01/19 08:10:52 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
06/01/19 08:10:52 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
06/01/19 08:10:52 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
06/01/19 08:10:52 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
06/01/19 08:10:52 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
06/01/19 08:10:52 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
06/01/19 08:10:52 Autoreducing port type for signal unsplice_bad_a to std_ulogic
06/01/19 08:10:52 Autoreducing port type for signal unsplice_a1 to std_ulogic
06/01/19 08:10:52 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
06/01/19 08:10:52 Autoreducing port type for signal unsplice_bad_a to std_ulogic
06/01/19 08:10:52 Autoreducing port type for signal unsplice_a1 to std_ulogic
06/01/19 08:10:52 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
06/01/19 08:10:54 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
06/01/19 08:10:54 WARNING: Rotating 3 old sheets of CONF!
06/01/19 08:10:57 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
06/01/19 08:10:58 WARNING: Rotating 3 old sheets of DIFF_CONN!
06/01/19 08:10:58 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
06/01/19 08:10:58 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
06/01/19 08:11:00 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
06/01/19 08:11:00 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
06/01/19 08:11:00 WARNING: Rotating 3 old sheets of DIFF_HIER!
06/01/19 08:11:00 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
06/01/19 08:11:00 Entity declaration file ent_aa-e.vhd will be overwritten!
06/01/19 08:11:00 Info: unchanged file ent_aa-e.vhd
06/01/19 08:11:00 Entity declaration file ent_ab-e.vhd will be overwritten!
06/01/19 08:11:00 Info: unchanged file ent_ab-e.vhd
06/01/19 08:11:00 Entity declaration file ent_ac-e.vhd will be overwritten!
06/01/19 08:11:00 Info: unchanged file ent_ac-e.vhd
06/01/19 08:11:00 Entity declaration file ent_ad-e.vhd will be overwritten!
06/01/19 08:11:01 Info: unchanged file ent_ad-e.vhd
06/01/19 08:11:01 Entity declaration file ent_ae-e.vhd will be overwritten!
06/01/19 08:11:01 Info: unchanged file ent_ae-e.vhd
06/01/19 08:11:01 Entity declaration file ent_ba-e.vhd will be overwritten!
06/01/19 08:11:01 Info: unchanged file ent_ba-e.vhd
06/01/19 08:11:01 Entity declaration file ent_bb-e.vhd will be overwritten!
06/01/19 08:11:01 Info: unchanged file ent_bb-e.vhd
06/01/19 08:11:01 Entity declaration file inst_a_e-e.vhd will be overwritten!
06/01/19 08:11:01 Info: unchanged file inst_a_e-e.vhd
06/01/19 08:11:01 Entity declaration file inst_b_e-e.vhd will be overwritten!
06/01/19 08:11:01 Info: unchanged file inst_b_e-e.vhd
06/01/19 08:11:01 Entity declaration file inst_c_e-e.vhd will be overwritten!
06/01/19 08:11:02 Info: unchanged file inst_c_e-e.vhd
06/01/19 08:11:02 Entity declaration file inst_d_e-e.vhd will be overwritten!
06/01/19 08:11:02 Info: unchanged file inst_d_e-e.vhd
06/01/19 08:11:02 Entity declaration file inst_e_e-e.vhd will be overwritten!
06/01/19 08:11:02 WARNING: Info: file inst_e_e-e.vhd has changes!
06/01/19 08:11:02 Entity declaration file inst_ea_e-e.vhd will be overwritten!
06/01/19 08:11:02 WARNING: Info: file inst_ea_e-e.vhd has changes!
06/01/19 08:11:02 Entity declaration file inst_eaa_e-e.vhd will be overwritten!
06/01/19 08:11:02 Info: unchanged file inst_eaa_e-e.vhd
06/01/19 08:11:02 Entity declaration file inst_eb_e-e.vhd will be overwritten!
06/01/19 08:11:02 Info: unchanged file inst_eb_e-e.vhd
06/01/19 08:11:02 Entity declaration file inst_eba_e-e.vhd will be overwritten!
06/01/19 08:11:03 Info: unchanged file inst_eba_e-e.vhd
06/01/19 08:11:03 Entity declaration file inst_ebb_e-e.vhd will be overwritten!
06/01/19 08:11:03 Info: unchanged file inst_ebb_e-e.vhd
06/01/19 08:11:03 Entity declaration file inst_ec_e-e.vhd will be overwritten!
06/01/19 08:11:03 Info: unchanged file inst_ec_e-e.vhd
06/01/19 08:11:03 Entity declaration file inst_ed_e-e.vhd will be overwritten!
06/01/19 08:11:03 Info: unchanged file inst_ed_e-e.vhd
06/01/19 08:11:03 Entity declaration file inst_t_e-e.vhd will be overwritten!
06/01/19 08:11:03 Info: unchanged file inst_t_e-e.vhd
06/01/19 08:11:03 Architecture declaration file inst_a_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:03 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
06/01/19 08:11:03 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
06/01/19 08:11:03 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
06/01/19 08:11:03 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
06/01/19 08:11:03 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
06/01/19 08:11:03 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
06/01/19 08:11:03 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
06/01/19 08:11:03 Info: unchanged file inst_a_e-rtl-a.vhd
06/01/19 08:11:03 Architecture declaration file ent_aa-rtl-a.vhd will be overwritten!
06/01/19 08:11:04 Info: unchanged file ent_aa-rtl-a.vhd
06/01/19 08:11:04 Architecture declaration file ent_ab-rtl-a.vhd will be overwritten!
06/01/19 08:11:04 Info: unchanged file ent_ab-rtl-a.vhd
06/01/19 08:11:04 Architecture declaration file ent_ac-rtl-a.vhd will be overwritten!
06/01/19 08:11:04 Info: unchanged file ent_ac-rtl-a.vhd
06/01/19 08:11:04 Architecture declaration file ent_ad-rtl-a.vhd will be overwritten!
06/01/19 08:11:04 Info: unchanged file ent_ad-rtl-a.vhd
06/01/19 08:11:04 Architecture declaration file ent_ae-rtl-a.vhd will be overwritten!
06/01/19 08:11:04 Info: unchanged file ent_ae-rtl-a.vhd
06/01/19 08:11:04 Architecture declaration file inst_b_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:04 Info: unchanged file inst_b_e-rtl-a.vhd
06/01/19 08:11:04 Architecture declaration file ent_ba-rtl-a.vhd will be overwritten!
06/01/19 08:11:04 Info: unchanged file ent_ba-rtl-a.vhd
06/01/19 08:11:04 Architecture declaration file ent_bb-rtl-a.vhd will be overwritten!
06/01/19 08:11:04 Info: unchanged file ent_bb-rtl-a.vhd
06/01/19 08:11:04 Architecture declaration file inst_c_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:05 Info: unchanged file inst_c_e-rtl-a.vhd
06/01/19 08:11:05 Architecture declaration file inst_d_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:05 Info: unchanged file inst_d_e-rtl-a.vhd
06/01/19 08:11:05 Architecture declaration file inst_e_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:05 Warning: Signal unsplice_a1  has multiple drivers in instance inst_e!
06/01/19 08:11:05 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
06/01/19 08:11:05 Architecture declaration file inst_ea_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:05 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a(1 downto 1) to port unsplice_bad_a(1 downto 0)!
06/01/19 08:11:05 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a(1 downto 1) to port unsplice_bad_a(1 downto 0)!
06/01/19 08:11:05 Warning: Signal unsplice_a1  has multiple drivers in instance inst_ea!
06/01/19 08:11:05 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
06/01/19 08:11:05 Architecture declaration file inst_eaa_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:05 Info: unchanged file inst_eaa_e-rtl-a.vhd
06/01/19 08:11:05 Architecture declaration file inst_eab_e.v will be overwritten!
06/01/19 08:11:05 WARNING: Info: file inst_eab_e.v has changes!
06/01/19 08:11:05 Architecture declaration file inst_eac_e.v will be overwritten!
06/01/19 08:11:05 WARNING: Info: file inst_eac_e.v has changes!
06/01/19 08:11:05 Architecture declaration file inst_ead_e.v will be overwritten!
06/01/19 08:11:05 WARNING: Info: file inst_ead_e.v has changes!
06/01/19 08:11:05 Architecture declaration file inst_eb_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:06 Info: unchanged file inst_eb_e-rtl-a.vhd
06/01/19 08:11:06 Architecture declaration file inst_eba_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:06 Info: unchanged file inst_eba_e-rtl-a.vhd
06/01/19 08:11:06 Architecture declaration file inst_ebb_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:06 Info: unchanged file inst_ebb_e-rtl-a.vhd
06/01/19 08:11:06 Architecture declaration file inst_ebc_e.v will be overwritten!
06/01/19 08:11:06 WARNING: Info: file inst_ebc_e.v has changes!
06/01/19 08:11:06 Architecture declaration file inst_ec_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:06 Info: unchanged file inst_ec_e-rtl-a.vhd
06/01/19 08:11:06 Architecture declaration file inst_eca_e.v will be overwritten!
06/01/19 08:11:06 WARNING: Info: file inst_eca_e.v has changes!
06/01/19 08:11:06 Architecture declaration file inst_ecb_e.v will be overwritten!
06/01/19 08:11:06 WARNING: Info: file inst_ecb_e.v has changes!
06/01/19 08:11:06 Architecture declaration file inst_ecc_e.v will be overwritten!
06/01/19 08:11:06 WARNING: Info: file inst_ecc_e.v has changes!
06/01/19 08:11:06 Architecture declaration file inst_ed_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:06 Info: unchanged file inst_ed_e-rtl-a.vhd
06/01/19 08:11:06 Architecture declaration file inst_eda_e.v will be overwritten!
06/01/19 08:11:07 WARNING: Info: file inst_eda_e.v has changes!
06/01/19 08:11:07 Architecture declaration file inst_edb_e.v will be overwritten!
06/01/19 08:11:07 WARNING: Info: file inst_edb_e.v has changes!
06/01/19 08:11:07 Architecture declaration file inst_ee_e.v will be overwritten!
06/01/19 08:11:07 WARNING: Info: file inst_ee_e.v has changes!
06/01/19 08:11:07 Architecture declaration file inst_ef_e.v will be overwritten!
06/01/19 08:11:07 WARNING: Info: file inst_ef_e.v has changes!
06/01/19 08:11:07 Architecture declaration file inst_eg_e.v will be overwritten!
06/01/19 08:11:07 WARNING: Info: file inst_eg_e.v has changes!
06/01/19 08:11:07 Architecture declaration file inst_t_e-rtl-a.vhd will be overwritten!
06/01/19 08:11:07 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
06/01/19 08:11:07 Configuration definition file inst_a_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:07 Info: unchanged file inst_a_e-rtl-conf-c.vhd
06/01/19 08:11:07 Configuration definition file ent_aa-RTL-CONF-c.vhd will be overwritten!
06/01/19 08:11:07 Info: unchanged file ent_aa-RTL-CONF-c.vhd
06/01/19 08:11:07 Configuration definition file ent_ab-RTL-CONF-c.vhd will be overwritten!
06/01/19 08:11:07 Info: unchanged file ent_ab-RTL-CONF-c.vhd
06/01/19 08:11:08 Configuration definition file ent_ac-RTL-CONF-c.vhd will be overwritten!
06/01/19 08:11:08 Info: unchanged file ent_ac-RTL-CONF-c.vhd
06/01/19 08:11:08 Configuration definition file ent_ad-RTL-CONF-c.vhd will be overwritten!
06/01/19 08:11:08 Info: unchanged file ent_ad-RTL-CONF-c.vhd
06/01/19 08:11:08 Configuration definition file ent_ae-RTL-CONF-c.vhd will be overwritten!
06/01/19 08:11:08 Info: unchanged file ent_ae-RTL-CONF-c.vhd
06/01/19 08:11:08 Configuration definition file inst_b_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:08 Info: unchanged file inst_b_e-rtl-conf-c.vhd
06/01/19 08:11:08 Configuration definition file ent_ba-RTL-CONF-c.vhd will be overwritten!
06/01/19 08:11:08 Info: unchanged file ent_ba-RTL-CONF-c.vhd
06/01/19 08:11:08 Configuration definition file ent_bb-RTL-CONF-c.vhd will be overwritten!
06/01/19 08:11:08 Info: unchanged file ent_bb-RTL-CONF-c.vhd
06/01/19 08:11:08 Configuration definition file inst_c_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:08 Info: unchanged file inst_c_e-rtl-conf-c.vhd
06/01/19 08:11:09 Configuration definition file inst_d_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:09 Info: unchanged file inst_d_e-rtl-conf-c.vhd
06/01/19 08:11:09 Configuration definition file inst_e_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:09 Info: unchanged file inst_e_e-rtl-conf-c.vhd
06/01/19 08:11:09 Configuration definition file inst_ea_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:09 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
06/01/19 08:11:09 Configuration definition file inst_eaa_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:09 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
06/01/19 08:11:09 Configuration definition file inst_eb_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:09 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
06/01/19 08:11:09 Configuration definition file inst_eba_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:09 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
06/01/19 08:11:09 Configuration definition file inst_ebb_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:10 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
06/01/19 08:11:10 Configuration definition file inst_ec_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:10 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
06/01/19 08:11:10 Configuration definition file inst_ed_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:10 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
06/01/19 08:11:10 Configuration definition file inst_t_e-rtl-conf-c.vhd will be overwritten!
06/01/19 08:11:10 Info: unchanged file inst_t_e-rtl-conf-c.vhd
06/01/19 08:11:10 WARNING: ============= SUMMARY =================
06/01/19 08:11:10 WARNING: SUM: Summary of checks and created items:
06/01/19 08:11:10 WARNING: SUM: checkforce 0
06/01/19 08:11:10 WARNING: SUM: checkunique 0
06/01/19 08:11:10 WARNING: SUM: checkwarn 0
06/01/19 08:11:10 WARNING: SUM: cmacros 0
06/01/19 08:11:10 WARNING: SUM: conn 7
06/01/19 08:11:10 WARNING: SUM: errors 3
06/01/19 08:11:10 WARNING: SUM: genport 16
06/01/19 08:11:10 WARNING: SUM: hdlfiles 72
06/01/19 08:11:10 WARNING: SUM: inst 36
06/01/19 08:11:10 WARNING: SUM: multdriver 2
06/01/19 08:11:10 WARNING: SUM: nodriver 7
06/01/19 08:11:10 WARNING: SUM: noload 0
06/01/19 08:11:10 WARNING: SUM: openports 0
06/01/19 08:11:10 WARNING: SUM: warnings 5
06/01/19 08:11:10 WARNING: SUM: === Number of parsed input tables: ===
06/01/19 08:11:10 WARNING: SUM: conf 0
06/01/19 08:11:10 WARNING: SUM: hier 1
06/01/19 08:11:10 WARNING: SUM: conn 1
06/01/19 08:11:10 WARNING: SUM: io 0
06/01/19 08:11:10 WARNING: SUM: i2c 0
06/01/19 08:11:10 WARNING: SUM: Number of changes in intermediate: 71
06/01/19 08:11:10 WARNING: SUM: Number of changed files: 17
06/02/09 09:54:07 ########################################################################
06/02/09 09:54:07 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
06/02/09 09:54:07 
#######################################################################
##### mix_0.pl (Revision: 1.43 )
#####
##### MIX  
#####   MixUtils    1.106 $
#####   MixUtils::IO    1.35 $
#####   MixParser   1.65 $
#####   MixWriter   1.76 $
#####   MixChecker  1.11 $
#####   MixIOParser 1.17 $
#####   MixReport 1.21 $
#####   Reg 1.18  
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
06/02/09 09:54:08 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
06/02/09 09:54:08 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
06/02/09 09:54:08 Added new column header ::mdeparent
06/02/09 09:54:08 Added new column header ::mdeinst
06/02/09 09:54:08 Added new column header ::mdeentity
06/02/09 09:54:08 Found 0 macro definitions
06/02/09 09:54:08 Field ::inst for inst_a already filled
06/02/09 09:54:08 Field ::inst for inst_b already filled
06/02/09 09:54:08 WARNING: WARNING: register-master file empty or specified sheet 'I2C' in file not found
06/02/09 09:54:08 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
06/02/09 09:54:08 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
06/02/09 09:54:08 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
06/02/09 09:54:08 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
06/02/09 09:54:08 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
06/02/09 09:54:08 Adding port to hierachy module inst_e for signal unsplice_bad_a!
06/02/09 09:54:08 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
06/02/09 09:54:08 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
06/02/09 09:54:08 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
06/02/09 09:54:08 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
06/02/09 09:54:08 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
06/02/09 09:54:08 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
06/02/09 09:54:08 Adding port to hierachy module inst_ea for signal unsplice_a1!
06/02/09 09:54:08 Adding port to hierachy module inst_e for signal unsplice_a1!
06/02/09 09:54:08 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
06/02/09 09:54:08 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
06/02/09 09:54:08 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
06/02/09 09:54:08 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
06/02/09 09:54:08 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
06/02/09 09:54:08 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
06/02/09 09:54:08 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
06/02/09 09:54:08 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
06/02/09 09:54:08 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
06/02/09 09:54:08 Adding port to hierachy module inst_e for signal unsplice_bad_b!
06/02/09 09:54:08 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
06/02/09 09:54:08 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
06/02/09 09:54:08 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
06/02/09 09:54:08 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
06/02/09 09:54:08 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
06/02/09 09:54:08 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
06/02/09 09:54:08 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
06/02/09 09:54:08 Autoreducing port type for signal unsplice_bad_a to std_ulogic
06/02/09 09:54:08 Autoreducing port type for signal unsplice_a1 to std_ulogic
06/02/09 09:54:08 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
06/02/09 09:54:08 Autoreducing port type for signal unsplice_bad_a to std_ulogic
06/02/09 09:54:08 Autoreducing port type for signal unsplice_a1 to std_ulogic
06/02/09 09:54:08 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
06/02/09 09:54:09 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
06/02/09 09:54:10 WARNING: Rotating 3 old sheets of CONF!
06/02/09 09:54:13 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
06/02/09 09:54:14 WARNING: Rotating 3 old sheets of DIFF_CONN!
06/02/09 09:54:14 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
06/02/09 09:54:14 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
06/02/09 09:54:16 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
06/02/09 09:54:16 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
06/02/09 09:54:16 WARNING: Rotating 3 old sheets of DIFF_HIER!
06/02/09 09:54:17 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
06/02/09 09:54:17 Entity declaration file ent_aa-e.vhd will be overwritten!
06/02/09 09:54:17 Info: unchanged file ent_aa-e.vhd
06/02/09 09:54:17 Entity declaration file ent_ab-e.vhd will be overwritten!
06/02/09 09:54:17 Info: unchanged file ent_ab-e.vhd
06/02/09 09:54:17 Entity declaration file ent_ac-e.vhd will be overwritten!
06/02/09 09:54:17 Info: unchanged file ent_ac-e.vhd
06/02/09 09:54:17 Entity declaration file ent_ad-e.vhd will be overwritten!
06/02/09 09:54:18 Info: unchanged file ent_ad-e.vhd
06/02/09 09:54:18 Entity declaration file ent_ae-e.vhd will be overwritten!
06/02/09 09:54:18 Info: unchanged file ent_ae-e.vhd
06/02/09 09:54:18 Entity declaration file ent_ba-e.vhd will be overwritten!
06/02/09 09:54:18 Info: unchanged file ent_ba-e.vhd
06/02/09 09:54:18 Entity declaration file ent_bb-e.vhd will be overwritten!
06/02/09 09:54:18 Info: unchanged file ent_bb-e.vhd
06/02/09 09:54:18 Entity declaration file inst_a_e-e.vhd will be overwritten!
06/02/09 09:54:18 Info: unchanged file inst_a_e-e.vhd
06/02/09 09:54:19 Entity declaration file inst_b_e-e.vhd will be overwritten!
06/02/09 09:54:19 Info: unchanged file inst_b_e-e.vhd
06/02/09 09:54:19 Entity declaration file inst_c_e-e.vhd will be overwritten!
06/02/09 09:54:19 Info: unchanged file inst_c_e-e.vhd
06/02/09 09:54:19 Entity declaration file inst_d_e-e.vhd will be overwritten!
06/02/09 09:54:19 Info: unchanged file inst_d_e-e.vhd
06/02/09 09:54:19 Entity declaration file inst_e_e-e.vhd will be overwritten!
06/02/09 09:54:19 WARNING: Info: file inst_e_e-e.vhd has changes!
06/02/09 09:54:20 Entity declaration file inst_ea_e-e.vhd will be overwritten!
06/02/09 09:54:20 WARNING: Info: file inst_ea_e-e.vhd has changes!
06/02/09 09:54:20 Entity declaration file inst_eaa_e-e.vhd will be overwritten!
06/02/09 09:54:20 Info: unchanged file inst_eaa_e-e.vhd
06/02/09 09:54:20 Entity declaration file inst_eb_e-e.vhd will be overwritten!
06/02/09 09:54:20 Info: unchanged file inst_eb_e-e.vhd
06/02/09 09:54:20 Entity declaration file inst_eba_e-e.vhd will be overwritten!
06/02/09 09:54:21 Info: unchanged file inst_eba_e-e.vhd
06/02/09 09:54:21 Entity declaration file inst_ebb_e-e.vhd will be overwritten!
06/02/09 09:54:21 Info: unchanged file inst_ebb_e-e.vhd
06/02/09 09:54:21 Entity declaration file inst_ec_e-e.vhd will be overwritten!
06/02/09 09:54:21 Info: unchanged file inst_ec_e-e.vhd
06/02/09 09:54:21 Entity declaration file inst_ed_e-e.vhd will be overwritten!
06/02/09 09:54:21 Info: unchanged file inst_ed_e-e.vhd
06/02/09 09:54:22 Entity declaration file inst_t_e-e.vhd will be overwritten!
06/02/09 09:54:22 Info: unchanged file inst_t_e-e.vhd
06/02/09 09:54:22 Architecture declaration file inst_a_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:22 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
06/02/09 09:54:22 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
06/02/09 09:54:22 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
06/02/09 09:54:22 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
06/02/09 09:54:22 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
06/02/09 09:54:22 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
06/02/09 09:54:22 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
06/02/09 09:54:22 Info: unchanged file inst_a_e-rtl-a.vhd
06/02/09 09:54:22 Architecture declaration file ent_aa-rtl-a.vhd will be overwritten!
06/02/09 09:54:22 Info: unchanged file ent_aa-rtl-a.vhd
06/02/09 09:54:22 Architecture declaration file ent_ab-rtl-a.vhd will be overwritten!
06/02/09 09:54:23 Info: unchanged file ent_ab-rtl-a.vhd
06/02/09 09:54:23 Architecture declaration file ent_ac-rtl-a.vhd will be overwritten!
06/02/09 09:54:23 Info: unchanged file ent_ac-rtl-a.vhd
06/02/09 09:54:23 Architecture declaration file ent_ad-rtl-a.vhd will be overwritten!
06/02/09 09:54:23 Info: unchanged file ent_ad-rtl-a.vhd
06/02/09 09:54:23 Architecture declaration file ent_ae-rtl-a.vhd will be overwritten!
06/02/09 09:54:23 Info: unchanged file ent_ae-rtl-a.vhd
06/02/09 09:54:23 Architecture declaration file inst_b_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:24 Info: unchanged file inst_b_e-rtl-a.vhd
06/02/09 09:54:24 Architecture declaration file ent_ba-rtl-a.vhd will be overwritten!
06/02/09 09:54:24 Info: unchanged file ent_ba-rtl-a.vhd
06/02/09 09:54:24 Architecture declaration file ent_bb-rtl-a.vhd will be overwritten!
06/02/09 09:54:24 Info: unchanged file ent_bb-rtl-a.vhd
06/02/09 09:54:24 Architecture declaration file inst_c_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:24 Info: unchanged file inst_c_e-rtl-a.vhd
06/02/09 09:54:24 Architecture declaration file inst_d_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:25 Info: unchanged file inst_d_e-rtl-a.vhd
06/02/09 09:54:25 Architecture declaration file inst_e_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:25 Warning: Signal unsplice_a1  has multiple drivers in instance inst_e!
06/02/09 09:54:25 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
06/02/09 09:54:25 Architecture declaration file inst_ea_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:25 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a(1 downto 1) to port unsplice_bad_a(1 downto 0)!
06/02/09 09:54:25 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a(1 downto 1) to port unsplice_bad_a(1 downto 0)!
06/02/09 09:54:25 Warning: Signal unsplice_a1  has multiple drivers in instance inst_ea!
06/02/09 09:54:26 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
06/02/09 09:54:26 Architecture declaration file inst_eaa_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:26 Info: unchanged file inst_eaa_e-rtl-a.vhd
06/02/09 09:54:26 Architecture declaration file inst_eab_e.v will be overwritten!
06/02/09 09:54:26 WARNING: Info: file inst_eab_e.v has changes!
06/02/09 09:54:26 Architecture declaration file inst_eac_e.v will be overwritten!
06/02/09 09:54:26 WARNING: Info: file inst_eac_e.v has changes!
06/02/09 09:54:26 Architecture declaration file inst_ead_e.v will be overwritten!
06/02/09 09:54:26 WARNING: Info: file inst_ead_e.v has changes!
06/02/09 09:54:27 Architecture declaration file inst_eb_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:27 Info: unchanged file inst_eb_e-rtl-a.vhd
06/02/09 09:54:27 Architecture declaration file inst_eba_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:27 Info: unchanged file inst_eba_e-rtl-a.vhd
06/02/09 09:54:27 Architecture declaration file inst_ebb_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:27 Info: unchanged file inst_ebb_e-rtl-a.vhd
06/02/09 09:54:27 Architecture declaration file inst_ebc_e.v will be overwritten!
06/02/09 09:54:27 WARNING: Info: file inst_ebc_e.v has changes!
06/02/09 09:54:28 Architecture declaration file inst_ec_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:28 Info: unchanged file inst_ec_e-rtl-a.vhd
06/02/09 09:54:28 Architecture declaration file inst_eca_e.v will be overwritten!
06/02/09 09:54:28 WARNING: Info: file inst_eca_e.v has changes!
06/02/09 09:54:28 Architecture declaration file inst_ecb_e.v will be overwritten!
06/02/09 09:54:28 WARNING: Info: file inst_ecb_e.v has changes!
06/02/09 09:54:28 Architecture declaration file inst_ecc_e.v will be overwritten!
06/02/09 09:54:28 WARNING: Info: file inst_ecc_e.v has changes!
06/02/09 09:54:29 Architecture declaration file inst_ed_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:29 Info: unchanged file inst_ed_e-rtl-a.vhd
06/02/09 09:54:29 Architecture declaration file inst_eda_e.v will be overwritten!
06/02/09 09:54:29 WARNING: Info: file inst_eda_e.v has changes!
06/02/09 09:54:29 Architecture declaration file inst_edb_e.v will be overwritten!
06/02/09 09:54:29 WARNING: Info: file inst_edb_e.v has changes!
06/02/09 09:54:29 Architecture declaration file inst_ee_e.v will be overwritten!
06/02/09 09:54:29 WARNING: Info: file inst_ee_e.v has changes!
06/02/09 09:54:30 Architecture declaration file inst_ef_e.v will be overwritten!
06/02/09 09:54:30 WARNING: Info: file inst_ef_e.v has changes!
06/02/09 09:54:30 Architecture declaration file inst_eg_e.v will be overwritten!
06/02/09 09:54:30 WARNING: Info: file inst_eg_e.v has changes!
06/02/09 09:54:30 Architecture declaration file inst_t_e-rtl-a.vhd will be overwritten!
06/02/09 09:54:30 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
06/02/09 09:54:30 Configuration definition file inst_a_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:30 Info: unchanged file inst_a_e-rtl-conf-c.vhd
06/02/09 09:54:30 Configuration definition file ent_aa-RTL-CONF-c.vhd will be overwritten!
06/02/09 09:54:30 Info: unchanged file ent_aa-RTL-CONF-c.vhd
06/02/09 09:54:31 Configuration definition file ent_ab-RTL-CONF-c.vhd will be overwritten!
06/02/09 09:54:31 Info: unchanged file ent_ab-RTL-CONF-c.vhd
06/02/09 09:54:31 Configuration definition file ent_ac-RTL-CONF-c.vhd will be overwritten!
06/02/09 09:54:31 Info: unchanged file ent_ac-RTL-CONF-c.vhd
06/02/09 09:54:31 Configuration definition file ent_ad-RTL-CONF-c.vhd will be overwritten!
06/02/09 09:54:31 Info: unchanged file ent_ad-RTL-CONF-c.vhd
06/02/09 09:54:31 Configuration definition file ent_ae-RTL-CONF-c.vhd will be overwritten!
06/02/09 09:54:31 Info: unchanged file ent_ae-RTL-CONF-c.vhd
06/02/09 09:54:31 Configuration definition file inst_b_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:31 Info: unchanged file inst_b_e-rtl-conf-c.vhd
06/02/09 09:54:32 Configuration definition file ent_ba-RTL-CONF-c.vhd will be overwritten!
06/02/09 09:54:32 Info: unchanged file ent_ba-RTL-CONF-c.vhd
06/02/09 09:54:32 Configuration definition file ent_bb-RTL-CONF-c.vhd will be overwritten!
06/02/09 09:54:32 Info: unchanged file ent_bb-RTL-CONF-c.vhd
06/02/09 09:54:32 Configuration definition file inst_c_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:32 Info: unchanged file inst_c_e-rtl-conf-c.vhd
06/02/09 09:54:32 Configuration definition file inst_d_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:32 Info: unchanged file inst_d_e-rtl-conf-c.vhd
06/02/09 09:54:32 Configuration definition file inst_e_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:33 Info: unchanged file inst_e_e-rtl-conf-c.vhd
06/02/09 09:54:33 Configuration definition file inst_ea_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:33 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
06/02/09 09:54:33 Configuration definition file inst_eaa_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:33 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
06/02/09 09:54:33 Configuration definition file inst_eb_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:33 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
06/02/09 09:54:33 Configuration definition file inst_eba_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:34 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
06/02/09 09:54:34 Configuration definition file inst_ebb_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:34 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
06/02/09 09:54:34 Configuration definition file inst_ec_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:34 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
06/02/09 09:54:34 Configuration definition file inst_ed_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:34 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
06/02/09 09:54:34 Configuration definition file inst_t_e-rtl-conf-c.vhd will be overwritten!
06/02/09 09:54:34 Info: unchanged file inst_t_e-rtl-conf-c.vhd
06/02/09 09:54:34 WARNING: ============= SUMMARY =================
06/02/09 09:54:34 WARNING: SUM: Summary of checks and created items:
06/02/09 09:54:34 WARNING: SUM: checkforce 0
06/02/09 09:54:34 WARNING: SUM: checkunique 0
06/02/09 09:54:34 WARNING: SUM: checkwarn 0
06/02/09 09:54:34 WARNING: SUM: cmacros 0
06/02/09 09:54:34 WARNING: SUM: conn 7
06/02/09 09:54:34 WARNING: SUM: errors 3
06/02/09 09:54:34 WARNING: SUM: genport 16
06/02/09 09:54:34 WARNING: SUM: hdlfiles 72
06/02/09 09:54:34 WARNING: SUM: inst 36
06/02/09 09:54:34 WARNING: SUM: multdriver 2
06/02/09 09:54:34 WARNING: SUM: nodriver 7
06/02/09 09:54:34 WARNING: SUM: noload 0
06/02/09 09:54:34 WARNING: SUM: openports 0
06/02/09 09:54:34 WARNING: SUM: warnings 5
06/02/09 09:54:34 WARNING: SUM: === Number of parsed input tables: ===
06/02/09 09:54:34 WARNING: SUM: conf 0
06/02/09 09:54:34 WARNING: SUM: hier 1
06/02/09 09:54:34 WARNING: SUM: conn 1
06/02/09 09:54:34 WARNING: SUM: io 0
06/02/09 09:54:34 WARNING: SUM: i2c 0
06/02/09 09:54:34 WARNING: SUM: Number of changes in intermediate: 71
06/02/09 09:54:34 WARNING: SUM: Number of changed files: 17
06/02/15 10:13:26 ########################################################################
06/02/15 10:13:26 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
06/02/15 10:13:27 
#######################################################################
##### mix_0.pl (Revision: 1.43 )
#####
##### MIX  
#####   MixUtils    1.106 $
#####   MixUtils::IO    1.35 $
#####   MixParser   1.65 $
#####   MixWriter   1.76 $
#####   MixChecker  1.11 $
#####   MixIOParser 1.17 $
#####   MixReport 1.21 $
#####   Reg 1.18  
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
06/02/15 10:13:27 Reading worksheet CONNPORT of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
06/02/15 10:13:27 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/../../bitsplice.xls
06/02/15 10:13:27 Added new column header ::mdeparent
06/02/15 10:13:27 Added new column header ::mdeinst
06/02/15 10:13:27 Added new column header ::mdeentity
06/02/15 10:13:28 Found 0 macro definitions
06/02/15 10:13:28 Field ::inst for inst_a already filled
06/02/15 10:13:28 Field ::inst for inst_b already filled
06/02/15 10:13:28 WARNING: WARNING: register-master file empty or specified sheet 'I2C' in file not found
06/02/15 10:13:28 Adding port to hierachy module inst_ea for signal unsplice_a2_all128!
06/02/15 10:13:28 Adding port to hierachy module inst_e for signal unsplice_a2_all128!
06/02/15 10:13:28 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_ea
06/02/15 10:13:28 Add_port: signal unsplice_a2_all128 adds port p_mix_unsplice_a2_all128_127_0_gi to instance inst_e
06/02/15 10:13:28 Adding port to hierachy module inst_ea for signal unsplice_bad_a!
06/02/15 10:13:28 Adding port to hierachy module inst_e for signal unsplice_bad_a!
06/02/15 10:13:28 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_ea
06/02/15 10:13:28 Add_port: signal unsplice_bad_a adds port p_mix_unsplice_bad_a_1_1_gi to instance inst_e
06/02/15 10:13:28 Adding port to hierachy module inst_ea for signal unsplice_a5_midp100!
06/02/15 10:13:28 Adding port to hierachy module inst_e for signal unsplice_a5_midp100!
06/02/15 10:13:28 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_ea
06/02/15 10:13:28 Add_port: signal unsplice_a5_midp100 adds port p_mix_unsplice_a5_midp100_99_2_gi to instance inst_e
06/02/15 10:13:28 Adding port to hierachy module inst_ea for signal unsplice_a1!
06/02/15 10:13:28 Adding port to hierachy module inst_e for signal unsplice_a1!
06/02/15 10:13:28 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_ea
06/02/15 10:13:28 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_ea
06/02/15 10:13:28 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_127_127_gi to instance inst_e
06/02/15 10:13:28 Add_port: signal unsplice_a1 adds port p_mix_unsplice_a1_125_0_gi to instance inst_e
06/02/15 10:13:28 Adding port to hierachy module inst_ea for signal unsplice_a3_up100!
06/02/15 10:13:28 Adding port to hierachy module inst_e for signal unsplice_a3_up100!
06/02/15 10:13:28 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_ea
06/02/15 10:13:28 Add_port: signal unsplice_a3_up100 adds port p_mix_unsplice_a3_up100_100_0_gi to instance inst_e
06/02/15 10:13:28 Adding port to hierachy module inst_ea for signal unsplice_bad_b!
06/02/15 10:13:28 Adding port to hierachy module inst_e for signal unsplice_bad_b!
06/02/15 10:13:28 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_ea
06/02/15 10:13:28 Add_port: signal unsplice_bad_b adds port p_mix_unsplice_bad_b_1_0_gi to instance inst_e
06/02/15 10:13:28 Adding port to hierachy module inst_ea for signal unsplice_a4_mid100!
06/02/15 10:13:28 Adding port to hierachy module inst_e for signal unsplice_a4_mid100!
06/02/15 10:13:28 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_ea
06/02/15 10:13:28 Add_port: signal unsplice_a4_mid100 adds port p_mix_unsplice_a4_mid100_99_2_gi to instance inst_e
06/02/15 10:13:28 WARNING: ERROR: mismatch port width vs. signal width forinst_eaa/unsplice_bad_a!
06/02/15 10:13:28 Autoreducing port type for signal unsplice_bad_a to std_ulogic
06/02/15 10:13:28 Autoreducing port type for signal unsplice_a1 to std_ulogic
06/02/15 10:13:28 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
06/02/15 10:13:28 Autoreducing port type for signal unsplice_bad_a to std_ulogic
06/02/15 10:13:28 Autoreducing port type for signal unsplice_a1 to std_ulogic
06/02/15 10:13:28 Autoconnecting bit signal unsplice_a1 to bus port p_mix_unsplice_a1_125_0_gi
06/02/15 10:13:29 WARNING: File bitsplice-mixed.xls already exists! Contents will be changed
06/02/15 10:13:29 WARNING: Rotating 3 old sheets of CONF!
06/02/15 10:13:33 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
06/02/15 10:13:33 WARNING: Rotating 3 old sheets of DIFF_CONN!
06/02/15 10:13:33 WARNING: WARNING: Limit length of cell to save 520 characters: inst_ea/p_mix_tmi_sbist_fail_9_0
06/02/15 10:13:33 WARNING: WARNING: Limit length of cell to save 520 characters: inst_e/widesig_i(31:0)=(31:0),in
06/02/15 10:13:35 WARNING: INFO: Detected 51 changes in intermediate sheet CONN, in file bitsplice-mixed.xls
06/02/15 10:13:35 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/bitsplice/connport/bitsplice-mixed.xls
06/02/15 10:13:35 WARNING: Rotating 3 old sheets of DIFF_HIER!
06/02/15 10:13:36 WARNING: INFO: Detected 20 changes in intermediate sheet HIER, in file bitsplice-mixed.xls
06/02/15 10:13:36 Entity declaration file ent_aa-e.vhd will be overwritten!
06/02/15 10:13:36 Info: unchanged file ent_aa-e.vhd
06/02/15 10:13:36 Entity declaration file ent_ab-e.vhd will be overwritten!
06/02/15 10:13:36 Info: unchanged file ent_ab-e.vhd
06/02/15 10:13:36 Entity declaration file ent_ac-e.vhd will be overwritten!
06/02/15 10:13:37 Info: unchanged file ent_ac-e.vhd
06/02/15 10:13:37 Entity declaration file ent_ad-e.vhd will be overwritten!
06/02/15 10:13:37 Info: unchanged file ent_ad-e.vhd
06/02/15 10:13:37 Entity declaration file ent_ae-e.vhd will be overwritten!
06/02/15 10:13:37 Info: unchanged file ent_ae-e.vhd
06/02/15 10:13:37 Entity declaration file ent_ba-e.vhd will be overwritten!
06/02/15 10:13:37 Info: unchanged file ent_ba-e.vhd
06/02/15 10:13:38 Entity declaration file ent_bb-e.vhd will be overwritten!
06/02/15 10:13:38 Info: unchanged file ent_bb-e.vhd
06/02/15 10:13:38 Entity declaration file inst_a_e-e.vhd will be overwritten!
06/02/15 10:13:38 Info: unchanged file inst_a_e-e.vhd
06/02/15 10:13:38 Entity declaration file inst_b_e-e.vhd will be overwritten!
06/02/15 10:13:38 Info: unchanged file inst_b_e-e.vhd
06/02/15 10:13:38 Entity declaration file inst_c_e-e.vhd will be overwritten!
06/02/15 10:13:39 Info: unchanged file inst_c_e-e.vhd
06/02/15 10:13:39 Entity declaration file inst_d_e-e.vhd will be overwritten!
06/02/15 10:13:39 Info: unchanged file inst_d_e-e.vhd
06/02/15 10:13:39 Entity declaration file inst_e_e-e.vhd will be overwritten!
06/02/15 10:13:39 WARNING: Info: file inst_e_e-e.vhd has changes!
06/02/15 10:13:39 Entity declaration file inst_ea_e-e.vhd will be overwritten!
06/02/15 10:13:40 WARNING: Info: file inst_ea_e-e.vhd has changes!
06/02/15 10:13:40 Entity declaration file inst_eaa_e-e.vhd will be overwritten!
06/02/15 10:13:40 Info: unchanged file inst_eaa_e-e.vhd
06/02/15 10:13:40 Entity declaration file inst_eb_e-e.vhd will be overwritten!
06/02/15 10:13:40 Info: unchanged file inst_eb_e-e.vhd
06/02/15 10:13:40 Entity declaration file inst_eba_e-e.vhd will be overwritten!
06/02/15 10:13:40 Info: unchanged file inst_eba_e-e.vhd
06/02/15 10:13:41 Entity declaration file inst_ebb_e-e.vhd will be overwritten!
06/02/15 10:13:41 Info: unchanged file inst_ebb_e-e.vhd
06/02/15 10:13:41 Entity declaration file inst_ec_e-e.vhd will be overwritten!
06/02/15 10:13:41 Info: unchanged file inst_ec_e-e.vhd
06/02/15 10:13:41 Entity declaration file inst_ed_e-e.vhd will be overwritten!
06/02/15 10:13:41 Info: unchanged file inst_ed_e-e.vhd
06/02/15 10:13:42 Entity declaration file inst_t_e-e.vhd will be overwritten!
06/02/15 10:13:42 Info: unchanged file inst_t_e-e.vhd
06/02/15 10:13:42 Architecture declaration file inst_a_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:42 Warning: Signal unsplice_a2_all128 does not have a driver in instance inst_a!
06/02/15 10:13:42 Warning: Signal unsplice_bad_a does not have a driver in instance inst_a!
06/02/15 10:13:42 Warning: Signal unsplice_a5_midp100 does not have a driver in instance inst_a!
06/02/15 10:13:42 Warning: Signal unsplice_a1 does not have a driver in instance inst_a!
06/02/15 10:13:42 Warning: Signal unsplice_a3_up100 does not have a driver in instance inst_a!
06/02/15 10:13:42 Warning: Signal unsplice_bad_b does not have a driver in instance inst_a!
06/02/15 10:13:42 Warning: Signal unsplice_a4_mid100 does not have a driver in instance inst_a!
06/02/15 10:13:42 Info: unchanged file inst_a_e-rtl-a.vhd
06/02/15 10:13:42 Architecture declaration file ent_aa-rtl-a.vhd will be overwritten!
06/02/15 10:13:42 Info: unchanged file ent_aa-rtl-a.vhd
06/02/15 10:13:42 Architecture declaration file ent_ab-rtl-a.vhd will be overwritten!
06/02/15 10:13:42 Info: unchanged file ent_ab-rtl-a.vhd
06/02/15 10:13:42 Architecture declaration file ent_ac-rtl-a.vhd will be overwritten!
06/02/15 10:13:43 Info: unchanged file ent_ac-rtl-a.vhd
06/02/15 10:13:43 Architecture declaration file ent_ad-rtl-a.vhd will be overwritten!
06/02/15 10:13:43 Info: unchanged file ent_ad-rtl-a.vhd
06/02/15 10:13:43 Architecture declaration file ent_ae-rtl-a.vhd will be overwritten!
06/02/15 10:13:43 Info: unchanged file ent_ae-rtl-a.vhd
06/02/15 10:13:43 Architecture declaration file inst_b_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:43 Info: unchanged file inst_b_e-rtl-a.vhd
06/02/15 10:13:43 Architecture declaration file ent_ba-rtl-a.vhd will be overwritten!
06/02/15 10:13:43 Info: unchanged file ent_ba-rtl-a.vhd
06/02/15 10:13:43 Architecture declaration file ent_bb-rtl-a.vhd will be overwritten!
06/02/15 10:13:44 Info: unchanged file ent_bb-rtl-a.vhd
06/02/15 10:13:44 Architecture declaration file inst_c_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:44 Info: unchanged file inst_c_e-rtl-a.vhd
06/02/15 10:13:44 Architecture declaration file inst_d_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:44 Info: unchanged file inst_d_e-rtl-a.vhd
06/02/15 10:13:44 Architecture declaration file inst_e_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:44 Warning: Signal unsplice_a1  has multiple drivers in instance inst_e!
06/02/15 10:13:44 WARNING: Info: file inst_e_e-rtl-a.vhd has changes!
06/02/15 10:13:45 Architecture declaration file inst_ea_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:45 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a(1 downto 1) to port unsplice_bad_a(1 downto 0)!
06/02/15 10:13:45 WARNING: __E_SLICE_WIDTH_MISMATCH:signal unsplice_bad_a(1 downto 1) to port unsplice_bad_a(1 downto 0)!
06/02/15 10:13:45 Warning: Signal unsplice_a1  has multiple drivers in instance inst_ea!
06/02/15 10:13:45 WARNING: Info: file inst_ea_e-rtl-a.vhd has changes!
06/02/15 10:13:45 Architecture declaration file inst_eaa_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:45 Info: unchanged file inst_eaa_e-rtl-a.vhd
06/02/15 10:13:46 Architecture declaration file inst_eab_e.v will be overwritten!
06/02/15 10:13:46 WARNING: Info: file inst_eab_e.v has changes!
06/02/15 10:13:46 Architecture declaration file inst_eac_e.v will be overwritten!
06/02/15 10:13:46 WARNING: Info: file inst_eac_e.v has changes!
06/02/15 10:13:46 Architecture declaration file inst_ead_e.v will be overwritten!
06/02/15 10:13:46 WARNING: Info: file inst_ead_e.v has changes!
06/02/15 10:13:46 Architecture declaration file inst_eb_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:46 Info: unchanged file inst_eb_e-rtl-a.vhd
06/02/15 10:13:46 Architecture declaration file inst_eba_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:46 Info: unchanged file inst_eba_e-rtl-a.vhd
06/02/15 10:13:46 Architecture declaration file inst_ebb_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:46 Info: unchanged file inst_ebb_e-rtl-a.vhd
06/02/15 10:13:47 Architecture declaration file inst_ebc_e.v will be overwritten!
06/02/15 10:13:47 WARNING: Info: file inst_ebc_e.v has changes!
06/02/15 10:13:47 Architecture declaration file inst_ec_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:47 Info: unchanged file inst_ec_e-rtl-a.vhd
06/02/15 10:13:47 Architecture declaration file inst_eca_e.v will be overwritten!
06/02/15 10:13:47 WARNING: Info: file inst_eca_e.v has changes!
06/02/15 10:13:47 Architecture declaration file inst_ecb_e.v will be overwritten!
06/02/15 10:13:47 WARNING: Info: file inst_ecb_e.v has changes!
06/02/15 10:13:48 Architecture declaration file inst_ecc_e.v will be overwritten!
06/02/15 10:13:48 WARNING: Info: file inst_ecc_e.v has changes!
06/02/15 10:13:48 Architecture declaration file inst_ed_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:48 Info: unchanged file inst_ed_e-rtl-a.vhd
06/02/15 10:13:48 Architecture declaration file inst_eda_e.v will be overwritten!
06/02/15 10:13:48 WARNING: Info: file inst_eda_e.v has changes!
06/02/15 10:13:48 Architecture declaration file inst_edb_e.v will be overwritten!
06/02/15 10:13:48 WARNING: Info: file inst_edb_e.v has changes!
06/02/15 10:13:48 Architecture declaration file inst_ee_e.v will be overwritten!
06/02/15 10:13:49 WARNING: Info: file inst_ee_e.v has changes!
06/02/15 10:13:49 Architecture declaration file inst_ef_e.v will be overwritten!
06/02/15 10:13:49 WARNING: Info: file inst_ef_e.v has changes!
06/02/15 10:13:49 Architecture declaration file inst_eg_e.v will be overwritten!
06/02/15 10:13:49 WARNING: Info: file inst_eg_e.v has changes!
06/02/15 10:13:49 Architecture declaration file inst_t_e-rtl-a.vhd will be overwritten!
06/02/15 10:13:49 WARNING: Info: file inst_t_e-rtl-a.vhd has changes!
06/02/15 10:13:50 Configuration definition file inst_a_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:50 Info: unchanged file inst_a_e-rtl-conf-c.vhd
06/02/15 10:13:50 Configuration definition file ent_aa-RTL-CONF-c.vhd will be overwritten!
06/02/15 10:13:50 Info: unchanged file ent_aa-RTL-CONF-c.vhd
06/02/15 10:13:50 Configuration definition file ent_ab-RTL-CONF-c.vhd will be overwritten!
06/02/15 10:13:50 Info: unchanged file ent_ab-RTL-CONF-c.vhd
06/02/15 10:13:50 Configuration definition file ent_ac-RTL-CONF-c.vhd will be overwritten!
06/02/15 10:13:50 Info: unchanged file ent_ac-RTL-CONF-c.vhd
06/02/15 10:13:50 Configuration definition file ent_ad-RTL-CONF-c.vhd will be overwritten!
06/02/15 10:13:50 Info: unchanged file ent_ad-RTL-CONF-c.vhd
06/02/15 10:13:50 Configuration definition file ent_ae-RTL-CONF-c.vhd will be overwritten!
06/02/15 10:13:50 Info: unchanged file ent_ae-RTL-CONF-c.vhd
06/02/15 10:13:51 Configuration definition file inst_b_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:51 Info: unchanged file inst_b_e-rtl-conf-c.vhd
06/02/15 10:13:51 Configuration definition file ent_ba-RTL-CONF-c.vhd will be overwritten!
06/02/15 10:13:51 Info: unchanged file ent_ba-RTL-CONF-c.vhd
06/02/15 10:13:51 Configuration definition file ent_bb-RTL-CONF-c.vhd will be overwritten!
06/02/15 10:13:51 Info: unchanged file ent_bb-RTL-CONF-c.vhd
06/02/15 10:13:51 Configuration definition file inst_c_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:51 Info: unchanged file inst_c_e-rtl-conf-c.vhd
06/02/15 10:13:51 Configuration definition file inst_d_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:52 Info: unchanged file inst_d_e-rtl-conf-c.vhd
06/02/15 10:13:52 Configuration definition file inst_e_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:52 Info: unchanged file inst_e_e-rtl-conf-c.vhd
06/02/15 10:13:52 Configuration definition file inst_ea_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:52 Info: unchanged file inst_ea_e-rtl-conf-c.vhd
06/02/15 10:13:52 Configuration definition file inst_eaa_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:52 Info: unchanged file inst_eaa_e-rtl-conf-c.vhd
06/02/15 10:13:52 Configuration definition file inst_eb_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:52 Info: unchanged file inst_eb_e-rtl-conf-c.vhd
06/02/15 10:13:53 Configuration definition file inst_eba_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:53 Info: unchanged file inst_eba_e-rtl-conf-c.vhd
06/02/15 10:13:53 Configuration definition file inst_ebb_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:53 Info: unchanged file inst_ebb_e-rtl-conf-c.vhd
06/02/15 10:13:53 Configuration definition file inst_ec_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:53 Info: unchanged file inst_ec_e-rtl-conf-c.vhd
06/02/15 10:13:53 Configuration definition file inst_ed_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:53 Info: unchanged file inst_ed_e-rtl-conf-c.vhd
06/02/15 10:13:54 Configuration definition file inst_t_e-rtl-conf-c.vhd will be overwritten!
06/02/15 10:13:54 Info: unchanged file inst_t_e-rtl-conf-c.vhd
06/02/15 10:13:54 WARNING: ============= SUMMARY =================
06/02/15 10:13:54 WARNING: SUM: Summary of checks and created items:
06/02/15 10:13:54 WARNING: SUM: checkforce 0
06/02/15 10:13:54 WARNING: SUM: checkunique 0
06/02/15 10:13:54 WARNING: SUM: checkwarn 0
06/02/15 10:13:54 WARNING: SUM: cmacros 0
06/02/15 10:13:54 WARNING: SUM: conn 7
06/02/15 10:13:54 WARNING: SUM: errors 3
06/02/15 10:13:54 WARNING: SUM: genport 16
06/02/15 10:13:54 WARNING: SUM: hdlfiles 72
06/02/15 10:13:54 WARNING: SUM: inst 36
06/02/15 10:13:54 WARNING: SUM: multdriver 2
06/02/15 10:13:54 WARNING: SUM: nodriver 7
06/02/15 10:13:54 WARNING: SUM: noload 0
06/02/15 10:13:54 WARNING: SUM: openports 0
06/02/15 10:13:54 WARNING: SUM: warnings 5
06/02/15 10:13:54 WARNING: SUM: === Number of parsed input tables: ===
06/02/15 10:13:54 WARNING: SUM: conf 0
06/02/15 10:13:54 WARNING: SUM: hier 1
06/02/15 10:13:54 WARNING: SUM: conn 1
06/02/15 10:13:54 WARNING: SUM: io 0
06/02/15 10:13:54 WARNING: SUM: i2c 0
06/02/15 10:13:54 WARNING: SUM: Number of changes in intermediate: 71
06/02/15 10:13:54 WARNING: SUM: Number of changed files: 17
