Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct 25 08:52:52 2022
| Host         : DESKTOP-4BF8IJK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.439        0.000                      0                  357        0.166        0.000                      0                  357        4.500        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.439        0.000                      0                  357        0.166        0.000                      0                  357        4.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[64]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.373ns (28.615%)  route 3.425ns (71.385%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.557     5.109    clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     5.587 f  cnt_reg[23]/Q
                         net (fo=2, routed)           0.779     6.366    cnt_reg_n_0_[23]
    SLICE_X10Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.661 f  row_A[115]_i_5/O
                         net (fo=2, routed)           0.591     7.251    row_A[115]_i_5_n_0
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.119     7.370 f  row_A[115]_i_3/O
                         net (fo=2, routed)           0.467     7.837    row_A[115]_i_3_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.169 r  row_A[115]_i_1/O
                         net (fo=105, routed)         0.972     9.141    row_A[115]
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.149     9.290 r  row_B[73]_i_1/O
                         net (fo=4, routed)           0.617     9.907    row_B[73]_i_1_n_0
    SLICE_X6Y26          FDSE                                         r  row_B_reg[64]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.505    14.877    clk_IBUF_BUFG
    SLICE_X6Y26          FDSE                                         r  row_B_reg[64]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X6Y26          FDSE (Setup_fdse_C_S)       -0.755    14.345    row_B_reg[64]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[65]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.373ns (28.615%)  route 3.425ns (71.385%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.557     5.109    clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     5.587 f  cnt_reg[23]/Q
                         net (fo=2, routed)           0.779     6.366    cnt_reg_n_0_[23]
    SLICE_X10Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.661 f  row_A[115]_i_5/O
                         net (fo=2, routed)           0.591     7.251    row_A[115]_i_5_n_0
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.119     7.370 f  row_A[115]_i_3/O
                         net (fo=2, routed)           0.467     7.837    row_A[115]_i_3_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.169 r  row_A[115]_i_1/O
                         net (fo=105, routed)         0.972     9.141    row_A[115]
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.149     9.290 r  row_B[73]_i_1/O
                         net (fo=4, routed)           0.617     9.907    row_B[73]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  row_B_reg[65]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.505    14.877    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  row_B_reg[65]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X6Y26          FDRE (Setup_fdre_C_R)       -0.755    14.345    row_B_reg[65]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[72]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.373ns (28.615%)  route 3.425ns (71.385%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.557     5.109    clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     5.587 f  cnt_reg[23]/Q
                         net (fo=2, routed)           0.779     6.366    cnt_reg_n_0_[23]
    SLICE_X10Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.661 f  row_A[115]_i_5/O
                         net (fo=2, routed)           0.591     7.251    row_A[115]_i_5_n_0
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.119     7.370 f  row_A[115]_i_3/O
                         net (fo=2, routed)           0.467     7.837    row_A[115]_i_3_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.169 r  row_A[115]_i_1/O
                         net (fo=105, routed)         0.972     9.141    row_A[115]
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.149     9.290 r  row_B[73]_i_1/O
                         net (fo=4, routed)           0.617     9.907    row_B[73]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  row_B_reg[72]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.505    14.877    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  row_B_reg[72]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X6Y26          FDRE (Setup_fdre_C_R)       -0.755    14.345    row_B_reg[72]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[73]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.373ns (28.615%)  route 3.425ns (71.385%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.557     5.109    clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     5.587 f  cnt_reg[23]/Q
                         net (fo=2, routed)           0.779     6.366    cnt_reg_n_0_[23]
    SLICE_X10Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.661 f  row_A[115]_i_5/O
                         net (fo=2, routed)           0.591     7.251    row_A[115]_i_5_n_0
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.119     7.370 f  row_A[115]_i_3/O
                         net (fo=2, routed)           0.467     7.837    row_A[115]_i_3_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.169 r  row_A[115]_i_1/O
                         net (fo=105, routed)         0.972     9.141    row_A[115]
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.149     9.290 r  row_B[73]_i_1/O
                         net (fo=4, routed)           0.617     9.907    row_B[73]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  row_B_reg[73]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.505    14.877    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  row_B_reg[73]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X6Y26          FDRE (Setup_fdre_C_R)       -0.755    14.345    row_B_reg[73]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/tcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.270ns (25.665%)  route 3.678ns (74.335%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.625     5.177    lcd0/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  lcd0/text_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  lcd0/text_count_reg[19]/Q
                         net (fo=53, routed)          1.885     7.517    lcd0/text_count_reg[19]
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.150     7.667 r  lcd0/tcode[0]_i_11/O
                         net (fo=2, routed)           0.945     8.612    lcd0/tcode[0]_i_11_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.328     8.940 r  lcd0/tcode[0]_i_5/O
                         net (fo=1, routed)           0.849     9.789    lcd0/tcode[0]_i_5_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     9.913 r  lcd0/tcode[0]_i_2/O
                         net (fo=1, routed)           0.000     9.913    lcd0/tcode[0]_i_2_n_0
    SLICE_X7Y28          MUXF7 (Prop_muxf7_I0_O)      0.212    10.125 r  lcd0/tcode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.125    lcd0/tcode[0]
    SLICE_X7Y28          FDRE                                         r  lcd0/tcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.508    14.880    lcd0/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  lcd0/tcode_reg[0]/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.064    15.180    lcd0/tcode_reg[0]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/tcode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 1.325ns (27.792%)  route 3.443ns (72.208%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.625     5.177    lcd0/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  lcd0/text_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  lcd0/text_count_reg[18]/Q
                         net (fo=52, routed)          1.857     7.490    lcd0/text_count_reg[18]
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.124     7.614 r  lcd0/tcode[2]_i_20/O
                         net (fo=1, routed)           1.025     8.638    lcd0/tcode[2]_i_20_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.762 r  lcd0/tcode[2]_i_11/O
                         net (fo=1, routed)           0.000     8.762    lcd0/tcode[2]_i_11_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I1_O)      0.214     8.976 r  lcd0/tcode_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     8.976    lcd0/tcode_reg[2]_i_7_n_0
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I1_O)      0.088     9.064 r  lcd0/tcode_reg[2]_i_5/O
                         net (fo=1, routed)           0.561     9.625    lcd0/tcode_reg[2]_i_5_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.319     9.944 r  lcd0/tcode[2]_i_1/O
                         net (fo=1, routed)           0.000     9.944    lcd0/tcode[2]
    SLICE_X4Y30          FDRE                                         r  lcd0/tcode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.509    14.881    lcd0/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  lcd0/tcode_reg[2]/C
                         clock pessimism              0.274    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.031    15.150    lcd0/tcode_reg[2]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/tcode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.427ns (31.340%)  route 3.126ns (68.660%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.625     5.177    lcd0/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  lcd0/text_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  lcd0/text_count_reg[18]/Q
                         net (fo=52, routed)          1.762     7.395    lcd0/text_count_reg[18]
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.519 r  lcd0/tcode[1]_i_17/O
                         net (fo=1, routed)           0.789     8.308    lcd0/tcode[1]_i_17_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  lcd0/tcode[1]_i_9/O
                         net (fo=1, routed)           0.000     8.432    lcd0/tcode[1]_i_9_n_0
    SLICE_X4Y28          MUXF7 (Prop_muxf7_I0_O)      0.212     8.644 r  lcd0/tcode_reg[1]_i_4/O
                         net (fo=1, routed)           0.575     9.219    lcd0/tcode_reg[1]_i_4_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.299     9.518 r  lcd0/tcode[1]_i_2/O
                         net (fo=1, routed)           0.000     9.518    lcd0/tcode[1]_i_2_n_0
    SLICE_X3Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.730 r  lcd0/tcode_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.730    lcd0/tcode[1]
    SLICE_X3Y30          FDRE                                         r  lcd0/tcode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.511    14.883    lcd0/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  lcd0/tcode_reg[1]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.064    15.170    lcd0/tcode_reg[1]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.145ns (26.291%)  route 3.210ns (73.709%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.553     5.105    clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.583 r  cnt_reg[3]/Q
                         net (fo=2, routed)           1.067     6.649    cnt_reg_n_0_[3]
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.295     6.944 r  row_A[115]_i_2/O
                         net (fo=2, routed)           0.437     7.381    row_A[115]_i_2_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.505 f  stp[4]_i_5/O
                         net (fo=2, routed)           0.666     8.171    stp[4]_i_5_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I4_O)        0.124     8.295 f  stp[2]_i_2/O
                         net (fo=2, routed)           0.662     8.957    stp[2]_i_2_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I4_O)        0.124     9.081 r  stp[1]_i_1/O
                         net (fo=1, routed)           0.379     9.460    stp[1]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  stp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.438    14.810    clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  stp_reg[1]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)       -0.016    15.017    stp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.348ns (30.469%)  route 3.076ns (69.531%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.557     5.109    clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     5.587 f  cnt_reg[23]/Q
                         net (fo=2, routed)           0.779     6.366    cnt_reg_n_0_[23]
    SLICE_X10Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.661 f  row_A[115]_i_5/O
                         net (fo=2, routed)           0.591     7.251    row_A[115]_i_5_n_0
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.119     7.370 f  row_A[115]_i_3/O
                         net (fo=2, routed)           0.467     7.837    row_A[115]_i_3_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.169 r  row_A[115]_i_1/O
                         net (fo=105, routed)         1.240     9.409    row_A[115]
    SLICE_X4Y29          LUT4 (Prop_lut4_I2_O)        0.124     9.533 r  row_A[5]_i_1/O
                         net (fo=1, routed)           0.000     9.533    row_A[5]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  row_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.509    14.881    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  row_A_reg[5]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.031    15.135    row_A_reg[5]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.374ns (30.876%)  route 3.076ns (69.124%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.557     5.109    clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     5.587 f  cnt_reg[23]/Q
                         net (fo=2, routed)           0.779     6.366    cnt_reg_n_0_[23]
    SLICE_X10Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.661 f  row_A[115]_i_5/O
                         net (fo=2, routed)           0.591     7.251    row_A[115]_i_5_n_0
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.119     7.370 f  row_A[115]_i_3/O
                         net (fo=2, routed)           0.467     7.837    row_A[115]_i_3_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.332     8.169 r  row_A[115]_i_1/O
                         net (fo=105, routed)         1.240     9.409    row_A[115]
    SLICE_X4Y29          LUT4 (Prop_lut4_I2_O)        0.150     9.559 r  row_A[6]_i_1/O
                         net (fo=1, routed)           0.000     9.559    row_A[6]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  row_A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.509    14.881    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  row_A_reg[6]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.075    15.179    row_A_reg[6]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lcd0/text_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_e_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  lcd0/text_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/text_count_reg[17]/Q
                         net (fo=2, routed)           0.127     1.769    lcd0/p_0_in__0
    SLICE_X3Y29          FDRE                                         r  lcd0/text_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.857     2.015    lcd0/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  lcd0/text_e_reg/C
                         clock pessimism             -0.479     1.536    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.066     1.602    lcd0/text_e_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_e_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  lcd0/init_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  lcd0/init_count_reg[21]/Q
                         net (fo=2, routed)           0.067     1.731    lcd0/p_1_in
    SLICE_X2Y27          FDRE                                         r  lcd0/init_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.855     2.013    lcd0/clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  lcd0/init_e_reg/C
                         clock pessimism             -0.513     1.500    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.053     1.553    lcd0/init_e_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 prev_btn_level_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            after_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.498    clk_IBUF_BUFG
    SLICE_X3Y26          FDSE                                         r  prev_btn_level_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDSE (Prop_fdse_C_Q)         0.128     1.626 r  prev_btn_level_reg/Q
                         net (fo=1, routed)           0.054     1.681    btn_db0/prev_btn_level
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.099     1.780 r  btn_db0/after_pressed_i_1/O
                         net (fo=1, routed)           0.000     1.780    btn_db0_n_1
    SLICE_X3Y26          FDRE                                         r  after_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.853     2.011    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  after_pressed_reg/C
                         clock pessimism             -0.513     1.498    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091     1.589    after_pressed_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.921%)  route 0.160ns (53.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  lcd0/tcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/tcode_reg[0]/Q
                         net (fo=1, routed)           0.160     1.799    lcd0/tcode_reg_n_0_[0]
    SLICE_X2Y29          FDRE                                         r  lcd0/text_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.857     2.015    lcd0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  lcd0/text_d_reg[0]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.059     1.595    lcd0/text_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  lcd0/init_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.664 f  lcd0/init_count_reg[24]/Q
                         net (fo=7, routed)           0.128     1.792    lcd0/p_0_in[2]
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.048     1.840 r  lcd0/icode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    lcd0/icode[1]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  lcd0/icode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.856     2.014    lcd0/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  lcd0/icode_reg[1]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.107     1.620    lcd0/icode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.589     1.502    lcd0/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.145     1.789    lcd0/tcode_reg_n_0_[1]
    SLICE_X2Y29          FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.857     2.015    lcd0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.052     1.567    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  lcd0/tcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/tcode_reg[3]/Q
                         net (fo=1, routed)           0.179     1.821    lcd0/tcode_reg_n_0_[3]
    SLICE_X2Y29          FDRE                                         r  lcd0/text_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.857     2.015    lcd0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  lcd0/text_d_reg[3]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.063     1.599    lcd0/text_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.213ns (62.363%)  route 0.129ns (37.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  lcd0/init_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  lcd0/init_count_reg[24]/Q
                         net (fo=7, routed)           0.129     1.793    lcd0/p_0_in[2]
    SLICE_X3Y28          LUT4 (Prop_lut4_I1_O)        0.049     1.842 r  lcd0/icode[3]_i_2/O
                         net (fo=1, routed)           0.000     1.842    lcd0/icode[3]_i_2_n_0
    SLICE_X3Y28          FDRE                                         r  lcd0/icode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.856     2.014    lcd0/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  lcd0/icode_reg[3]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.107     1.620    lcd0/icode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  lcd0/init_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.664 f  lcd0/init_count_reg[24]/Q
                         net (fo=7, routed)           0.128     1.792    lcd0/p_0_in[2]
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.045     1.837 r  lcd0/icode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    lcd0/icode[0]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  lcd0/icode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.856     2.014    lcd0/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  lcd0/icode_reg[0]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091     1.604    lcd0/icode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  lcd0/init_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  lcd0/init_count_reg[24]/Q
                         net (fo=7, routed)           0.129     1.793    lcd0/p_0_in[2]
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.045     1.838 r  lcd0/icode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    lcd0/icode[2]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  lcd0/icode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.856     2.014    lcd0/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  lcd0/icode_reg[2]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.092     1.605    lcd0/icode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26     after_pressed_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y25     cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y26    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y26    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y26    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y26    cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     after_pressed_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     after_pressed_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25     cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25     cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25    cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25    cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25    cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25    cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25    cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     after_pressed_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     after_pressed_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25     cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25    cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25    cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25    cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25    cnt_reg[12]/C



