INFO: [HLS 200-0] Workspace /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1 opened at Wed Jun 14 15:28:57 NZST 2017
INFO: [HLS 200-100] Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-100] Command       config_clock returned 0; 0 sec.
INFO: [HLS 200-100] Execute       open_platform DefaultPlatform 
INFO: [HLS 200-100] Command       open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute       import_lib /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq 
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.lib 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.lib 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_old.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_vivado.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/dsp48e1.hlp 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command         config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute         config_chip_info -quiet -speed medium 
INFO: [HLS 200-100] Command         config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       import_lib returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute       source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.08 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.12 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.12 sec.
INFO: [HLS 200-100] Execute       open_platform DefaultPlatform 
INFO: [HLS 200-100] Command       open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute       import_lib /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv7.lib 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_hp.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv.hlp 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_hp.hlp 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       import_lib returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute       source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       set_part xc7z020clg484-1 
INFO: [HLS 200-100] Execute         add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
INFO: [HLS 200-100] Execute           get_default_platform 
INFO: [HLS 200-100] Command           get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute           license_isbetapart xc7z020 
INFO: [HLS 200-100] Command           license_isbetapart returned 1; 0.01 sec.
INFO: [HLS 200-100] Execute           open_platform DefaultPlatform 
INFO: [HLS 200-100] Command           open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute           import_lib /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.lib 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.lib 
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.lib 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.lib 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.lib 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.lib 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.lib 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_old.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_vivado.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/dsp48e1.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             get_default_platform 
INFO: [HLS 200-100] Command             get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command             config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute             config_chip_info -quiet -speed medium 
INFO: [HLS 200-100] Command             config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           import_lib returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute                   source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command                   ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                   source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command                   ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command                 ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0.07 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command               ap_source returned 0; 0.12 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.12 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.12 sec.
INFO: [HLS 200-100] Execute           get_default_platform 
INFO: [HLS 200-100] Command           get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command           config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute           config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command           config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command         add_library returned 0; 0.18 sec.
INFO: [HLS 200-100] Execute         add_library xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute           get_default_platform 
INFO: [HLS 200-100] Command           get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute           open_platform DefaultPlatform 
INFO: [HLS 200-100] Command           open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute           import_lib /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv7.lib 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_hp.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv.hlp 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute                   source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command                   ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                   source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command                   ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_hp.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           import_lib returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command         add_library returned 0; 0.04 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command       set_part returned 0; 0.27 sec.
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command     open_solution returned 0; 0.52 sec.
INFO: [HLS 200-100] Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-100] Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         license_isbetapart xc7z020 
INFO: [HLS 200-100] Command         license_isbetapart returned 1; 0 sec.
INFO: [HLS 200-100] Execute         open_platform DefaultPlatform 
INFO: [HLS 200-100] Command         open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         import_lib /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.lib 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.lib 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_old.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_vivado.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/dsp48e1.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           get_default_platform 
INFO: [HLS 200-100] Command           get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command           config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute           config_chip_info -quiet -speed medium 
INFO: [HLS 200-100] Command           config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         import_lib returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.08 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command         config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute         config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command         config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command       add_library returned 0; 0.16 sec.
INFO: [HLS 200-100] Execute       add_library xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         open_platform DefaultPlatform 
INFO: [HLS 200-100] Command         open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         import_lib /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv7.lib 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_hp.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv.hlp 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_hp.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         import_lib returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       add_library returned 0; 0.04 sec.
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command     set_part returned 0; 0.23 sec.
INFO: [HLS 200-100] Execute     create_clock -period 10 -name default 
INFO: [HLS 200-100] Command     create_clock returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute     csim_design -clean -compiler gcc 
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-100] Execute       source csim/.lst_opt.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       is_encrypted /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/source_files/tb/testbench.cpp 
INFO: [HLS 200-100] Command       is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Execute       is_xip /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/source_files/tb/testbench.cpp 
INFO: [HLS 200-100] Command       is_xip returned 0; 0 sec.
INFO: [HLS 200-100] Execute       is_encrypted /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/source_files/src/dut.h 
INFO: [HLS 200-100] Command       is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Execute       is_xip /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/source_files/src/dut.h 
INFO: [HLS 200-100] Command       is_xip returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       is_encrypted /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/source_files/src/dut.cpp 
INFO: [HLS 200-100] Command       is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Execute       is_xip /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/source_files/src/dut.cpp 
INFO: [HLS 200-100] Command       is_xip returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source run_sim.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.03 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-100] Command     csim_design returned 0; 0.55 sec.
INFO: [HLS 200-100] Execute     csynth_design 
INFO: [HLS 200-100] Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 
INFO: [HLS 200-10] Analyzing design file '../source_files/src/dut.cpp' ... 
INFO: [HLS 200-0] Compiling one TU...
INFO: [HLS 200-100] Execute         is_m_axi_addr64 
INFO: [HLS 200-100] Command         is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling ../source_files/src/dut.cpp as C++
INFO: [HLS 200-0] Syntax Checking before pre-processing...
INFO: [HLS 200-100] Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__   -I "/opt/Xilinx/Vivado_HLS/2017.1/lnx64/tools/systemc/include" -I "/opt/Xilinx/Vivado_HLS/2017.1/include" -I "/opt/Xilinx/Vivado_HLS/2017.1/include/ap_sysc" -fexceptions -I "/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "../source_files/src/dut.cpp"  -o "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pp.00.o" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -I /opt/Xilinx/Vivado_HLS/2017.1/lnx64/tools/systemc/include -I /opt/Xilinx/Vivado_HLS/2017.1/include -I /opt/Xilinx/Vivado_HLS/2017.1/include/ap_sysc -fexceptions -I /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot -include etc/autopilot_ssdm_op.h ../source_files/src/dut.cpp -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pp.00.o
INFO: [HLS 200-100] Command         clang returned 0; 0.07 sec.
INFO: [HLS 200-100] Execute         is_encrypted /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pp.00.o 
INFO: [HLS 200-100] Command         is_encrypted returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
INFO: [HLS 200-100] Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "../source_files/src/dut.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -CC -E ../source_files/src/dut.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot -I /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pp.0.cpp
INFO: [HLS 200-100] Command         clang returned 0; 0.06 sec.
INFO: [HLS 200-0] GCC PP time: 0 seconds per iteration
INFO: [HLS 200-100] Execute         list_core -type functional_unit 
INFO: [HLS 200-100] Command         list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pp.0.cpp /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pp.0.cpp.ap-line.cpp /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
INFO: [HLS 200-100] Execute         cdt  "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pp.0.cpp.ap-line.cpp"  -m "sin_taylor_series" -o "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pp.0.cpp.ap-cdt.cpp" --pp --directive /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/solution1.directive --source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/../source_files/src/dut.cpp --error /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db --ca --es --gf --pd --p2d /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db --sd --scff /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/.systemc_flag --ad 
INFO: [HLS 200-100] Command         cdt returned 0; 1.05 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pp.0.cpp.ap-cdt.cpp /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pragma.0.cpp /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
INFO: [HLS 200-100] Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -CC -E /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot -I /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pragma.2.cpp
INFO: [HLS 200-100] Command         clang returned 0; 0.06 sec.
INFO: [HLS 200-0] Processing labels
INFO: [HLS 200-100] Execute         clang  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot -I /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -g -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.g.bc
INFO: [HLS 200-100] Command         clang returned 0; 0.07 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/ve_warning.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.02 sec.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 438.145 ; gain = 12.590 ; free physical = 4933 ; free virtual = 14425
INFO: [HLS 200-0] Linking Release ...
INFO: [HLS 200-100] Execute         llvm-ld /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.bc -disable-opt -L/opt/Xilinx/Vivado_HLS/2017.1/lnx64/lib -lm_basic -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o 
INFO: [HLS 200-100] Command         llvm-ld returned 0; 0.05 sec.
INFO: [HLS 200-100] Execute         disassemble /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o 
INFO: [HLS 200-100] Execute           is_encrypted /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.03 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-0] Linking Debug ...
INFO: [HLS 200-100] Execute         llvm-ld /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/dut.g.bc -disable-opt -L/opt/Xilinx/Vivado_HLS/2017.1/lnx64/lib -lm_basic -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g 
INFO: [HLS 200-100] Command         llvm-ld returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute         disassemble /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g 
INFO: [HLS 200-100] Execute           is_encrypted /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0.01 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.03 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 438.145 ; gain = 12.590 ; free physical = 4932 ; free virtual = 14425
INFO: [HLS 200-100] Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
INFO: [HLS 200-100] Execute           cleanup_all_models 
INFO: [HLS 200-100] Command           cleanup_all_models returned 0; 0 sec.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-100] Execute           transform -promote-dbg-pointer /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.pp.bc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.pp.0.bc -f 
INFO: [HLS 200-100] Command           transform returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute           llvm-ld /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado_HLS/2017.1/lnx64/lib -lfloatconversion -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g.0 
INFO: [HLS 200-100] Command           llvm-ld returned 0; 0.03 sec.
INFO: [HLS 200-0] Running Standard Transforms...
INFO: [HLS 200-100] Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sin_taylor_series -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g.0.bc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-100] Command           transform returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute           disassemble /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g.1 /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g.1 
INFO: [HLS 200-100] Execute             is_encrypted /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g.1.bc 
INFO: [HLS 200-100] Command             is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command           disassemble returned 0; 0.02 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 438.145 ; gain = 12.590 ; free physical = 4932 ; free virtual = 14425
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-0] Checking Synthesizability 1/2..
INFO: [HLS 200-100] Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g.1.bc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [HLS 200-100] Command           transform returned 0; 0.03 sec.
INFO: [HLS 200-0] Checking Synthesizability 2/2..
INFO: [HLS 200-100] Execute           transform -syn-check /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-100] Command           transform returned 0; 0 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 438.145 ; gain = 12.590 ; free physical = 4932 ; free virtual = 14425
INFO: [HLS 200-0] Compiler optimizing ...
INFO: [HLS 200-0] Share syncheck's 1.bc for syn flow: copy /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.g.1.bc to /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.1.bc
INFO: [HLS 200-0] Presyn 1...
INFO: [HLS 200-100] Execute           transform -hls -tmp /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.1.bc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-721] Changing loop 'Loop_sum_loop_proc' (../source_files/src/dut.cpp:31) to a process function for dataflow in function 'sin_taylor_series'.
INFO: [XFORM 203-712] Applying dataflow to function 'sin_taylor_series' (../source_files/src/dut.cpp:23), detected/extracted 3 process function(s):
	 'Loop_sum_loop_proc'
	 'Block_sin_taylor_series_.exit2_proc'
	 '__../source_files/src/dut.cpp_line36_proc'.
INFO: [HLS 200-100] Command           transform returned 0; 0.06 sec.
INFO: [HLS 200-0] Presyn 2...
INFO: [HLS 200-100] Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-100] Command           transform returned 0; 0.05 sec.
INFO: [HLS 200-100] Execute           disassemble /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.2 /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.2 
INFO: [HLS 200-100] Execute             is_encrypted /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.2.bc 
INFO: [HLS 200-100] Command             is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command           disassemble returned 0; 0.03 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 566.141 ; gain = 140.586 ; free physical = 4915 ; free virtual = 14408
INFO: [HLS 200-0] Building ssdm...
INFO: [HLS 200-100] Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -interface-gen -deadargelim -directive-preproc -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -norm-name -legalize -validate-dataflow -cdfg-build /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.2.bc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function '__../source_files/src/dut.cpp_line36_proc' into __../source_files/sr.
WARNING: [XFORM 203-631] Renaming function 'Block_sin_taylor_series_.exit2_proc' (../source_files/src/dut.cpp:36:2) into Block_sin_taylor_ser.
INFO: [HLS 200-100] Command           transform returned 0; 0.08 sec.
INFO: [HLS 200-100] Execute           disassemble /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.3 /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.3 
INFO: [HLS 200-100] Execute             is_encrypted /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.o.3.bc 
INFO: [HLS 200-100] Command             is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command           disassemble returned 0; 0.03 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 566.141 ; gain = 140.586 ; free physical = 4880 ; free virtual = 14373
INFO: [HLS 200-0] Finish building internal data model.
INFO: [HLS 200-100] Command         opt_and_import_c returned 0; 0.48 sec.
INFO: [HLS 200-100] Command       elaborate returned 0; 2.15 sec.
INFO: [HLS 200-100] Execute       autosyn 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-0] Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sin_taylor_series' ...
INFO: [HLS 200-100] Execute         ap_set_top_model sin_taylor_series 
WARNING: [SYN 201-103] Legalizing function name '__../source_files/sr' to 'p_source_files_sr'.
INFO: [HLS 200-100] Command         ap_set_top_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         get_model_list sin_taylor_series -filter all-wo-channel -topdown 
INFO: [HLS 200-100] Command         get_model_list returned 0; 0 sec.
INFO: [HLS 200-100] Execute         preproc_iomode -model sin_taylor_series 
INFO: [HLS 200-100] Command         preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute         preproc_iomode -model __../source_files/sr 
INFO: [HLS 200-100] Command         preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute         preproc_iomode -model Block_sin_taylor_ser 
INFO: [HLS 200-100] Command         preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute         preproc_iomode -model Loop_sum_loop_proc 
INFO: [HLS 200-100] Command         preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute         preproc_iomode -model fact 
INFO: [HLS 200-100] Command         preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute         preproc_iomode -model power 
INFO: [HLS 200-100] Command         preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute         get_model_list sin_taylor_series -filter all-wo-channel 
INFO: [HLS 200-100] Command         get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Model list for configure: power fact Loop_sum_loop_proc Block_sin_taylor_ser __../source_files/sr sin_taylor_series
INFO: [HLS 200-0] Configuring Module : power ...
INFO: [HLS 200-100] Execute         set_default_model power 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         apply_spec_resource_limit power 
INFO: [HLS 200-100] Command         apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : fact ...
INFO: [HLS 200-100] Execute         set_default_model fact 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         apply_spec_resource_limit fact 
INFO: [HLS 200-100] Command         apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : Loop_sum_loop_proc ...
INFO: [HLS 200-100] Execute         set_default_model Loop_sum_loop_proc 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         apply_spec_resource_limit Loop_sum_loop_proc 
INFO: [HLS 200-100] Command         apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : Block_sin_taylor_ser ...
INFO: [HLS 200-100] Execute         set_default_model Block_sin_taylor_ser 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         apply_spec_resource_limit Block_sin_taylor_ser 
INFO: [HLS 200-100] Command         apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : __../source_files/sr ...
INFO: [HLS 200-100] Execute         set_default_model __../source_files/sr 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         apply_spec_resource_limit __../source_files/sr 
INFO: [HLS 200-100] Command         apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : sin_taylor_series ...
INFO: [HLS 200-100] Execute         set_default_model sin_taylor_series 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         apply_spec_resource_limit sin_taylor_series 
INFO: [HLS 200-100] Command         apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Model list for preprocess: power fact Loop_sum_loop_proc Block_sin_taylor_ser __../source_files/sr sin_taylor_series
INFO: [HLS 200-0] Preprocessing Module: power ...
INFO: [HLS 200-100] Execute         set_default_model power 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         cdfg_preprocess -model power 
INFO: [HLS 200-100] Command         cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute         rtl_gen_preprocess power 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: fact ...
INFO: [HLS 200-100] Execute         set_default_model fact 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         cdfg_preprocess -model fact 
INFO: [HLS 200-100] Command         cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute         rtl_gen_preprocess fact 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: Loop_sum_loop_proc ...
INFO: [HLS 200-100] Execute         set_default_model Loop_sum_loop_proc 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         cdfg_preprocess -model Loop_sum_loop_proc 
INFO: [HLS 200-100] Command         cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute         rtl_gen_preprocess Loop_sum_loop_proc 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: Block_sin_taylor_ser ...
INFO: [HLS 200-100] Execute         set_default_model Block_sin_taylor_ser 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         cdfg_preprocess -model Block_sin_taylor_ser 
INFO: [HLS 200-100] Command         cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute         rtl_gen_preprocess Block_sin_taylor_ser 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0.01 sec.
INFO: [HLS 200-0] Preprocessing Module: __../source_files/sr ...
INFO: [HLS 200-100] Execute         set_default_model __../source_files/sr 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         cdfg_preprocess -model __../source_files/sr 
INFO: [HLS 200-100] Command         cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute         rtl_gen_preprocess __../source_files/sr 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: sin_taylor_series ...
INFO: [HLS 200-100] Execute         set_default_model sin_taylor_series 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         cdfg_preprocess -model sin_taylor_series 
INFO: [HLS 200-100] Command         cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute         rtl_gen_preprocess sin_taylor_series 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Model list for synthesis: power fact Loop_sum_loop_proc Block_sin_taylor_ser __../source_files/sr sin_taylor_series
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'power' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         set_default_model power 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         schedule -model power 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'power_loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 6, Depth: 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command         schedule returned 0; 0.09 sec.
INFO: [HLS 200-111]  Elapsed time: 3.95 seconds; current allocated memory: 106.802 MB.
INFO: [HLS 200-100] Execute         report -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/power.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute         db_write -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/power.sched.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish scheduling power.
INFO: [HLS 200-100] Execute         set_default_model power 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         bind -model power 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=power
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command         bind returned 0; 0.01 sec.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 106.952 MB.
INFO: [HLS 200-100] Execute         report -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/power.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute         db_write -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/power.bind.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.02 sec.
INFO: [HLS 200-0] Finish binding power.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'fact' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         set_default_model fact 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         schedule -model fact 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fact_loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 6, Depth: 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command         schedule returned 0; 0.08 sec.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 107.155 MB.
INFO: [HLS 200-100] Execute         report -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/fact.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         db_write -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/fact.sched.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.02 sec.
INFO: [HLS 200-0] Finish scheduling fact.
INFO: [HLS 200-100] Execute         set_default_model fact 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         bind -model fact 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=fact
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command         bind returned 0; 0.02 sec.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 107.287 MB.
INFO: [HLS 200-100] Execute         report -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/fact.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.04 sec.
INFO: [HLS 200-100] Execute         db_write -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/fact.bind.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish binding fact.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Loop_sum_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         set_default_model Loop_sum_loop_proc 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         schedule -model Loop_sum_loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command         schedule returned 0; 0.05 sec.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 107.655 MB.
INFO: [HLS 200-100] Execute         report -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Loop_sum_loop_proc.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute         db_write -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Loop_sum_loop_proc.sched.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.02 sec.
INFO: [HLS 200-0] Finish scheduling Loop_sum_loop_proc.
INFO: [HLS 200-100] Execute         set_default_model Loop_sum_loop_proc 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         bind -model Loop_sum_loop_proc 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=Loop_sum_loop_proc
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command         bind returned 0; 0.07 sec.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 107.991 MB.
INFO: [HLS 200-100] Execute         report -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Loop_sum_loop_proc.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.14 sec.
INFO: [HLS 200-100] Execute         db_write -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Loop_sum_loop_proc.bind.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.02 sec.
INFO: [HLS 200-0] Finish binding Loop_sum_loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Block_sin_taylor_ser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         set_default_model Block_sin_taylor_ser 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         schedule -model Block_sin_taylor_ser 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command         schedule returned 0; 0.03 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 108.062 MB.
INFO: [HLS 200-100] Execute         report -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Block_sin_taylor_ser.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0 sec.
INFO: [HLS 200-100] Execute         db_write -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Block_sin_taylor_ser.sched.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0 sec.
INFO: [HLS 200-0] Finish scheduling Block_sin_taylor_ser.
INFO: [HLS 200-100] Execute         set_default_model Block_sin_taylor_ser 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         bind -model Block_sin_taylor_ser 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=Block_sin_taylor_ser
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command         bind returned 0; 0.01 sec.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 108.111 MB.
INFO: [HLS 200-100] Execute         report -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Block_sin_taylor_ser.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         db_write -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Block_sin_taylor_ser.bind.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish binding Block_sin_taylor_ser.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'p_source_files_sr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         set_default_model __../source_files/sr 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         schedule -model __../source_files/sr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command         schedule returned 0; 0.02 sec.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 108.143 MB.
INFO: [HLS 200-100] Execute         report -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/p_source_files_sr.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0 sec.
INFO: [HLS 200-100] Execute         db_write -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/p_source_files_sr.sched.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish scheduling __../source_files/sr.
INFO: [HLS 200-100] Execute         set_default_model __../source_files/sr 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         bind -model __../source_files/sr 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=__../source_files/sr
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command         bind returned 0; 0 sec.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 108.170 MB.
INFO: [HLS 200-100] Execute         report -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/p_source_files_sr.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         db_write -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/p_source_files_sr.bind.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0 sec.
INFO: [HLS 200-0] Finish binding __../source_files/sr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'sin_taylor_series' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         set_default_model sin_taylor_series 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         schedule -model sin_taylor_series 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command         schedule returned 0; 0.02 sec.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 108.209 MB.
INFO: [HLS 200-100] Execute         report -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0 sec.
INFO: [HLS 200-100] Execute         db_write -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.sched.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0 sec.
INFO: [HLS 200-0] Finish scheduling sin_taylor_series.
INFO: [HLS 200-100] Execute         set_default_model sin_taylor_series 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         bind -model sin_taylor_series 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=sin_taylor_series
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command         bind returned 0; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 108.269 MB.
INFO: [HLS 200-100] Execute         report -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.14 sec.
INFO: [HLS 200-100] Execute         db_write -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.bind.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish binding sin_taylor_series.
INFO: [HLS 200-100] Execute         get_model_list sin_taylor_series -filter all-wo-channel 
INFO: [HLS 200-100] Command         get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing for RTLGen ...
INFO: [HLS 200-100] Execute         rtl_gen_preprocess power 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute         rtl_gen_preprocess fact 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute         rtl_gen_preprocess Loop_sum_loop_proc 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute         rtl_gen_preprocess Block_sin_taylor_ser 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute         rtl_gen_preprocess __../source_files/sr 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute         rtl_gen_preprocess sin_taylor_series 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL generation: power fact Loop_sum_loop_proc Block_sin_taylor_ser __../source_files/sr sin_taylor_series
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'power' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         create_rtl_model power -vendor xilinx -mg_file /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/power.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_dmul_64ns_64ns_64_6_max_dsp' to 'sin_taylor_seriesbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriesbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'power'.
INFO: [HLS 200-100] Command         create_rtl_model returned 0; 0.01 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 108.528 MB.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         gen_rtl power -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/systemc/power -synmodules power fact Loop_sum_loop_proc Block_sin_taylor_ser __../source_files/sr sin_taylor_series 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         gen_rtl power -style xilinx -f -lang vhdl -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/vhdl/power 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_rtl power -style xilinx -f -lang vlog -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/verilog/power 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_tb_info power -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/power -p /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db 
INFO: [HLS 200-100] Command         gen_tb_info returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         report -model power -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/report/power_csynth.rpt -f 
INFO: [HLS 200-100] Command         report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         report -model power -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/report/power_csynth.xml -f -x 
INFO: [HLS 200-100] Command         report returned 0; 0 sec.
INFO: [HLS 200-100] Execute         report -model power -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/power.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute         db_write -model power -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/power.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.02 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fact' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         create_rtl_model fact -vendor xilinx -mg_file /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/fact.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sin_taylor_seriesbkb' is changed to 'sin_taylor_seriesbkb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_sitodp_32ns_64_6' to 'sin_taylor_seriescud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriesbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriescud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fact'.
INFO: [HLS 200-100] Command         create_rtl_model returned 0; 0.02 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 109.241 MB.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         gen_rtl fact -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/systemc/fact -synmodules power fact Loop_sum_loop_proc Block_sin_taylor_ser __../source_files/sr sin_taylor_series 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_rtl fact -style xilinx -f -lang vhdl -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/vhdl/fact 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_rtl fact -style xilinx -f -lang vlog -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/verilog/fact 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_tb_info fact -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/fact -p /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db 
INFO: [HLS 200-100] Command         gen_tb_info returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute         report -model fact -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/report/fact_csynth.rpt -f 
INFO: [HLS 200-100] Command         report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         report -model fact -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/report/fact_csynth.xml -f -x 
INFO: [HLS 200-100] Command         report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         report -model fact -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/fact.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.04 sec.
INFO: [HLS 200-100] Execute         db_write -model fact -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/fact.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.02 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sum_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         create_rtl_model Loop_sum_loop_proc -vendor xilinx -mg_file /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Loop_sum_loop_proc.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_dadd_64ns_64ns_64_5_full_dsp' to 'sin_taylor_seriesdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_ddiv_64ns_64ns_64_31' to 'sin_taylor_serieseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriesdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_serieseOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sum_loop_proc'.
INFO: [HLS 200-100] Command         create_rtl_model returned 0; 0.03 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 110.132 MB.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         gen_rtl Loop_sum_loop_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/systemc/Loop_sum_loop_proc -synmodules power fact Loop_sum_loop_proc Block_sin_taylor_ser __../source_files/sr sin_taylor_series 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_rtl Loop_sum_loop_proc -style xilinx -f -lang vhdl -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/vhdl/Loop_sum_loop_proc 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_rtl Loop_sum_loop_proc -style xilinx -f -lang vlog -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/verilog/Loop_sum_loop_proc 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_tb_info Loop_sum_loop_proc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Loop_sum_loop_proc -p /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db 
INFO: [HLS 200-100] Command         gen_tb_info returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute         report -model Loop_sum_loop_proc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/report/Loop_sum_loop_proc_csynth.rpt -f 
INFO: [HLS 200-100] Command         report returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute         report -model Loop_sum_loop_proc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/report/Loop_sum_loop_proc_csynth.xml -f -x 
INFO: [HLS 200-100] Command         report returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute         report -model Loop_sum_loop_proc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Loop_sum_loop_proc.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.15 sec.
INFO: [HLS 200-100] Execute         db_write -model Loop_sum_loop_proc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Loop_sum_loop_proc.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.03 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_sin_taylor_ser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         create_rtl_model Block_sin_taylor_ser -vendor xilinx -mg_file /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Block_sin_taylor_ser.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_dsub_64ns_64ns_64_5_full_dsp' to 'sin_taylor_seriesfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriesfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_sin_taylor_ser'.
INFO: [HLS 200-100] Command         create_rtl_model returned 0; 0.01 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 110.874 MB.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_rtl Block_sin_taylor_ser -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/systemc/Block_sin_taylor_ser -synmodules power fact Loop_sum_loop_proc Block_sin_taylor_ser __../source_files/sr sin_taylor_series 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         gen_rtl Block_sin_taylor_ser -style xilinx -f -lang vhdl -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/vhdl/Block_sin_taylor_ser 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         gen_rtl Block_sin_taylor_ser -style xilinx -f -lang vlog -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/verilog/Block_sin_taylor_ser 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_tb_info Block_sin_taylor_ser -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Block_sin_taylor_ser -p /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db 
INFO: [HLS 200-100] Command         gen_tb_info returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         report -model Block_sin_taylor_ser -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/report/Block_sin_taylor_ser_csynth.rpt -f 
INFO: [HLS 200-100] Command         report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         report -model Block_sin_taylor_ser -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/report/Block_sin_taylor_ser_csynth.xml -f -x 
INFO: [HLS 200-100] Command         report returned 0; 0 sec.
INFO: [HLS 200-100] Execute         report -model Block_sin_taylor_ser -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Block_sin_taylor_ser.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         db_write -model Block_sin_taylor_ser -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Block_sin_taylor_ser.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.01 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_source_files_sr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         create_rtl_model __../source_files/sr -vendor xilinx -mg_file /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/p_source_files_sr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_source_files_sr'.
INFO: [HLS 200-100] Command         create_rtl_model returned 0; 0.01 sec.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 111.132 MB.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         gen_rtl __../source_files/sr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/systemc/p_source_files_sr -synmodules power fact Loop_sum_loop_proc Block_sin_taylor_ser __../source_files/sr sin_taylor_series 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_rtl __../source_files/sr -style xilinx -f -lang vhdl -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/vhdl/p_source_files_sr 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_rtl __../source_files/sr -style xilinx -f -lang vlog -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/verilog/p_source_files_sr 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         gen_tb_info __../source_files/sr -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/p_source_files_sr -p /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db 
INFO: [HLS 200-100] Command         gen_tb_info returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         report -model __../source_files/sr -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/report/p_source_files_sr_csynth.rpt -f 
INFO: [HLS 200-100] Command         report returned 0; 0 sec.
INFO: [HLS 200-100] Execute         report -model __../source_files/sr -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/report/p_source_files_sr_csynth.xml -f -x 
INFO: [HLS 200-100] Command         report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         report -model __../source_files/sr -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/p_source_files_sr.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0 sec.
INFO: [HLS 200-100] Execute         db_write -model __../source_files/sr -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/p_source_files_sr.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.01 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_taylor_series' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         create_rtl_model sin_taylor_series -vendor xilinx -mg_file /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sin_taylor_series/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sin_taylor_series' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_taylor_series'.
INFO: [HLS 200-100] Command         create_rtl_model returned 0; 0.01 sec.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 111.454 MB.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         gen_rtl sin_taylor_series -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/systemc/sin_taylor_series -synmodules power fact Loop_sum_loop_proc Block_sin_taylor_ser __../source_files/sr sin_taylor_series 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_rtl sin_taylor_series -istop -style xilinx -f -lang vhdl -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/vhdl/sin_taylor_series 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute         gen_rtl sin_taylor_series -istop -style xilinx -f -lang vlog -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/verilog/sin_taylor_series 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute         export_constraint_db -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.constraint.tcl -f -tool general 
INFO: [HLS 200-100] Command         export_constraint_db returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         report -model sin_taylor_series -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.design.xml -verbose -f -dv 
INFO: [HLS 200-100] Command         report returned 0; 0.08 sec.
INFO: [HLS 200-100] Execute         report -model sin_taylor_series -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.sdaccel.xml -verbose -f -sdaccel 
INFO: [HLS 200-100] Command         report returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute         gen_tb_info sin_taylor_series -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series -p /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db 
INFO: [HLS 200-100] Command         gen_tb_info returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         report -model sin_taylor_series -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/report/sin_taylor_series_csynth.rpt -f 
INFO: [HLS 200-100] Command         report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         report -model sin_taylor_series -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/syn/report/sin_taylor_series_csynth.xml -f -x 
INFO: [HLS 200-100] Command         report returned 0; 0 sec.
INFO: [HLS 200-100] Execute         report -model sin_taylor_series -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.13 sec.
INFO: [HLS 200-100] Execute         db_write -model sin_taylor_series -o /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         sc_get_clocks sin_taylor_series 
INFO: [HLS 200-100] Command         sc_get_clocks returned 0; 0 sec.
INFO: [HLS 200-100] Execute         sc_get_portdomain sin_taylor_series 
INFO: [HLS 200-100] Command         sc_get_portdomain returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL component generation: power fact Loop_sum_loop_proc Block_sin_taylor_ser __../source_files/sr sin_taylor_series
INFO: [HLS 200-0] Handling components in module [power] ... 
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/power.compgen.tcl 
INFO: [HLS 200-0] Found component sin_taylor_seriesbkb.
INFO: [HLS 200-0] Append model sin_taylor_seriesbkb
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-0] Handling components in module [fact] ... 
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/fact.compgen.tcl 
INFO: [HLS 200-0] Found component sin_taylor_seriescud.
INFO: [HLS 200-0] Append model sin_taylor_seriescud
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Handling components in module [Loop_sum_loop_proc] ... 
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Loop_sum_loop_proc.compgen.tcl 
INFO: [HLS 200-0] Found component sin_taylor_seriesdEe.
INFO: [HLS 200-0] Append model sin_taylor_seriesdEe
INFO: [HLS 200-0] Found component sin_taylor_serieseOg.
INFO: [HLS 200-0] Append model sin_taylor_serieseOg
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Handling components in module [Block_sin_taylor_ser] ... 
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Block_sin_taylor_ser.compgen.tcl 
INFO: [HLS 200-0] Found component sin_taylor_seriesfYi.
INFO: [HLS 200-0] Append model sin_taylor_seriesfYi
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-0] Handling components in module [p_source_files_sr] ... 
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/p_source_files_sr.compgen.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Handling components in module [sin_taylor_series] ... 
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.compgen.tcl 
INFO: [HLS 200-0] Found component fifo_w64_d2_A.
INFO: [HLS 200-0] Append model fifo_w64_d2_A
INFO: [HLS 200-0] Found component fifo_w64_d2_A.
INFO: [HLS 200-0] Append model fifo_w64_d2_A
INFO: [HLS 200-0] Found component fifo_w64_d2_A.
INFO: [HLS 200-0] Append model fifo_w64_d2_A
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-0] Append model power
INFO: [HLS 200-0] Append model fact
INFO: [HLS 200-0] Append model Loop_sum_loop_proc
INFO: [HLS 200-0] Append model Block_sin_taylor_ser
INFO: [HLS 200-0] Append model p_source_files_sr
INFO: [HLS 200-0] Append model sin_taylor_series
INFO: [HLS 200-0] Generating RTL model list ...
INFO: [HLS 200-0] All models in this session: sin_taylor_seriesbkb sin_taylor_seriescud sin_taylor_seriesdEe sin_taylor_serieseOg sin_taylor_seriesfYi fifo_w64_d2_A fifo_w64_d2_A fifo_w64_d2_A power fact Loop_sum_loop_proc Block_sin_taylor_ser p_source_files_sr sin_taylor_series
INFO: [HLS 200-0] To file: write model sin_taylor_seriesbkb
INFO: [HLS 200-0] To file: write model sin_taylor_seriescud
INFO: [HLS 200-0] To file: write model sin_taylor_seriesdEe
INFO: [HLS 200-0] To file: write model sin_taylor_serieseOg
INFO: [HLS 200-0] To file: write model sin_taylor_seriesfYi
INFO: [HLS 200-0] To file: write model fifo_w64_d2_A
INFO: [HLS 200-0] To file: write model fifo_w64_d2_A
INFO: [HLS 200-0] To file: write model fifo_w64_d2_A
INFO: [HLS 200-0] To file: write model power
INFO: [HLS 200-0] To file: write model fact
INFO: [HLS 200-0] To file: write model Loop_sum_loop_proc
INFO: [HLS 200-0] To file: write model Block_sin_taylor_ser
INFO: [HLS 200-0] To file: write model p_source_files_sr
INFO: [HLS 200-0] To file: write model sin_taylor_series
INFO: [HLS 200-0] Finished generating RTL model list.


INFO: [HLS 200-0] RTL Generation done.
INFO: [HLS 200-0] CAS Generation done.
INFO: [HLS 200-0] CBC Generation done.
INFO: [HLS 200-100] Execute         export_ssdm /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/a.export.ll 
INFO: [HLS 200-100] Command         export_ssdm returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/common.gen 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/APCoreGen.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/op.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/op_simcore.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/interface.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.08 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/power.compgen.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.06 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/fact.compgen.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.06 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Loop_sum_loop_proc.compgen.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.12 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/Block_sin_taylor_ser.compgen.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.06 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/p_source_files_sr.compgen.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.11 sec.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 566.141 ; gain = 140.586 ; free physical = 4872 ; free virtual = 14365
INFO: [SYSC 207-301] Generating SystemC RTL for sin_taylor_series.
INFO: [VHDL 208-304] Generating VHDL RTL for sin_taylor_series.
INFO: [VLOG 209-307] Generating Verilog RTL for sin_taylor_series.
INFO: [HLS 200-100] Command       autosyn returned 0; 3.87 sec.
INFO: [HLS 200-100] Command     csynth_design returned 0; 6.03 sec.
INFO: [HLS 200-100] Execute     cosim_design -O -rtl vhdl 
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/common.gen 
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/APCoreGen.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/op.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/op_simcore.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/interface.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.08 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute           source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute       source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute         source /opt/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       is_encrypted /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/source_files/tb/testbench.cpp 
INFO: [HLS 200-100] Command       is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Execute       is_encrypted /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/source_files/src/dut.h 
INFO: [HLS 200-100] Command       is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Execute       is_encrypted /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/source_files/src/dut.cpp 
INFO: [HLS 200-100] Command       is_encrypted returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [HLS 200-0] Marker-Pragma convertor: /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
INFO: [HLS 200-0] Marker-Pragma convertor: ./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
INFO: [HLS 200-0] Marker-Pragma convertor: /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/./sim/autowrap/testbench/dut.cpp_pre.cpp /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/./sim/autowrap/testbench/dut.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
INFO: [HLS 200-0] Marker-Pragma convertor: ./sim/autowrap/testbench/dut.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/dut.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/./sim/autowrap/testbench/tb.status.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.06 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source ../tv/cdatafile/ref.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source ../tv/cdatafile/ref.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/.autopilot/db/sin_taylor_series.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source .run_sim.tcl 
INFO: [HLS 200-100] Execute         source check_sim.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source .sim.status.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [HLS 200-100] Command       ap_source returned 0; 75.14 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-100] Command     cosim_design returned 0; 117.57 sec.
INFO: [HLS 200-100] Execute     cleanup_all 
INFO: [HLS 200-100] Command     cleanup_all returned 0; 0 sec.
