
---------- Begin Simulation Statistics ----------
final_tick                                31775799375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    401                       # Simulator instruction rate (inst/s)
host_mem_usage                                9820080                       # Number of bytes of host memory used
host_op_rate                                      410                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40173.79                       # Real time elapsed on the host
host_tick_rate                                 610683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16126537                       # Number of instructions simulated
sim_ops                                      16485919                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024533                       # Number of seconds simulated
sim_ticks                                 24533441875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.096032                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  792922                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               808312                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1014                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5279                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806057                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5866                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8008                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2142                       # Number of indirect misses.
system.cpu.branchPred.lookups                  849229                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14852                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1175                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5020203                       # Number of instructions committed
system.cpu.committedOps                       5081948                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.352275                       # CPI: cycles per instruction
system.cpu.discardedOps                         14696                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2541763                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            161460                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1560738                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5062435                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298305                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      996                       # number of quiesce instructions executed
system.cpu.numCycles                         16829099                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       996                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3324786     65.42%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2114      0.04%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::MemRead                 168597      3.32%     68.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1586451     31.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5081948                       # Class of committed instruction
system.cpu.quiesceCycles                     22424408                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11766664                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1477758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471306                       # Transaction distribution
system.membus.trans_dist::ReadResp             472187                       # Transaction distribution
system.membus.trans_dist::WriteReq             276481                       # Transaction distribution
system.membus.trans_dist::WriteResp            276481                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          528                       # Transaction distribution
system.membus.trans_dist::WriteClean                9                       # Transaction distribution
system.membus.trans_dist::CleanEvict              448                       # Transaction distribution
system.membus.trans_dist::ReadExReq               279                       # Transaction distribution
system.membus.trans_dist::ReadExResp              279                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           600                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       737810                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        737810                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1478211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1498216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1475620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1475620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2974499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22357                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       121109                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47219580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47219580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47358673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2224970                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003966                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2224935    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      35      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2224970                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3747265982                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20177500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              627500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4005125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16015105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2868506055                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1423750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2671293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       667823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3339116                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       667823                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2671293                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3339116                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3339116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3339116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6678231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       546816                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       546816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       960299                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       960299                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10010                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15890                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2924546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2932738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3014230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15730                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22357                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46792708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46923780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47995601                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5067294625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4053898245                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2601515000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2671293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2003469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2671293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      7346054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2671293                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2003469                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4674762                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2671293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4674762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4674762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     12020816                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2003469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4674762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6678231                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2003469                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       688856                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2692325                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2003469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6678231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       688856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9370556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       267520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       267520                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1458178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1475620                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46661636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47219580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       913773                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       913773    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       913773                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2101159250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2618959000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    488383491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     10685170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      5342585                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    504411247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     13356463                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     13371626                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26728088                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    501739954                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     24056796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      5342585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    531139335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48300036                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30015492                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47972356                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8376321                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       937985                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5427201                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2671293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1279549285                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    683850888                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2671293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1968742757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    731934153                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1223452141                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1955386295                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2671293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2011483438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1907303029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2671293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3924129052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17984                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17984                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          281                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          302                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       733040                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        54782                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         787823                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       733040                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       733040                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       733040                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        54782                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        787823                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29884420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30153212                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17155648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       466945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          537                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             268057                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8029041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1218109556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       688856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2238251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1229065704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1400863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     10685170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    683850888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2671293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       667823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            699276037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1400863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     18714211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1901960444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2671293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       667823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       688856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2238251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1928341740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    729047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003176375250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              850611                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             285371                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     268057                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   268057                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16753                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15252060025                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2355510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27618487525                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32375.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58625.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       401                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439474                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  249577                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471146                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               268057                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    811                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.957218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.647506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.685508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1067      2.13%      2.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1134      2.26%      4.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          800      1.60%      5.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          815      1.63%      7.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          818      1.63%      9.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          749      1.49%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          740      1.48%     12.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          877      1.75%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43114     86.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50114                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1463.059006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    838.521982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            61     18.94%     18.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.31%     19.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           66     20.50%     39.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.31%     40.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          190     59.01%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.31%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     832.487578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    572.506684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    380.200392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             28      8.70%      8.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      1.24%      9.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      3.73%     13.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      2.80%     16.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.31%     16.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.62%     17.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.93%     18.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      1.55%     19.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.62%     20.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.31%     20.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           31      9.63%     30.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          224     69.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30150528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17155904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30153212                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17155648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1228.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       699.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1229.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    699.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24533318125                       # Total gap between requests
system.mem_ctrls.avgGap                      33188.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29881732                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16777216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8029040.564451986924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1217999991.695009708405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 688855.647980701411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2227816.230534510221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1450428.365547057940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 10685170.117411419749                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 683850887.514330863953                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2671292.529352854937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 628692.870677771512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       466945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          537                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    174959590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27374359495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     33149795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36018645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14043017875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29814209500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 395768948375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3267915625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     67012750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56805.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58624.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    125093.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41979.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26150871.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7278859.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1509738.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3191323.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    261768.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14535864120                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1327200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8672577255                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1992                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           996                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14071921.686747                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    78784557.506361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          996    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        75750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545347250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             996                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17760165375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14015634000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2693092                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2693092                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2693092                       # number of overall hits
system.cpu.icache.overall_hits::total         2693092                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          281                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          281                       # number of overall misses
system.cpu.icache.overall_misses::total           281                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12238750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12238750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12238750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12238750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2693373                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2693373                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2693373                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2693373                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000104                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000104                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000104                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000104                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43554.270463                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43554.270463                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43554.270463                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43554.270463                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          281                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11797500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11797500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11797500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11797500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41983.985765                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41983.985765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41983.985765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41983.985765                       # average overall mshr miss latency
system.cpu.icache.replacements                    101                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2693092                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2693092                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          281                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           281                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12238750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12238750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2693373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2693373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43554.270463                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43554.270463                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11797500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11797500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41983.985765                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41983.985765                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.631824                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              694019                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               101                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6871.475248                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.631824                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.841078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.841078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5387027                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5387027                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       265519                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           265519                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       265519                       # number of overall hits
system.cpu.dcache.overall_hits::total          265519                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1128                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1128                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1128                       # number of overall misses
system.cpu.dcache.overall_misses::total          1128                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     85086000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     85086000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     85086000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     85086000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       266647                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       266647                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       266647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       266647                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004230                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004230                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004230                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004230                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75430.851064                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75430.851064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75430.851064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75430.851064                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          528                       # number of writebacks
system.cpu.dcache.writebacks::total               528                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          879                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          879                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          879                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          879                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9977                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9977                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65126876                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65126876                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65126876                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65126876                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22102375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22102375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003296                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003296                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003296                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003296                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74092.009101                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74092.009101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74092.009101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74092.009101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.332765                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.332765                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    875                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       165393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          165393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     45593750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     45593750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       165998                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       165998                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75361.570248                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75361.570248                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1016                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1016                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44424500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44424500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22102375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22102375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74040.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74040.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21754.306102                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21754.306102                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39492250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39492250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       100649                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       100649                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75510.994264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75510.994264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20702376                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20702376                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002772                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002772                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74202.064516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74202.064516                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       737810                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       737810                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7689760875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7689760875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10422.413460                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10422.413460                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       158424                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       158424                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       579386                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       579386                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7441153982                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7441153982                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12843.171879                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12843.171879                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.234305                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14251                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               884                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.121041                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.234305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          280                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6969947                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6969947                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31775799375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                31775980000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    401                       # Simulator instruction rate (inst/s)
host_mem_usage                                9820080                       # Number of bytes of host memory used
host_op_rate                                      410                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40173.89                       # Real time elapsed on the host
host_tick_rate                                 610686                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16126546                       # Number of instructions simulated
sim_ops                                      16485934                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024534                       # Number of seconds simulated
sim_ticks                                 24533622500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.095794                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  792924                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               808316                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1015                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5281                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806057                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5866                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8008                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2142                       # Number of indirect misses.
system.cpu.branchPred.lookups                  849235                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14854                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1175                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5020212                       # Number of instructions committed
system.cpu.committedOps                       5081963                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.352326                       # CPI: cycles per instruction
system.cpu.discardedOps                         14701                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2541780                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            161460                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1560739                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5062676                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298300                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      996                       # number of quiesce instructions executed
system.cpu.numCycles                         16829388                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       996                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3324794     65.42%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2114      0.04%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::MemRead                 168603      3.32%     68.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1586451     31.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5081963                       # Class of committed instruction
system.cpu.quiesceCycles                     22424408                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11766712                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1477766                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471306                       # Transaction distribution
system.membus.trans_dist::ReadResp             472191                       # Transaction distribution
system.membus.trans_dist::WriteReq             276481                       # Transaction distribution
system.membus.trans_dist::WriteResp            276481                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          529                       # Transaction distribution
system.membus.trans_dist::WriteClean                9                       # Transaction distribution
system.membus.trans_dist::CleanEvict              451                       # Transaction distribution
system.membus.trans_dist::ReadExReq               279                       # Transaction distribution
system.membus.trans_dist::ReadExResp              279                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            283                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           602                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       737810                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        737810                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1478217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1498222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1475620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1475620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2974511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22357                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       121301                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47219580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47219580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47358993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2224974                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003966                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2224939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      35      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2224974                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3747275607                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20177500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              633125                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4005125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16026105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2868506055                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1433750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2671273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       667818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3339091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       667818                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2671273                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3339091                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3339091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3339091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6678182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       546816                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       546816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       960299                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       960299                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10010                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15890                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2924546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2932738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3014230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15730                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22357                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46792708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46923780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47995601                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5067294625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4053898245                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2601515000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2671273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2003455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2671273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      7346000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2671273                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2003455                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4674728                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2671273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4674728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4674728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     12020728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2003455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4674728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6678182                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2003455                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       688851                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2692305                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2003455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6678182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       688851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9370487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       267520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       267520                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1458178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1475620                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46661636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47219580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       913773                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       913773    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       913773                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2101159250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2618959000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    488379896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     10685091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      5342546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    504407533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     13356364                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     13371527                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26727891                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    501736260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     24056619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      5342546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    531135424                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48300036                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30015492                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47972356                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8376321                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       937985                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5427201                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2671273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1279539864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    683845853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2671273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1968728263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    731928764                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1223443134                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1955371898                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2671273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2011468628                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1907288987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2671273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3924100161                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18112                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18112                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          283                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          304                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       738252                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        54782                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         793034                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       738252                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       738252                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       738252                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        54782                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        793034                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29884420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30153340                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17155712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       466945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          538                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             268058                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8028981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1218100588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       688851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2243452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1229061872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1403462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     10685091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    683845853                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2671273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       667818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            699273497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1403462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     18714073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1901946441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2671273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       667818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       688851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2243452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1928335369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    729047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003176375250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              850616                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             285371                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471150                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     268058                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471150                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   268058                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16753                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15252068525                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2355520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27618548525                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32375.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58625.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       401                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439476                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  249577                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               268058                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    811                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.957218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.647506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.685508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1067      2.13%      2.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1134      2.26%      4.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          800      1.60%      5.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          815      1.63%      7.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          818      1.63%      9.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          749      1.49%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          740      1.48%     12.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          877      1.75%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43114     86.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50114                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1463.059006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    838.521982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            61     18.94%     18.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.31%     19.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           66     20.50%     39.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.31%     40.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          190     59.01%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.31%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     832.487578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    572.506684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    380.200392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             28      8.70%      8.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      1.24%      9.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      3.73%     13.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      2.80%     16.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.31%     16.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.62%     17.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.93%     18.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      1.55%     19.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.62%     20.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.31%     20.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           31      9.63%     30.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          224     69.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30150656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17155904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30153340                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17155712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1228.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       699.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1229.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    699.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24533658750                       # Total gap between requests
system.mem_ctrls.avgGap                      33189.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29881732                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16777216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8028981.451883022673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1217991024.358510494232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 688850.576387567678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2233017.158391509205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1450417.686992615927                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 10685091.449499558657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 683845852.767971754074                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2671272.862374889664                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 628688.242023777799                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       466945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          538                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    174959590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27374359495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     33149795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36079645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14043017875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29814209500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 395768948375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3267915625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     67012750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56805.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58624.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    125093.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41953.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26102263.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7278859.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1509738.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3191323.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    261768.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14535864120                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1327200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8672757880                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1992                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           996                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14071921.686747                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    78784557.506361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          996    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        75750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545347250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             996                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17760346000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14015634000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2693102                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2693102                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2693102                       # number of overall hits
system.cpu.icache.overall_hits::total         2693102                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          283                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            283                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          283                       # number of overall misses
system.cpu.icache.overall_misses::total           283                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12324375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12324375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12324375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12324375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2693385                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2693385                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2693385                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2693385                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000105                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000105                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000105                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000105                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43549.028269                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43549.028269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43549.028269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43549.028269                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          283                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          283                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          283                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          283                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11880375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11880375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11880375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11880375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000105                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000105                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000105                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000105                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41980.123675                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41980.123675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41980.123675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41980.123675                       # average overall mshr miss latency
system.cpu.icache.replacements                    103                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2693102                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2693102                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          283                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           283                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12324375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12324375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2693385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2693385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43549.028269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43549.028269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11880375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11880375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41980.123675                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41980.123675                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.631878                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5995634                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               541                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11082.502773                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.631878                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.841078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.841078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5387053                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5387053                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       265523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           265523                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       265523                       # number of overall hits
system.cpu.dcache.overall_hits::total          265523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1130                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1130                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1130                       # number of overall misses
system.cpu.dcache.overall_misses::total          1130                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     85214750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     85214750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     85214750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     85214750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       266653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       266653                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       266653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       266653                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004238                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004238                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004238                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004238                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75411.283186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75411.283186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75411.283186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75411.283186                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          529                       # number of writebacks
system.cpu.dcache.writebacks::total               529                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9977                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9977                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65252751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65252751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65252751                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65252751                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22102375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22102375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003304                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003304                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003304                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003304                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74066.686720                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74066.686720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74066.686720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74066.686720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.332765                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.332765                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    877                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       165397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          165397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          607                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           607                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     45722500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     45722500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       166004                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       166004                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75325.370675                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75325.370675                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          602                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          602                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1016                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1016                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44550375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44550375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22102375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22102375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003626                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003626                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74003.945183                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74003.945183                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21754.306102                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21754.306102                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39492250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39492250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       100649                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       100649                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75510.994264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75510.994264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20702376                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20702376                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002772                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002772                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74202.064516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74202.064516                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       737810                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       737810                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7689760875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7689760875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10422.413460                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10422.413460                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       158424                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       158424                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       579386                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       579386                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7441153982                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7441153982                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12843.171879                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12843.171879                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.234281                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              268636                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1393                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            192.847093                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.234281                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6969973                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6969973                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31775980000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
