Active-HDL 9.3.2744.4995  2017-11-28 8:30:58 PM

Elaboration top modules:
Architecture                  BENCH(ALU_TB)


------------------------------------------------------------------------------------------
Entity   | Architecture | Library | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------
ALU_TB   | BENCH        | alu     |      | 9.3.2744.4995  (Windows) | -O3
ALU      | behavior     | alu     |      | 9.3.2744.4995  (Windows) | -O3
------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------
VHDL Package            | Library | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------
standard                | std     |      |                          | 
TEXTIO                  | std     |      | 9.3.2744.4995  (Windows) |  -2008
std_logic_1164          | ieee    |      | 9.3.2744.4995  (Windows) |  -2008
std_logic_arith         | ieee    |      | 9.3.2744.4995  (Windows) | 
STD_LOGIC_UNSIGNED      | ieee    |      | 9.3.2744.4995  (Windows) | 
------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------
Library                 | Comment
------------------------------------------------------------------------------------------
alu                     | None
ieee                    | Standard IEEE packages library
std                     | Standard VHDL library
------------------------------------------------------------------------------------------


Simulation Options: asim +access +r -advdataflow ALU_TB


The performance of simulation is reduced. Version EDU Edition
