
*** Running vivado
    with args -log regs.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source regs.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source regs.tcl -notrace
Command: synth_design -top regs -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1138.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'regs' [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/Lab5v2.srcs/sources_1/new/regs.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'regs' (1#1) [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/Lab5v2.srcs/sources_1/new/regs.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.160 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1138.160 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RTS'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RXD'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TXD'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CTS'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[0]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[1]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[2]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[3]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[4]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[0]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[1]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[2]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[3]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[4]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[5]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[0]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[1]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[2]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[3]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[4]'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_hs'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_vs'. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/zybo_old_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/regs_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/regs_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1149.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1149.840 ; gain = 11.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1149.840 ; gain = 11.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1149.840 ; gain = 11.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1149.840 ; gain = 11.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 39    
	   2 Input    1 Bit        Muxes := 93    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1149.840 ; gain = 11.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1149.840 ; gain = 11.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1149.840 ; gain = 11.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1149.840 ; gain = 11.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1155.570 ; gain = 17.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1155.570 ; gain = 17.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1155.570 ; gain = 17.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1155.570 ; gain = 17.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1155.570 ; gain = 17.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1155.570 ; gain = 17.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     7|
|3     |LUT3  |    46|
|4     |LUT4  |    15|
|5     |LUT5  |     3|
|6     |LUT6  |   808|
|7     |MUXF7 |   128|
|8     |FDRE  |   512|
|9     |IBUF  |    47|
|10    |OBUF  |    32|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1155.570 ; gain = 17.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1155.570 ; gain = 5.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1155.570 ; gain = 17.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1167.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'regs' is not ideal for floorplanning, since the cellview 'regs' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1ec2270e
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 24 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1176.219 ; gain = 38.059
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024 Senior Spring/Embedded/Labs/Lab5v2/Lab5v2.runs/synth_1/regs.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file regs_utilization_synth.rpt -pb regs_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 00:39:35 2024...
