Gate AND, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 1

Gate AND, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 1

Gate NAND, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 2

Gate NAND, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 2

Gate OR, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 1

Gate OR, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 1

Gate NOR, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 2

Gate NOR, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 2

Gate XOR, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 2

Gate XOR, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 2

Gate XNOR, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 3

Gate XNOR, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 3

Gate NOT, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 2

Gate NOT, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 2

0) EQ 3, Iter 1, Trial 0
---------------------------------------------------
StrokeAdd: 35
Undo StrokeAdd: 1
StrokeRemove: 1

0) EQ 3, Iter 1, Trial 2
---------------------------------------------------
ApplyLabel: 2
StrokeAdd: 5
StrokeRemove: 1

0) EQ 3, Iter 1, Trial 3
---------------------------------------------------
ApplyLabel: 1
StrokeRemove: 2

0) EQ 3, Iter 2, Trial 0
---------------------------------------------------
StrokeAdd: 28

