{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476288757177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476288757177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 12:12:37 2016 " "Processing started: Wed Oct 12 12:12:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476288757177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476288757177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476288757177 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476288758940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcircuitlogic4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithcircuitlogic4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ArithcircuitLogic4bits " "Found entity 1: ArithcircuitLogic4bits" {  } { { "ArithcircuitLogic4bits.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/ArithcircuitLogic4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "Z:/BMCDO020/CEG-LAB3/lpm_mux0.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.tdf" "" { Text "Z:/BMCDO020/CEG-LAB3/lpm_mux1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "Z:/BMCDO020/CEG-LAB3/lpm_mux2.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Found entity 1: lpm_mux3" {  } { { "lpm_mux3.tdf" "" { Text "Z:/BMCDO020/CEG-LAB3/lpm_mux3.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logiccircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logiccircuit1bit " "Found entity 1: logiccircuit1bit" {  } { { "logiccircuit1bit.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/logiccircuit1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register4bit " "Found entity 1: Register4bit" {  } { { "Register4bit.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/Register4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logiccircuit4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Logiccircuit4bit " "Found entity 1: Logiccircuit4bit" {  } { { "Logiccircuit4bit.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/Logiccircuit4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stateindicator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stateindicator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Stateindicator " "Found entity 1: Stateindicator" {  } { { "Stateindicator.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/Stateindicator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3top " "Found entity 1: Lab3top" {  } { { "Lab3top.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/Lab3top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 State4bits " "Found entity 1: State4bits" {  } { { "State4bits.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/State4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder1bit " "Found entity 1: fulladder1bit" {  } { { "fulladder1bit.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/fulladder1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcircuit1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithcircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithcircuit1bit " "Found entity 1: arithcircuit1bit" {  } { { "arithcircuit1bit.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/arithcircuit1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcicuit4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithcicuit4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithcicuit4bit " "Found entity 1: arithcicuit4bit" {  } { { "arithcicuit4bit.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/arithcicuit4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcircuit4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithcircuit4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arithcircuit4bits " "Found entity 1: Arithcircuit4bits" {  } { { "Arithcircuit4bits.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/Arithcircuit4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitbinarytodual7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bitbinarytodual7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitBinaryToDual7Seg " "Found entity 1: 4bitBinaryToDual7Seg" {  } { { "4bitBinaryToDual7Seg.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/4bitBinaryToDual7Seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab42a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab42a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab42a " "Found entity 1: lab42a" {  } { { "lab42a.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/lab42a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder4bits " "Found entity 1: FullAdder4bits" {  } { { "FullAdder4bits.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/FullAdder4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476288759468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476288759468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3top " "Elaborating entity \"Lab3top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476288759609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4bit Register4bit:inst3 " "Elaborating entity \"Register4bit\" for hierarchy \"Register4bit:inst3\"" {  } { { "Lab3top.bdf" "inst3" { Schematic "Z:/BMCDO020/CEG-LAB3/Lab3top.bdf" { { 40 1208 1304 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288759624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State4bits State4bits:inst26 " "Elaborating entity \"State4bits\" for hierarchy \"State4bits:inst26\"" {  } { { "Lab3top.bdf" "inst26" { Schematic "Z:/BMCDO020/CEG-LAB3/Lab3top.bdf" { { 40 1016 1160 200 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288759640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithcircuit4bits Arithcircuit4bits:inst9 " "Elaborating entity \"Arithcircuit4bits\" for hierarchy \"Arithcircuit4bits:inst9\"" {  } { { "Lab3top.bdf" "inst9" { Schematic "Z:/BMCDO020/CEG-LAB3/Lab3top.bdf" { { 72 536 680 296 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288759640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder4bits Arithcircuit4bits:inst9\|FullAdder4bits:inst " "Elaborating entity \"FullAdder4bits\" for hierarchy \"Arithcircuit4bits:inst9\|FullAdder4bits:inst\"" {  } { { "Arithcircuit4bits.bdf" "inst" { Schematic "Z:/BMCDO020/CEG-LAB3/Arithcircuit4bits.bdf" { { 208 648 888 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288759656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab42a Arithcircuit4bits:inst9\|FullAdder4bits:inst\|lab42a:inst5 " "Elaborating entity \"lab42a\" for hierarchy \"Arithcircuit4bits:inst9\|FullAdder4bits:inst\|lab42a:inst5\"" {  } { { "FullAdder4bits.bdf" "inst5" { Schematic "Z:/BMCDO020/CEG-LAB3/FullAdder4bits.bdf" { { 152 144 240 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288759656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithcircuitLogic4bits Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1 " "Elaborating entity \"ArithcircuitLogic4bits\" for hierarchy \"Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\"" {  } { { "Arithcircuit4bits.bdf" "inst1" { Schematic "Z:/BMCDO020/CEG-LAB3/Arithcircuit4bits.bdf" { { 224 360 456 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288759671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\|74157:inst " "Elaborating entity \"74157\" for hierarchy \"Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\|74157:inst\"" {  } { { "ArithcircuitLogic4bits.bdf" "inst" { Schematic "Z:/BMCDO020/CEG-LAB3/ArithcircuitLogic4bits.bdf" { { 256 440 560 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288759749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\|74157:inst " "Elaborated megafunction instantiation \"Arithcircuit4bits:inst9\|ArithcircuitLogic4bits:inst1\|74157:inst\"" {  } { { "ArithcircuitLogic4bits.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/ArithcircuitLogic4bits.bdf" { { 256 440 560 448 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476288759749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74257 74257:8to4 " "Elaborating entity \"74257\" for hierarchy \"74257:8to4\"" {  } { { "Lab3top.bdf" "8to4" { Schematic "Z:/BMCDO020/CEG-LAB3/Lab3top.bdf" { { 184 816 920 376 "8to4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288759812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74257:8to4 " "Elaborated megafunction instantiation \"74257:8to4\"" {  } { { "Lab3top.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/Lab3top.bdf" { { 184 816 920 376 "8to4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476288759843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logiccircuit4bit Logiccircuit4bit:inst " "Elaborating entity \"Logiccircuit4bit\" for hierarchy \"Logiccircuit4bit:inst\"" {  } { { "Lab3top.bdf" "inst" { Schematic "Z:/BMCDO020/CEG-LAB3/Lab3top.bdf" { { 360 536 664 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288759858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logiccircuit1bit Logiccircuit4bit:inst\|logiccircuit1bit:inst " "Elaborating entity \"logiccircuit1bit\" for hierarchy \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\"" {  } { { "Logiccircuit4bit.bdf" "inst" { Schematic "Z:/BMCDO020/CEG-LAB3/Logiccircuit4bit.bdf" { { -24 672 792 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288759858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst " "Elaborating entity \"74151\" for hierarchy \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\"" {  } { { "logiccircuit1bit.bdf" "inst" { Schematic "Z:/BMCDO020/CEG-LAB3/logiccircuit1bit.bdf" { { 96 456 576 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288759921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst " "Elaborated megafunction instantiation \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\"" {  } { { "logiccircuit1bit.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/logiccircuit1bit.bdf" { { 96 456 576 320 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476288759952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288760092 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\|f74151:sub Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst " "Elaborated megafunction instantiation \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\|f74151:sub\", which is child of megafunction instantiation \"Logiccircuit4bit:inst\|logiccircuit1bit:inst\|74151:inst\"" {  } { { "74151.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "logiccircuit1bit.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/logiccircuit1bit.bdf" { { 96 456 576 320 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476288760108 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "8 " "Ignored 8 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Quartus II" 0 -1 1476288761122 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1476288761122 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74257:8to4\|29 " "Converted tri-state buffer \"74257:8to4\|29\" feeding internal logic into a wire" {  } { { "74257.bdf" "" { Schematic "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74257.bdf" { { 392 448 496 424 "29" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1476288761122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74257:8to4\|26 " "Converted tri-state buffer \"74257:8to4\|26\" feeding internal logic into a wire" {  } { { "74257.bdf" "" { Schematic "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74257.bdf" { { 312 448 496 344 "26" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1476288761122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74257:8to4\|22 " "Converted tri-state buffer \"74257:8to4\|22\" feeding internal logic into a wire" {  } { { "74257.bdf" "" { Schematic "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74257.bdf" { { 232 448 496 264 "22" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1476288761122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74257:8to4\|20 " "Converted tri-state buffer \"74257:8to4\|20\" feeding internal logic into a wire" {  } { { "74257.bdf" "" { Schematic "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74257.bdf" { { 152 448 496 184 "20" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1476288761122 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1476288761122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1476288763680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476288763680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476288764164 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476288764164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1476288764164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476288764164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476288764351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 12:12:44 2016 " "Processing ended: Wed Oct 12 12:12:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476288764351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476288764351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476288764351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476288764351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476288767237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476288767237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 12:12:46 2016 " "Processing started: Wed Oct 12 12:12:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476288767237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1476288767237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1476288767237 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1476288767581 ""}
{ "Info" "0" "" "Project  = LAB3" {  } {  } 0 0 "Project  = LAB3" 0 0 "Fitter" 0 0 1476288767581 ""}
{ "Info" "0" "" "Revision = LAB3" {  } {  } 0 0 "Revision = LAB3" 0 0 "Fitter" 0 0 1476288767581 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1476288767799 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"LAB3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1476288767830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1476288767893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1476288767893 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1476288768314 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1476288768376 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476288769421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476288769421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476288769421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476288769421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476288769421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476288769421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476288769421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476288769421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476288769421 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1476288769421 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/BMCDO020/CEG-LAB3/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1476288769421 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/BMCDO020/CEG-LAB3/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1476288769421 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/BMCDO020/CEG-LAB3/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1476288769421 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/BMCDO020/CEG-LAB3/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1476288769421 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/BMCDO020/CEG-LAB3/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1476288769421 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1476288769421 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1476288769437 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB3.sdc " "Synopsys Design Constraints File file not found: 'LAB3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1476288771169 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1476288771169 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1476288771169 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1476288771169 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1476288771169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1476288771169 ""}  } { { "Lab3top.bdf" "" { Schematic "Z:/BMCDO020/CEG-LAB3/Lab3top.bdf" { { 608 16 184 624 "Clk" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/BMCDO020/CEG-LAB3/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476288771169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1476288771839 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476288771839 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476288771839 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1476288771839 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1476288771855 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1476288771871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1476288771871 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1476288771871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1476288771902 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1476288771902 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1476288771902 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476288771949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1476288777112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476288777393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1476288777409 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1476288779390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476288779390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1476288779936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y0 X115_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11" {  } { { "loc" "" { Generic "Z:/BMCDO020/CEG-LAB3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11"} 104 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1476288782432 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1476288782432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476288783758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1476288783758 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1476288783758 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1476288783805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1476288783961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1476288784288 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1476288784600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1476288784897 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476288785193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/BMCDO020/CEG-LAB3/LAB3.fit.smsg " "Generated suppressed messages file Z:/BMCDO020/CEG-LAB3/LAB3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1476288786441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1027 " "Peak virtual memory: 1027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476288788781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 12:13:08 2016 " "Processing ended: Wed Oct 12 12:13:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476288788781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476288788781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476288788781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1476288788781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1476288791964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476288791979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 12:13:11 2016 " "Processing started: Wed Oct 12 12:13:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476288791979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1476288791979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1476288791979 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1476288795646 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1476288795770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476288798922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 12:13:18 2016 " "Processing ended: Wed Oct 12 12:13:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476288798922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476288798922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476288798922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1476288798922 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1476288799936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1476288801308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476288801308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 12:13:20 2016 " "Processing started: Wed Oct 12 12:13:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476288801308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476288801308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB3 -c LAB3 " "Command: quartus_sta LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476288801308 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1476288801683 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476288802494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1476288802572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1476288802572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB3.sdc " "Synopsys Design Constraints File file not found: 'LAB3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1476288803383 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1476288803383 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1476288803399 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1476288803399 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1476288803399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1476288803399 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1476288803399 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1476288803539 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1476288803960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1476288803960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.773 " "Worst-case setup slack is -2.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288804007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288804007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.773       -18.397 Clk  " "   -2.773       -18.397 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288804007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476288804007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288804085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288804085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 Clk  " "    0.445         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288804085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476288804085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1476288804179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1476288804257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288804319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288804319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -28.700 Clk  " "   -3.000       -28.700 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288804319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476288804319 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1476288804740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1476288804803 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1476288805208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1476288805396 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1476288805474 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1476288805474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.445 " "Worst-case setup slack is -2.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288805552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288805552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.445       -16.139 Clk  " "   -2.445       -16.139 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288805552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476288805552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288805614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288805614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 Clk  " "    0.401         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288805614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476288805614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1476288805676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1476288805739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288805817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288805817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -28.700 Clk  " "   -3.000       -28.700 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288805817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476288805817 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1476288806191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1476288806472 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1476288806472 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1476288806472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.829 " "Worst-case setup slack is -0.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288806550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288806550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829        -4.926 Clk  " "   -0.829        -4.926 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288806550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476288806550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288806613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288806613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192         0.000 Clk  " "    0.192         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288806613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476288806613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1476288806691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1476288806753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288806815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288806815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.335 Clk  " "   -3.000       -24.335 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476288806815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476288806815 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1476288808204 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1476288808204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476288809031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 12:13:29 2016 " "Processing ended: Wed Oct 12 12:13:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476288809031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476288809031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476288809031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476288809031 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476288812057 ""}
