[["PHDD: an efficient graph representation for floating point circuit verification.", ["Yirng-An Chen", "Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1997.643251", 6], ["Functional simulation using binary decision diagrams.", ["Christoph Scholl", "Rolf Drechsler", "Bernd Becker"], "https://doi.org/10.1109/ICCAD.1997.643253", 5], ["Generalized matching from theory to application.", ["Patrick Vuillod", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1997.643255", 8], ["Decomposition of timed decision tables and its use in presynthesis optimizations.", ["Jian Li", "Rajesh K. Gupta"], "https://doi.org/10.1109/ICCAD.1997.643261", 6], ["A predictive system shutdown method for energy saving of event-driven computation.", ["Chi-Hong Hwang", "Allen C.-H. Wu"], "https://doi.org/10.1109/ICCAD.1997.643266", 5], ["Micro-preemption synthesis: an enabling mechanism for multi-task VLSI systems.", ["Kyosun Kim", "Ramesh Karri", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1997.643272", 6], ["Power sensitivity - a new method to estimate power dissipation considering uncertain specifications of primary inputs.", ["Zhanping Chen", "Kaushik Roy", "Tan-Li Chou"], "https://doi.org/10.1109/ICCAD.1997.643276", 5], ["Effects of delay models on peak power estimation of VLSI sequential circuits.", ["Michael S. Hsiao", "Elizabeth M. Rudnick", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1997.643360", 7], ["COSMOS: a continuous optimization approach for maximum power estimation of CMOS circuits.", ["Chuan-Yu Wang", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.1997.643362", 4], ["PRIMA: passive reduced-order interconnect macromodeling algorithm.", ["Altan Odabasioglu", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1997.643366", 8], ["A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks.", ["Ibrahim M. Elfadel", "David D. Ling"], "https://doi.org/10.1109/ICCAD.1997.643368", 6], ["Multipoint Pad\u00e9 approximation using a rational block Lanczos algorithm.", ["Tuyen V. Nguyen", "Jing Li"], "https://doi.org/10.1109/ICCAD.1997.643370", 4], ["The disjunctive decomposition of logic functions.", ["Valeria Bertacco", "Maurizio Damiani"], "https://doi.org/10.1109/ICCAD.1997.643371", 5], ["Speeding up technology-independent timing optimization by network partitioning.", ["Rajat Aggarwal", "Rajeev Murgai", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1997.643375", 8], ["Negative thinking by incremental problem solving: application to unate covering.", ["Evguenii I. Goldberg", "Luca P. Carloni", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643378", 8], ["DSP address optimization using a minimum cost circulation technique.", ["Catherine H. Gebotys"], "https://doi.org/10.1109/ICCAD.1997.643380", 4], ["Application-driven synthesis of core-based systems.", ["Darko Kirovski", "Chunho Lee", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1109/ICCAD.1997.643382", 4], ["Power optimization using divide-and-conquer techniques for minimization of the number of operations.", ["Inki Hong", "Miodrag Potkonjak", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.1997.643384", 4], ["High-level area and power estimation for VLSI circuits.", ["Mahadevamurty Nemani", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.1997.643385", 6], ["Optimizing computations in a transposed direct form realization of floating-point LTI-FIR systems.", ["Naushik Sankarayya", "Kaushik Roy", "Debashis Bhattacharya"], "https://doi.org/10.1109/ICCAD.1997.643386", 6], ["Achievable bounds on signal transition activity.", ["Sumant Ramprasad", "Naresh R. Shanbhag", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1997.643387", 4], ["Circuit noise evaluation by Pad\u00e9 approximation based model-reduction techniques.", ["Peter Feldmann", "Roland W. Freund"], "https://doi.org/10.1109/ICCAD.1997.643388", 7], ["Global harmony: coupled noise analysis for full-chip RC interconnect networks.", ["Kenneth L. Shepard", "Vinod Narayanan", "Peter C. Elmendorf", "Gutuan Zheng"], "https://doi.org/10.1109/ICCAD.1997.643396", 8], ["Efficient coupled noise estimation for on-chip interconnects.", ["Anirudh Devgan"], "https://doi.org/10.1109/ICCAD.1997.643399", 5], ["Efficient circuit partitioning to extend cycle simulation beyond synchronous circuits.", ["Charles J. DeVane"], "https://doi.org/10.1109/ICCAD.1997.643400", 8], ["Verifying correct pipeline implementation for microprocessors.", ["Jeremy R. Levitt", "Kunle Olukotun"], "https://doi.org/10.1109/ICCAD.1997.643402", 8], ["A quantitative approach to functional debugging.", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1997.643403", 4], ["Approximate timing analysis of combinational circuits under the XBD0 model.", ["Yuji Kukimoto", "Wilsin Gosti", "Alexander Saldanha", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1997.643404", 6], ["Timing analysis based on primitive path delay fault identification.", ["Mukund Sivaraman", "Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.1997.643405", 8], ["Approximate algorithms for time separation of events.", ["Supratik Chakraborty", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1997.643520", 5], ["Optimization techniques for high-performance digital circuits.", ["Chandramouli Visweswariah"], "https://dl.acm.org/citation.cfm?id=266471", 8], ["Sequential optimisation without state space exploration.", ["Amit Mehrotra", "Shaz Qadeer", "Vigyan Singhal", "Robert K. Brayton", "Adnan Aziz", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643522", 8], ["Minimum area retiming with equivalent initial states.", ["Naresh Maheshwari", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.1997.643523", 4], ["Decomposition and technology mapping of speed-independent circuits using Boolean relations.", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Enric Pastor", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1997.643524", 8], ["Scheduling and binding bounds for RT-level symbolic execution.", ["Chuck Monahan", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.1997.643525", 6], ["High-level scheduling model and control synthesis for a broad range of design applications.", ["Chih-Tung Chen", "Kayhan Kucukcakar"], "https://doi.org/10.1109/ICCAD.1997.643526", 8], ["Wavesched: a novel scheduling technique for control-flow intensive behavioral descriptions.", ["Ganesh Lakshminarayana", "Kamal S. Khouri", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1997.643527", 7], ["Optimal wire and transistor sizing for circuits with non-tree topology.", ["Lieven Vandenberghe", "Stephen P. Boyd", "Abbas El Gamal"], "https://doi.org/10.1109/ICCAD.1997.643528", 8], ["Clock-tree routing realizing a clock-schedule for semi-synchronous circuits.", ["Atsushi Takahashi", "Kazunori Inoue", "Yoji Kajitani"], "https://doi.org/10.1109/ICCAD.1997.643529", 6], ["A hierarchical decomposition methodology for multistage clock circuits.", ["Gary Ellis", "Lawrence T. Pileggi", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1997.643530", 8], ["A new high-order absolutely-stable explicit numerical integration algorithm for the time-domain simulation of nonlinear circuits.", ["J. Richard Griffith", "Michel S. Nakhla"], "https://doi.org/10.1109/ICCAD.1997.643531", 5], ["Circuit optimization via adjoint Lagrangians.", ["Andrew R. Conn", "Ruud A. Haring", "Chandramouli Visweswariah", "Chai Wah Wu"], "https://doi.org/10.1109/ICCAD.1997.643532", 8], ["State transformation in event driven explicit simulation.", ["Tuyen V. Nguyen", "Anirudh Devgan"], "https://doi.org/10.1109/ICCAD.1997.643533", 6], ["A fast and robust exact algorithm for face embedding.", ["Evguenii I. Goldberg", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643534", 8], ["An output encoding problem and a solution technique.", ["Subhasish Mitra", "LaNae J. Avra", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1997.643535", 4], ["OPTIMIST: state minimization for optimal 2-level logic implementation.", ["Robert M. Fuhrer", "Steven M. Nowick"], "https://doi.org/10.1109/ICCAD.1997.643536", 8], ["Resource sharing in hierarchical synthesis.", ["Oliver Bringmann", "Wolfgang Rosenstiel"], "https://doi.org/10.1109/ICCAD.1997.643537", 8], ["Generalized resource sharing.", ["Salil Raje", "Reinaldo A. Bergamaschi"], "https://doi.org/10.1109/ICCAD.1997.643538", 7], ["Exploiting off-chip memory access modes in high-level synthesis.", ["Preeti Ranjan Panda", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1109/ICCAD.1997.643539", 8], ["Replication for logic bipartitioning.", ["Morgan Enos", "Scott Hauck", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1997.643542", 8], ["Partitioning around roadblocks: tackling constraints with intermediate relaxations.", ["Shantanu Dutt", "Halim Theny"], "https://doi.org/10.1109/ICCAD.1997.643546", 6], ["Adaptive methods for netlist partitioning.", ["Wray L. Buntine", "Lixin Su", "A. Richard Newton", "Andrew Mayer"], "https://doi.org/10.1109/ICCAD.1997.643547", 8], ["Symbolic analysis of large analog circuits with determinant decision diagrams.", ["C.-J. Richard Shi", "Xiang-Dong Tan"], "https://doi.org/10.1109/ICCAD.1997.643562", 8], ["A behavioral signal path modeling methodology for qualitative insight in and efficient sizing of CMOS opamps.", ["Francky Leyn", "Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.1997.643563", 8], ["Test generation for comprehensive testing of linear analog circuits using transient response sampling.", ["Pramodchandran N. Variyam", "Abhijit Chatterjee"], "https://doi.org/10.1109/ICCAD.1997.643564", 4], ["Reachability analysis using partitioned-ROBDDs.", ["Amit Narayan", "Adrian J. Isles", "Jawahar Jain", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643565", 6], ["Record & play: a structural fixed point iteration for sequential circuit verification.", ["Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.1997.643566", 6], ["Forward model checking techniques oriented to buggy designs.", ["Hiroaki Iwashita", "Tsuneo Nakata"], "https://doi.org/10.1109/ICCAD.1997.643567", 5], ["BIST TPG for faults in system backplanes.", ["Chen-Huan Chiang", "Sandeep K. Gupta"], "https://doi.org/10.1109/ICCAD.1997.643568", 8], ["A test synthesis technique using redundant register transfers.", ["Christos A. Papachristou", "Mikhail Baklashov"], "https://doi.org/10.1109/ICCAD.1997.643569", 7], ["Built-in test generation for synchronous sequential circuits.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1997.643570", 6], ["Hierarchical partitioning for field-programmable systems.", ["Vi Chi Chan", "David Lewis"], "https://doi.org/10.1109/ICCAD.1997.643571", 8], ["Hybrid spectral/iterative partitioning.", ["Jason Y. Zien", "Pak K. Chan", "Martine D. F. Schlag"], "https://doi.org/10.1109/ICCAD.1997.643572", 5], ["Large scale circuit partitioning with loose/stable net removal and signal flow based clustering.", ["Jason Cong", "Honching Peter Li", "Sung Kyu Lim", "Toshiyuki Shibuya", "Dongmin Xu"], "https://doi.org/10.1109/ICCAD.1997.643573", 6], ["IES3: a fast integral equation solver for efficient 3-dimensional extraction.", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1109/ICCAD.1997.643574", 8], ["FastPep: a fast parasitic extraction program for complex three-dimensional geometries.", ["Mattan Kamon", "Nuno Alexandre Marques", "Jacob White"], "https://doi.org/10.1109/ICCAD.1997.643575", 5], ["Transform domain techniques for efficient extraction of substrate parasitics.", ["Ranjit Gharpurey", "Srinath Hosur"], "https://doi.org/10.1109/ICCAD.1997.643576", 7], ["EDA and the network.", ["Mark D. Spiller", "A. Richard Newton"], "https://dl.acm.org/citation.cfm?id=266532", 7], ["Interconnect design for deep submicron ICs.", ["Jason Cong", "David Zhigang Pan", "Lei He", "Cheng-Kok Koh", "Kei-Yong Khoo"], "https://dl.acm.org/citation.cfm?id=266534", 8], ["Accurate power estimation for large sequential circuits.", ["Joseph N. Kozhaya", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.1997.643581", 6], ["Fast power estimation for deterministic input streams.", ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"], "https://doi.org/10.1109/ICCAD.1997.643582", 8], ["A power modeling and characterization method for macrocells using structure information.", ["Jiing-Yuan Lin", "Wen-Zen Shen", "Jing-Yang Jou"], "https://doi.org/10.1109/ICCAD.1997.643584", 5], ["Transformational partitioning for co-design of multiprocessor systems.", ["Gilberto Fernandes Marchioro", "Jean-Marc Daveau", "Ahmed Amine Jerraya"], "https://doi.org/10.1109/ICCAD.1997.643585", 8], ["Hardware/software partitioning for multi-function systems.", ["Asawaree Kalavade", "P. A. Subrahmanyam"], "https://doi.org/10.1109/ICCAD.1997.643588", 6], ["MOGAC: a multiobjective genetic algorithm for the co-synthesis of hardware-software embedded systems.", ["Robert P. Dick", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1997.643589", 8], ["NRG: global and detailed placement.", ["Majid Sarrafzadeh", "Maogang Wang"], "https://doi.org/10.1109/ICCAD.1997.643590", 6], ["Simulated quenching: a new placement method for module generation.", ["Shinji Sato"], "https://doi.org/10.1109/ICCAD.1997.643591", 4], ["A signature based approach to regularity extraction.", ["Srinivasa Rao Arikati", "Ravi Varadarajan"], "https://doi.org/10.1109/ICCAD.1997.643592", 4], ["Fault simulation of interconnect opens in digital CMOS circuits.", ["Haluk Konuk"], "https://doi.org/10.1109/ICCAD.1997.643593", 7], ["GOLDENGATE: a fast and accurate bridging fault simulator under a hybrid logic/IDDQ testing environment.", ["Tzuhao Chen", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1997.643594", 7], ["A deductive technique for diagnosis of bridging faults.", ["Srikanth Venkataraman", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1997.643595", 6], ["Low power logic synthesis for XOR based circuits.", ["Unni Narayanan", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1997.643596", 5], ["An exact gate decomposition algorithm for low-power technology mapping.", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1997.643597", 6], ["Trace driven logic synthesis - application to power minimization.", ["Luca P. Carloni", "Patrick C. McGeer", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643598", 8], ["Performance analysis of a system of communicating processes.", ["Sujit Dey", "Surendra Bommu"], "https://doi.org/10.1109/ICCAD.1997.643599", 8], ["Embedded program timing analysis based on path clustering and architecture classification.", ["Rolf Ernst", "Wei Ye"], "https://doi.org/10.1109/ICCAD.1997.643600", 7], ["Real time analysis and priority scheduler generation for hardware-software systems with a synthesized run-time system.", ["Vincent John Mooney III", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1997.643601", 8], ["A new approach to simultaneous buffer insertion and wire sizing.", ["Chris C. N. Chu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1997.643602", 8], ["Optimal shape function for a bi-directional wire under Elmore delay model.", ["Youxin Gao", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1997.643603", 6], ["Global interconnect sizing and spacing with consideration of coupling capacitance.", ["Jason Cong", "Lei He", "Cheng-Kok Koh", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.1997.643604", 6], ["Test generation for primitive path delay faults in combinational circuits.", ["Ramesh C. Tekumalla", "Premachandran R. Menon"], "https://doi.org/10.1109/ICCAD.1997.643605", 6], ["Fast identification of untestable delay faults using implications.", ["Keerthi Heragu", "Janak H. Patel", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1997.643606", 6], ["A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists.", ["Paul Tafertshofer", "Andreas Ganz", "Manfred Henftling"], "https://doi.org/10.1109/ICCAD.1997.643607", 8], ["Library-less synthesis for static CMOS combinational logic circuits.", ["Sergey Gavrilov", "Alexey Glebov", "Satyamurthy Pullela", "S. C. Moore", "Abhijit Dharchoudhury", "Rajendran Panda", "Gopalakrishnan Vijayan", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.1997.643608", 5], ["Logic synthesis for large pass transistor circuits.", ["Premal Buch", "Amit Narayan", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643609", 8], ["An exact solution to simultaneous technology mapping and linear placement problem.", ["Jinan Lou", "Amir H. Salek", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1997.643610", 5], ["An efficient statistical analysis methodology and its application to high-density DRAMs.", ["Sang-Hoon Lee", "Chang-hoon Choi", "Jeong-Taek Kong", "Wong-Seong Lee", "Jei-Hwan Yoo"], "https://doi.org/10.1109/ICCAD.1997.643611", 6], ["Fast field solver-programs for thermal and electrostatic analysis of microsystem elements.", ["Vladimir Szekely", "Marta Rencz"], "https://doi.org/10.1109/ICCAD.1997.643612", 6], ["Java as a specification language for hardware-software systems.", ["Rachid Helaihel", "Kunle Olukotun"], "https://doi.org/10.1109/ICCAD.1997.643613", 8], ["Post-route optimization for improved yield using a rubber-band wiring model.", ["Jeffrey Z. Su", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1997.643615", 7], ["Delay bounded buffered tree construction for timing driven floorplanning.", ["Maggie Zhiwei Kang", "Wayne Wei-Ming Dai", "Tom Dillinger", "David P. LaPotin"], "https://doi.org/10.1109/ICCAD.1997.643616", 6], ["Interconnect layout optimization under higher-order RLC model.", ["Jason Cong", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.1997.643617", 8], ["Test and diagnosis of fault logic blocks in FPGAs.", ["Sying-Jyan Wang", "Tsi-Ming Tsai"], "https://doi.org/10.1109/ICCAD.1997.643618", 6], ["Partial scan delay fault testing of asynchronous circuits.", ["Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Saldanha", "Alexander Taubin"], "https://doi.org/10.1109/ICCAD.1997.643619", 8], ["Maximum independent sets on transitive graphs and their applications in testing and CAD.", ["Dimitrios Kagaris", "Spyros Tragoudas"], "https://doi.org/10.1109/ICCAD.1997.643620", 5], ["Verifying hardware in its software context.", ["Robert P. Kurshan", "Vladimir Levin", "Marius Minea", "Doron A. Peled", "Husnu Yenigun"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10004", 8], ["Simulation methods for RF integrated circuits.", ["Kenneth S. Kundert"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10003", 14], ["Timing analysis and optimization: from devices to systems (tutorial).", ["Anirudh Devgan", "Leon Stok", "Sandip Kundu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10006", 0], ["Design technology for building wireless systems (tutorial).", ["Rajesh K. Gupta", "Mani B. Srivastava"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10011", 0], ["Modeling and synthesis of behavior, control and dataflow (tutorial).", ["Raul Camposano", "Andrew Seawright", "Joseph Buck"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10005", 0], ["Critical technologies and methodologies for systems-on-chips (tutorial).", ["Wayne Wei-Ming Dai", "Howard L. Kalter", "Rob Roy", "Wayne H. Wolf"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10007", 0]]