# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../bufor.srcs/sources_1/new/bufor.vhd" \
"../../../../bufor.srcs/sim_1/new/bufor_tb.vhd" \

# Do not sort compile order
nosort
