#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Sep  5 15:30:29 2019
# Process ID: 8612
# Current directory: C:/fft-parallel4/verilog/pruebaPF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5092 C:\fft-parallel4\verilog\pruebaPF\pruebaPF.xpr
# Log file: C:/fft-parallel4/verilog/pruebaPF/vivado.log
# Journal file: C:/fft-parallel4/verilog/pruebaPF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft-parallel4/verilog/pruebaPF/pruebaPF.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixtop_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fixtop_sat_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
"xelab -wto 144fff327ad645088bda81066f1e568f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixtop_sat_behav xil_defaultlib.tb_fixtop_sat xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 144fff327ad645088bda81066f1e568f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixtop_sat_behav xil_defaultlib.tb_fixtop_sat xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:45]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'sat_out' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=4)
Compiling module xil_defaultlib.fixtop_sat(NBITS_OUT=4)
Compiling module xil_defaultlib.tb_fixtop_sat
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixtop_sat_behav

****** Webtalk v2019.1.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim/xsim.dir/tb_fixtop_sat_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim/xsim.dir/tb_fixtop_sat_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Sep  5 15:31:11 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 79.781 ; gain = 11.145
INFO: [Common 17-206] Exiting Webtalk at Thu Sep  5 15:31:11 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 771.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fixtop_sat_behav -key {Behavioral:sim_1:Functional:tb_fixtop_sat} -tclbatch {tb_fixtop_sat.tcl} -view {C:/fft-parallel4/verilog/pruebaPF/tb_fixtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/pruebaPF/tb_fixtop_behav.wcfg
WARNING: Simulation object /tb_fixtop/NBITS was not found in the design.
WARNING: Simulation object /tb_fixtop/NBITS_OUT was not found in the design.
WARNING: Simulation object /tb_fixtop/sum was not found in the design.
WARNING: Simulation object /tb_fixtop/salida was not found in the design.
WARNING: Simulation object /tb_fixtop/dut/max_pos was not found in the design.
WARNING: Simulation object /tb_fixtop/dut/max_neg was not found in the design.
source tb_fixtop_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fixtop_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 777.457 ; gain = 5.789
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: fixtop_sat
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1170.391 ; gain = 158.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 8 - type: integer 
	Parameter NBITS_OUT bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sat.v:23]
	Parameter NBITS_IN bound to: 8 - type: integer 
	Parameter NBITS_OUT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (1#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (2#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1209.699 ; gain = 197.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.699 ; gain = 197.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.699 ; gain = 197.602
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1293.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1370.074 ; gain = 357.977
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1370.074 ; gain = 587.387
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.008 ; gain = 23.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 8 - type: integer 
	Parameter NBITS_OUT bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sat.v:23]
	Parameter NBITS_IN bound to: 8 - type: integer 
	Parameter NBITS_OUT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (1#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (2#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1467.262 ; gain = 80.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1467.262 ; gain = 80.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1467.262 ; gain = 80.199
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1530.363 ; gain = 143.305
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1547.855 ; gain = 1.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 8 - type: integer 
	Parameter NBITS_OUT bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sat.v:23]
	Parameter NBITS_IN bound to: 8 - type: integer 
	Parameter NBITS_OUT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (1#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (2#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.797 ; gain = 8.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.629 ; gain = 31.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.629 ; gain = 31.570
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1579.469 ; gain = 33.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1599.859 ; gain = 8.934
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixtop_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fixtop_sat_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixtop_sat
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
"xelab -wto 144fff327ad645088bda81066f1e568f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixtop_sat_behav xil_defaultlib.tb_fixtop_sat xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 144fff327ad645088bda81066f1e568f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixtop_sat_behav xil_defaultlib.tb_fixtop_sat xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:45]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'sat_out' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=4)
Compiling module xil_defaultlib.fixtop_sat(NBITS_OUT=4)
Compiling module xil_defaultlib.tb_fixtop_sat
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixtop_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fixtop_sat_behav -key {Behavioral:sim_1:Functional:tb_fixtop_sat} -tclbatch {tb_fixtop_sat.tcl} -view {C:/fft-parallel4/verilog/pruebaPF/tb_fixtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/pruebaPF/tb_fixtop_behav.wcfg
WARNING: Simulation object /tb_fixtop/NBITS was not found in the design.
WARNING: Simulation object /tb_fixtop/NBITS_OUT was not found in the design.
WARNING: Simulation object /tb_fixtop/sum was not found in the design.
WARNING: Simulation object /tb_fixtop/salida was not found in the design.
WARNING: Simulation object /tb_fixtop/dut/max_pos was not found in the design.
WARNING: Simulation object /tb_fixtop/dut/max_neg was not found in the design.
source tb_fixtop_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fixtop_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1599.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixtop_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fixtop_sat_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixtop_sat
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:53]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:54]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:55]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:57]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:58]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:59]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:60]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:61]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:64]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:65]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:66]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:67]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:68]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:69]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:70]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:71]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:72]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
"xelab -wto 144fff327ad645088bda81066f1e568f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixtop_sat_behav xil_defaultlib.tb_fixtop_sat xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 144fff327ad645088bda81066f1e568f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixtop_sat_behav xil_defaultlib.tb_fixtop_sat xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:45]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'sat_out' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=4)
Compiling module xil_defaultlib.fixtop_sat(NBITS_OUT=4)
Compiling module xil_defaultlib.tb_fixtop_sat
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixtop_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fixtop_sat_behav -key {Behavioral:sim_1:Functional:tb_fixtop_sat} -tclbatch {tb_fixtop_sat.tcl} -view {C:/fft-parallel4/verilog/pruebaPF/tb_fixtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/pruebaPF/tb_fixtop_behav.wcfg
WARNING: Simulation object /tb_fixtop/NBITS was not found in the design.
WARNING: Simulation object /tb_fixtop/NBITS_OUT was not found in the design.
WARNING: Simulation object /tb_fixtop/sum was not found in the design.
WARNING: Simulation object /tb_fixtop/salida was not found in the design.
WARNING: Simulation object /tb_fixtop/dut/max_pos was not found in the design.
WARNING: Simulation object /tb_fixtop/dut/max_neg was not found in the design.
source tb_fixtop_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fixtop_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1599.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixtop_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fixtop_sat_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixtop_sat
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:53]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:54]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:55]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:57]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:58]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:59]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:60]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:61]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:64]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:65]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:66]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:67]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:68]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:69]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:70]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:71]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sim_1/new/tb_fixtop_sat.v:72]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
"xelab -wto 144fff327ad645088bda81066f1e568f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixtop_sat_behav xil_defaultlib.tb_fixtop_sat xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 144fff327ad645088bda81066f1e568f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixtop_sat_behav xil_defaultlib.tb_fixtop_sat xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=4)
Compiling module xil_defaultlib.fixtop_sat(NBITS_OUT=4)
Compiling module xil_defaultlib.tb_fixtop_sat
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixtop_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fixtop_sat_behav -key {Behavioral:sim_1:Functional:tb_fixtop_sat} -tclbatch {tb_fixtop_sat.tcl} -view {C:/fft-parallel4/verilog/pruebaPF/tb_fixtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/pruebaPF/tb_fixtop_behav.wcfg
WARNING: Simulation object /tb_fixtop/NBITS was not found in the design.
WARNING: Simulation object /tb_fixtop/NBITS_OUT was not found in the design.
WARNING: Simulation object /tb_fixtop/sum was not found in the design.
WARNING: Simulation object /tb_fixtop/salida was not found in the design.
WARNING: Simulation object /tb_fixtop/dut/max_pos was not found in the design.
WARNING: Simulation object /tb_fixtop/dut/max_neg was not found in the design.
source tb_fixtop_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fixtop_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1599.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 15:40:57 2019...
