<root><simulation><result_generated_time />2023-05-13 01:58:28<layer><layer_spec />{'B': 1, 'K': 144, 'C': 24, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 75264, 'O': 451584}<total_data_reuse />{'W': 3136, 'I': 144.0, 'O': 24}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'K_2']}, {'Row': ['C_16', 'FY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [192, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8), ('K', 4)], [('C', 24), ('FY', 1)]], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('C', 24), ('FY', 1)]], [], []]<O />[[[('C', 8)], [('C', 24), ('FY', 1)]], [[('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 8), ('OY', 4), ('K', 4)], [('K', 9), ('OX', 7), ('OY', 7)], []]<I />[[('OY', 2), ('OX', 8), ('OY', 4), ('K', 4), ('K', 9)], [('OX', 7), ('OY', 7)], []]<O />[[('OY', 2), ('OX', 8)], [('OY', 4), ('K', 4), ('K', 9), ('OX', 7), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 64, 49, 1], 'I': [4.0, 36.0, 1.0, 1.0], 'O': [192.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 221184, 221184], 'I': [512, 4816896, 4816896], 'O': [128, 3612672, 3612672], 'O_partial': [0, 0, 0], 'O_final': [128, 3612672, 3612672]}<actual_mem_utilization_individual />{'W': [0.06, 0.01, 0.0], 'I': [1.0, 0.14, 0.0], 'O': [0.25, 0.11, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.26, 0.0], 'I': [1.0, 0.26, 0.0], 'O': [0.25, 0.26, 0.0]}<effective_mem_size_bit />{'W': [8, 221184, 221184], 'I': [512, 4816896, 4816896], 'O': [64, 903168, 3612672], 'O_partial': [0, 0, 0], 'O_final': [64, 903168, 3612672]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 192, 1, 1], 'O': [768, 4, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [192, 192, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [192.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[169344, 169344], [169344, 3456], [3456, 0]]<I />[[2709504, 75264], [75264, 75264], [75264, 0]]<O />[[(0, 451584), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 451584), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[21168, 21168], [2646, 54], [14, 0]]<I />[[338688, 9408], [1176, 1176], [294, 0]]<O />[[(0, 56448), (56448, 0)], [(0, 7056), (7056, 0)], [(0, 1764), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 56448], [56448, 0]), ([0, 7056], [7056, 0]), ([0, 1764], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />3612672</mac_count></basic_info><energy><total_energy />23877382.2<mem_energy_breakdown><W />[14.8, 283.6, 18.0]<I />[117.2, 233.1, 391.6]<O />[39.5, 1398.4, 2349.4]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />180633.6<total />23872536.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6567<utilization_without_data_loading />0.7113<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.8757<mac_utilize_temporal_without_data_loading />0.9484</mac_array_utilization><latency><latency_cycle_with_data_loading />128928<latency_cycle_without_data_loading />119040<ideal_computing_cycle />112896<data_loading><load_cycle_total />9888<load_cycle_individual />{'W': [48, 432, 0], 'I': [192, 9408, 0]}<load_cycle_combined />{'W': 432, 'I': 9408}</data_loading><mem_stalling><mem_stall_cycle_total />6144<mem_stall_cycle_individual />{'W': [[-112895], [-112640, -91520], [-112896, -112896]], 'I': [[-112895], [-2688, 6144], [-112896, -112896]], 'O': [[-112896], [-98784, -105840], [-105840, -111132]]}<mem_stall_cycle_shared />{'W': [[-112895], [-112640, 6144], [0, 0]], 'I': [[-112895], [-2688, 6144], [0, 0]], 'O': [[-112896], [-98784, -105840], [-105840, -111132]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 221184, 221184], 'I': [512, 4816896, 4816896], 'O': [128, 3612672, 3612672], 'O_partial': [0, 0, 0], 'O_final': [128, 3612672, 3612672]}<data_size_each_level_total />{'W': [24576, 221184, 221184], 'I': [98304, 4816896, 4816896], 'O': [512, 3612672, 3612672]}<loop_cycles_each_level />{'W': [256, 112896, 112896], 'I': [2304, 112896, 112896], 'O': [16, 112896, 112896]}<top_ir_loop_size />{'W': [1, 49, 1], 'I': [36, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [96.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 0.2], [42.7, 42.7], [42.7, 42.7]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.1], [96.0, 96.0], [96.0, 2.0]], 'I': [[8.0, 8.0], [1536.0, 42.7], [42.7, 42.7]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [96.0, 2.0], [2.0, 0]], 'I': [[8.0, 8.0], [1536.0, 42.7], [42.7, 0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [1664.0, 76.6], [44.6, 32.0]], 'I': [[8.0, 8.0], [1664.0, 76.6], [44.6, 32.0]], 'O': [[8.0, 8.0], [1664.0, 76.6], [44.6, 32.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 112896], [256, 256, 441], [112896, 112896, 1]], 'I': [[1, 1, 112896], [64, 2304, 49], [112896, 112896, 1]], 'O': [[1, 1, 112896], [16, 16, 7056], [112896, 112896, 1]]}<trans_time_real />{'W': [[0, 1, 112896], [[0, 256, 441], [48, 256, 441]], [[432, 112896, 1], [108, 112896, 1]]], 'I': [[0, 1, 112896], [[8, 2304, 49], [192, 2304, 49]], [[9408, 112896, 1], [2352, 112896, 1]]], 'O': [[0, 1, 112896], [[2, 16, 7056], [1, 16, 7056]], [[7056, 112896, 1], [1764, 112896, 1]]]}<single_stall_cycle />{'W': [[-1], [-256, -208], [-112464, -112788]], 'I': [[-1], [-56, 128], [-103488, -110544]], 'O': [[-1], [-14, -15], [-105840, -111132]]}<single_stall_count />{'W': [112895, 440, 0], 'I': [112895, 48, 0], 'O': [112896, 7056, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [21120, 0], 'I': [3072, 0], 'O': [14112, 7056]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [7056, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-88704, -112896], [-98784, -105840]], 1: [[-112896, -112896], [-105840, -112896]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.0<mem_area_percentage />99.8 %</area></results><elapsed_time_second />3.153</simulation></root>