{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733401119915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733401119915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 21:18:39 2024 " "Processing started: Thu Dec 05 21:18:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733401119915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401119915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bulls_and_Cows -c Bulls_and_Cows " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bulls_and_Cows -c Bulls_and_Cows" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401119915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733401120279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733401120279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/cnt_strike_ball/cnt_strike_ball.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/cnt_strike_ball/cnt_strike_ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_strike_ball " "Found entity 1: cnt_strike_ball" {  } { { "../cnt_strike_ball/cnt_strike_ball.v" "" { Text "C:/LCDL_project/term_project/cnt_strike_ball/cnt_strike_ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/count8/count8.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/count8/count8.v" { { "Info" "ISGN_ENTITY_NAME" "1 count8 " "Found entity 1: count8" {  } { { "../count8/count8.v" "" { Text "C:/LCDL_project/term_project/count8/count8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/fourbit_comparator/fourbit_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/fourbit_comparator/fourbit_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourbit_comparator " "Found entity 1: fourbit_comparator" {  } { { "../fourbit_comparator/fourbit_comparator.v" "" { Text "C:/LCDL_project/term_project/fourbit_comparator/fourbit_comparator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/password/password.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/password/password.v" { { "Info" "ISGN_ENTITY_NAME" "1 Password " "Found entity 1: Password" {  } { { "../Password/Password.v" "" { Text "C:/LCDL_project/term_project/Password/Password.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/lcd_controller/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/lcd_controller/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/digits_to_ascii/digits_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/digits_to_ascii/digits_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 digits_to_ascii " "Found entity 1: digits_to_ascii" {  } { { "../digits_to_ascii/digits_to_ascii.v" "" { Text "C:/LCDL_project/term_project/digits_to_ascii/digits_to_ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/randomnumbergenerator/randomnumbergenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/randomnumbergenerator/randomnumbergenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomNumberGenerator " "Found entity 1: RandomNumberGenerator" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/trigger/trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/trigger/trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "../trigger/trigger.v" "" { Text "C:/LCDL_project/term_project/trigger/trigger.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/pnu_clk_div/pnu_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/pnu_clk_div/pnu_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 PNU_CLK_DIV " "Found entity 1: PNU_CLK_DIV" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/piezo_module/piezo_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/piezo_module/piezo_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Piezo_module " "Found entity 1: Piezo_module" {  } { { "../Piezo_module/Piezo_module.v" "" { Text "C:/LCDL_project/term_project/Piezo_module/Piezo_module.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/mx_4bit_2x1/mx_4bit_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/mx_4bit_2x1/mx_4bit_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "../mx_4bit_2x1/mx_4bit_2x1.v" "" { Text "C:/LCDL_project/term_project/mx_4bit_2x1/mx_4bit_2x1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/mx_2x1/mx_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/mx_2x1/mx_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "../mx_2x1/mx_2x1.v" "" { Text "C:/LCDL_project/term_project/mx_2x1/mx_2x1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/led/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/led/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../LED/LED.v" "" { Text "C:/LCDL_project/term_project/LED/LED.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/four_bit_reg_ce/four_bit_reg_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/four_bit_reg_ce/four_bit_reg_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg_ce " "Found entity 1: four_bit_reg_ce" {  } { { "../four_bit_reg_ce/four_bit_reg_ce.v" "" { Text "C:/LCDL_project/term_project/four_bit_reg_ce/four_bit_reg_ce.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/d2b/d2b.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/d2b/d2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 d2b " "Found entity 1: d2b" {  } { { "../d2b/d2b.v" "" { Text "C:/LCDL_project/term_project/d2b/d2b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/count4/count4.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/count4/count4.v" { { "Info" "ISGN_ENTITY_NAME" "1 count4 " "Found entity 1: count4" {  } { { "../count4/count4.v" "" { Text "C:/LCDL_project/term_project/count4/count4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/b2seg_bus/b2seg_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/b2seg_bus/b2seg_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "../b2seg_bus/b2seg_bus.v" "" { Text "C:/LCDL_project/term_project/b2seg_bus/b2seg_bus.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401127541 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "b2seg_bus.bdf " "Can't analyze file -- file b2seg_bus.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733401127544 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Bulls_and_Cows.bdf " "Can't analyze file -- file Bulls_and_Cows.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733401127545 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bulls_and_cows.v 1 1 " "Using design file bulls_and_cows.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Bulls_and_Cows " "Found entity 1: Bulls_and_Cows" {  } { { "bulls_and_cows.v" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401127592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733401127592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bulls_and_Cows " "Elaborating entity \"Bulls_and_Cows\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733401127594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYNTHESIZED_WIRE_51 bulls_and_cows.v(81) " "Verilog HDL or VHDL warning at bulls_and_cows.v(81): object \"SYNTHESIZED_WIRE_51\" assigned a value but never read" {  } { { "bulls_and_cows.v" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733401127595 "|Bulls_and_Cows"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYNTHESIZED_WIRE_52 bulls_and_cows.v(82) " "Verilog HDL or VHDL warning at bulls_and_cows.v(82): object \"SYNTHESIZED_WIRE_52\" assigned a value but never read" {  } { { "bulls_and_cows.v" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733401127595 "|Bulls_and_Cows"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYNTHESIZED_WIRE_53 bulls_and_cows.v(83) " "Verilog HDL or VHDL warning at bulls_and_cows.v(83): object \"SYNTHESIZED_WIRE_53\" assigned a value but never read" {  } { { "bulls_and_cows.v" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733401127595 "|Bulls_and_Cows"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYNTHESIZED_WIRE_54 bulls_and_cows.v(84) " "Verilog HDL or VHDL warning at bulls_and_cows.v(84): object \"SYNTHESIZED_WIRE_54\" assigned a value but never read" {  } { { "bulls_and_cows.v" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733401127595 "|Bulls_and_Cows"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count8 count8:counter_inst " "Elaborating entity \"count8\" for hierarchy \"count8:counter_inst\"" {  } { { "bulls_and_cows.v" "counter_inst" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 count8.v(14) " "Verilog HDL assignment warning at count8.v(14): truncated value with size 32 to match size of target (3)" {  } { { "../count8/count8.v" "" { Text "C:/LCDL_project/term_project/count8/count8.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127611 "|Bulls_and_Cows|count8:counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2seg_bus b2seg_bus:b2v_inst17 " "Elaborating entity \"b2seg_bus\" for hierarchy \"b2seg_bus:b2v_inst17\"" {  } { { "bulls_and_cows.v" "b2v_inst17" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d2b d2b:b2v_inst " "Elaborating entity \"d2b\" for hierarchy \"d2b:b2v_inst\"" {  } { { "bulls_and_cows.v" "b2v_inst" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:b2v_inst1 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:b2v_inst1\"" {  } { { "bulls_and_cows.v" "b2v_inst1" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127617 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127618 "|Bulls_and_Cows|PNU_CLK_DIV:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_reg_ce four_bit_reg_ce:b2v_inst10 " "Elaborating entity \"four_bit_reg_ce\" for hierarchy \"four_bit_reg_ce:b2v_inst10\"" {  } { { "bulls_and_cows.v" "b2v_inst10" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 four_bit_reg_ce:b2v_inst10\|mx_2x1:b2v_inst4 " "Elaborating entity \"mx_2x1\" for hierarchy \"four_bit_reg_ce:b2v_inst10\|mx_2x1:b2v_inst4\"" {  } { { "../four_bit_reg_ce/four_bit_reg_ce.v" "b2v_inst4" { Text "C:/LCDL_project/term_project/four_bit_reg_ce/four_bit_reg_ce.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digits_to_ascii digits_to_ascii:b2v_inst12 " "Elaborating entity \"digits_to_ascii\" for hierarchy \"digits_to_ascii:b2v_inst12\"" {  } { { "bulls_and_cows.v" "b2v_inst12" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:b2v_inst13 " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:b2v_inst13\"" {  } { { "bulls_and_cows.v" "b2v_inst13" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_controller.v(90) " "Verilog HDL assignment warning at lcd_controller.v(90): truncated value with size 32 to match size of target (16)" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127630 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_controller.v(93) " "Verilog HDL assignment warning at lcd_controller.v(93): truncated value with size 32 to match size of target (16)" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127630 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_controller.v(106) " "Verilog HDL assignment warning at lcd_controller.v(106): truncated value with size 32 to match size of target (16)" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127630 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_controller.v(123) " "Verilog HDL assignment warning at lcd_controller.v(123): truncated value with size 32 to match size of target (16)" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127630 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_controller.v(126) " "Verilog HDL assignment warning at lcd_controller.v(126): truncated value with size 32 to match size of target (16)" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127630 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_controller.v(136) " "Verilog HDL assignment warning at lcd_controller.v(136): truncated value with size 32 to match size of target (16)" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127630 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_controller.v(147) " "Verilog HDL assignment warning at lcd_controller.v(147): truncated value with size 32 to match size of target (16)" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127630 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_controller.v(150) " "Verilog HDL assignment warning at lcd_controller.v(150): truncated value with size 32 to match size of target (16)" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127630 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_controller.v(160) " "Verilog HDL assignment warning at lcd_controller.v(160): truncated value with size 32 to match size of target (5)" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127631 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_controller.v(163) " "Verilog HDL assignment warning at lcd_controller.v(163): truncated value with size 32 to match size of target (16)" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127631 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_commands.data_a 0 lcd_controller.v(28) " "Net \"init_commands.data_a\" at lcd_controller.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733401127631 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_commands.waddr_a 0 lcd_controller.v(28) " "Net \"init_commands.waddr_a\" at lcd_controller.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733401127631 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_commands.we_a 0 lcd_controller.v(28) " "Net \"init_commands.we_a\" at lcd_controller.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "../lcd_controller/lcd_controller.v" "" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733401127631 "|Bulls_and_Cows|lcd_controller:b2v_inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_4bit_2x1 mx_4bit_2x1:b2v_inst14 " "Elaborating entity \"mx_4bit_2x1\" for hierarchy \"mx_4bit_2x1:b2v_inst14\"" {  } { { "bulls_and_cows.v" "b2v_inst14" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:b2v_inst2 " "Elaborating entity \"LED\" for hierarchy \"LED:b2v_inst2\"" {  } { { "bulls_and_cows.v" "b2v_inst2" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Password Password:b2v_inst3 " "Elaborating entity \"Password\" for hierarchy \"Password:b2v_inst3\"" {  } { { "bulls_and_cows.v" "b2v_inst3" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomNumberGenerator Password:b2v_inst3\|RandomNumberGenerator:rng_inst " "Elaborating entity \"RandomNumberGenerator\" for hierarchy \"Password:b2v_inst3\|RandomNumberGenerator:rng_inst\"" {  } { { "../Password/Password.v" "rng_inst" { Text "C:/LCDL_project/term_project/Password/Password.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(45) " "Verilog HDL assignment warning at RandomNumberGenerator.v(45): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127643 "|Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(51) " "Verilog HDL assignment warning at RandomNumberGenerator.v(51): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127643 "|Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(57) " "Verilog HDL assignment warning at RandomNumberGenerator.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127643 "|Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(58) " "Verilog HDL assignment warning at RandomNumberGenerator.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127643 "|Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(66) " "Verilog HDL assignment warning at RandomNumberGenerator.v(66): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127643 "|Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(72) " "Verilog HDL assignment warning at RandomNumberGenerator.v(72): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127643 "|Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(73) " "Verilog HDL assignment warning at RandomNumberGenerator.v(73): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127643 "|Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(80) " "Verilog HDL assignment warning at RandomNumberGenerator.v(80): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127643 "|Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(86) " "Verilog HDL assignment warning at RandomNumberGenerator.v(86): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127645 "|Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(87) " "Verilog HDL assignment warning at RandomNumberGenerator.v(87): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127645 "|Bulls_and_Cows|Password:b2v_inst3|RandomNumberGenerator:rng_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_strike_ball Password:b2v_inst3\|cnt_strike_ball:game_inst " "Elaborating entity \"cnt_strike_ball\" for hierarchy \"Password:b2v_inst3\|cnt_strike_ball:game_inst\"" {  } { { "../Password/Password.v" "game_inst" { Text "C:/LCDL_project/term_project/Password/Password.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cnt_strike_ball.v(41) " "Verilog HDL assignment warning at cnt_strike_ball.v(41): truncated value with size 32 to match size of target (3)" {  } { { "../cnt_strike_ball/cnt_strike_ball.v" "" { Text "C:/LCDL_project/term_project/cnt_strike_ball/cnt_strike_ball.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127658 "|Bulls_and_Cows|Password:b2v_inst3|cnt_strike_ball:game_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cnt_strike_ball.v(52) " "Verilog HDL assignment warning at cnt_strike_ball.v(52): truncated value with size 32 to match size of target (3)" {  } { { "../cnt_strike_ball/cnt_strike_ball.v" "" { Text "C:/LCDL_project/term_project/cnt_strike_ball/cnt_strike_ball.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127658 "|Bulls_and_Cows|Password:b2v_inst3|cnt_strike_ball:game_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:b2v_inst4 " "Elaborating entity \"trigger\" for hierarchy \"trigger:b2v_inst4\"" {  } { { "bulls_and_cows.v" "b2v_inst4" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Piezo_module Piezo_module:b2v_inst5 " "Elaborating entity \"Piezo_module\" for hierarchy \"Piezo_module:b2v_inst5\"" {  } { { "bulls_and_cows.v" "b2v_inst5" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst\"" {  } { { "../Piezo_module/Piezo_module.v" "b2v_inst" { Text "C:/LCDL_project/term_project/Piezo_module/Piezo_module.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127665 "|Bulls_and_Cows|Piezo_module:inst5|PNU_CLK_DIV:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst10 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst10\"" {  } { { "../Piezo_module/Piezo_module.v" "b2v_inst10" { Text "C:/LCDL_project/term_project/Piezo_module/Piezo_module.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127667 "|Bulls_and_Cows|Piezo_module:inst5|PNU_CLK_DIV:b2v_inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst2 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst2\"" {  } { { "../Piezo_module/Piezo_module.v" "b2v_inst2" { Text "C:/LCDL_project/term_project/Piezo_module/Piezo_module.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127670 "|Bulls_and_Cows|Piezo_module:inst5|PNU_CLK_DIV:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst3 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst3\"" {  } { { "../Piezo_module/Piezo_module.v" "b2v_inst3" { Text "C:/LCDL_project/term_project/Piezo_module/Piezo_module.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127671 "|Bulls_and_Cows|Piezo_module:inst5|PNU_CLK_DIV:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst4 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst4\"" {  } { { "../Piezo_module/Piezo_module.v" "b2v_inst4" { Text "C:/LCDL_project/term_project/Piezo_module/Piezo_module.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127674 "|Bulls_and_Cows|Piezo_module:inst5|PNU_CLK_DIV:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst5 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst5\"" {  } { { "../Piezo_module/Piezo_module.v" "b2v_inst5" { Text "C:/LCDL_project/term_project/Piezo_module/Piezo_module.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127675 "|Bulls_and_Cows|Piezo_module:inst5|PNU_CLK_DIV:b2v_inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst6 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst6\"" {  } { { "../Piezo_module/Piezo_module.v" "b2v_inst6" { Text "C:/LCDL_project/term_project/Piezo_module/Piezo_module.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127677 "|Bulls_and_Cows|Piezo_module:inst5|PNU_CLK_DIV:b2v_inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst7 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst7\"" {  } { { "../Piezo_module/Piezo_module.v" "b2v_inst7" { Text "C:/LCDL_project/term_project/Piezo_module/Piezo_module.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127679 "|Bulls_and_Cows|Piezo_module:inst5|PNU_CLK_DIV:b2v_inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst8 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst8\"" {  } { { "../Piezo_module/Piezo_module.v" "b2v_inst8" { Text "C:/LCDL_project/term_project/Piezo_module/Piezo_module.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127681 "|Bulls_and_Cows|Piezo_module:inst5|PNU_CLK_DIV:b2v_inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst9 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:b2v_inst5\|PNU_CLK_DIV:b2v_inst9\"" {  } { { "../Piezo_module/Piezo_module.v" "b2v_inst9" { Text "C:/LCDL_project/term_project/Piezo_module/Piezo_module.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733401127682 "|Bulls_and_Cows|Piezo_module:inst5|PNU_CLK_DIV:b2v_inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4 count4:b2v_inst6 " "Elaborating entity \"count4\" for hierarchy \"count4:b2v_inst6\"" {  } { { "bulls_and_cows.v" "b2v_inst6" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401127683 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lcd_controller:b2v_inst13\|init_commands " "RAM logic \"lcd_controller:b2v_inst13\|init_commands\" is uninferred due to inappropriate RAM size" {  } { { "../lcd_controller/lcd_controller.v" "init_commands" { Text "C:/LCDL_project/term_project/lcd_controller/lcd_controller.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1733401127986 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1733401127986 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 C:/LCDL_project/term_project/Bulls_and_Cows/db/Bulls_and_Cows.ram0_lcd_controller_a81e8b8a.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/LCDL_project/term_project/Bulls_and_Cows/db/Bulls_and_Cows.ram0_lcd_controller_a81e8b8a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1733401127988 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod0\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod0" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733401128165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod2\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod2" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733401128165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod1\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod1" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733401128165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod6\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod6" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733401128165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod5\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod5" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733401128165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod4\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod4" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733401128165 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|Mod3\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod3" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733401128165 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733401128165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|lpm_divide:Mod0\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401128196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733401128196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733401128196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733401128196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733401128196 ""}  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733401128196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401128227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401128227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401128238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401128238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401128248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401128248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|lpm_divide:Mod2\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401128256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|lpm_divide:Mod2 " "Instantiated megafunction \"Password:b2v_inst3\|RandomNumberGenerator:rng_inst\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733401128256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733401128256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733401128256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733401128256 ""}  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733401128256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401128288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401128288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401128298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401128298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733401128308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401128308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Motor_B GND " "Pin \"Motor_B\" is stuck at GND" {  } { { "bulls_and_cows.v" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733401129102 "|Bulls_and_Cows|Motor_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "Motor_ANOT GND " "Pin \"Motor_ANOT\" is stuck at GND" {  } { { "bulls_and_cows.v" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733401129102 "|Bulls_and_Cows|Motor_ANOT"} { "Warning" "WMLS_MLS_STUCK_PIN" "tlcd_d7 GND " "Pin \"tlcd_d7\" is stuck at GND" {  } { { "bulls_and_cows.v" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733401129102 "|Bulls_and_Cows|tlcd_d7"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "bulls_and_cows.v" "" { Text "C:/LCDL_project/term_project/Bulls_and_Cows/bulls_and_cows.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733401129102 "|Bulls_and_Cows|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733401129102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733401129180 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733401129586 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733401129759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733401129759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "810 " "Implemented 810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733401129840 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733401129840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "757 " "Implemented 757 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733401129840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733401129840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733401129862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 21:18:49 2024 " "Processing ended: Thu Dec 05 21:18:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733401129862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733401129862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733401129862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733401129862 ""}
