<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>flat</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/flat/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/flat/.apc/.tb</location>
		</link>
		<link>
			<name>solution1/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/flat/solution1/.tcls</location>
		</link>
		<link>
			<name>source/flat.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/flat/flat.cpp</location>
		</link>
		<link>
			<name>source/flat.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/flat/flat.h</location>
		</link>
		<link>
			<name>source/parameters.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/flat/parameters.h</location>
		</link>
		<link>
			<name>testbench/main.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/flat/main.cpp</location>
		</link>
		<link>
			<name>testbench/max_pool_2_out.txt</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/flat/max_pool_2_out.txt</location>
		</link>
		<link>
			<name>solution1/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/flat/solution1/solution1.directive</location>
		</link>
		<link>
			<name>solution1/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/flat/solution1/directives.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/flat/solution1/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
