Partition Merge report for Medipix_prj
Fri Apr 11 11:08:19 2014
Quartus II 64-Bit Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Messages
  4. Connections to In-System Debugging Instance "auto_signaltap_1"
  5. Connections to In-System Debugging Instance "auto_signaltap_2"
  6. Partition Merge Partition Pin Processing



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Partition Merge Summary                                                             ;
+------------------------------------+------------------------------------------------+
; Partition Merge Status             ; Failed - Fri Apr 11 11:08:18 2014              ;
; Quartus II 64-Bit Version          ; 10.0 Build 262 08/18/2010 SP 1 SJ Full Version ;
; Revision Name                      ; Medipix_prj                                    ;
; Top-level Entity Name              ; Top_Medipix                                    ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 21,984                                         ;
;     Total combinational functions  ; 16,870                                         ;
;     Dedicated logic registers      ; 12,536                                         ;
; Total registers                    ; 12628                                          ;
; Total pins                         ; 96                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 1,613,312                                      ;
; Embedded Multiplier 9-bit elements ; 4                                              ;
; Total PLLs                         ; 2                                              ;
+------------------------------------+------------------------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Apr 11 11:08:13 2014
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off Medipix_prj -c Medipix_prj --merge=on
Info: Using synthesis netlist for partition "Top"
Info: Using synthesis netlist for partition "Medipix_Bridge:u_Medipix_Bridge"
Info: Using synthesis netlist for partition "sld_hub:auto_hub"
Info: Using synthesis netlist for partition "sld_signaltap:auto_signaltap_1"
Info: Using synthesis netlist for partition "sld_signaltap:auto_signaltap_2"
Info: Succesfully connected in-system debug instance "auto_signaltap_1" to all 249 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Succesfully connected in-system debug instance "auto_signaltap_2" to all 161 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Resolved and merged 5 partition(s)
Info: Attempting to remove 8 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info: Failed to remove I/O cell "pre_syn.bp.buff_data_a_0_~output"
    Info: Failed to remove I/O cell "pre_syn.bp.buff_data_a_1_~output"
    Info: Failed to remove I/O cell "pre_syn.bp.buff_data_a_2_~output"
    Info: Failed to remove I/O cell "pre_syn.bp.buff_data_a_3_~output"
    Info: Failed to remove I/O cell "pre_syn.bp.buff_data_a_4_~output"
    Info: Failed to remove I/O cell "pre_syn.bp.buff_data_a_5_~output"
    Info: Failed to remove I/O cell "pre_syn.bp.buff_data_a_6_~output"
    Info: Failed to remove I/O cell "pre_syn.bp.buff_data_a_7_~output"
Critical Warning: Found I/O pins in lower-level partitions that are not connected in the top-level design
    Critical Warning: I/O cell "pre_syn.bp.buff_data_a_0_~output" is not connected to partition "Top"
    Critical Warning: I/O cell "pre_syn.bp.buff_data_a_1_~output" is not connected to partition "Top"
    Critical Warning: I/O cell "pre_syn.bp.buff_data_a_2_~output" is not connected to partition "Top"
    Critical Warning: I/O cell "pre_syn.bp.buff_data_a_3_~output" is not connected to partition "Top"
    Critical Warning: I/O cell "pre_syn.bp.buff_data_a_4_~output" is not connected to partition "Top"
    Critical Warning: I/O cell "pre_syn.bp.buff_data_a_5_~output" is not connected to partition "Top"
    Critical Warning: I/O cell "pre_syn.bp.buff_data_a_6_~output" is not connected to partition "Top"
    Critical Warning: I/O cell "pre_syn.bp.buff_data_a_7_~output" is not connected to partition "Top"
Warning: Found partition port(s) not driving logic, possibly wasting area
    Warning: Partition port "Medipix_Bridge:u_Medipix_Bridge|pre_syn.bp.u_Gera_M_Out_M_0_", driven by node "Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[0]", does not drive logic
    Warning: Partition port "Medipix_Bridge:u_Medipix_Bridge|pre_syn.bp.u_Gera_M_Out_M_1_", driven by node "Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[1]", does not drive logic
    Warning: Partition port "Medipix_Bridge:u_Medipix_Bridge|pre_syn.bp.u_Gera_M_Out_M_2_", driven by node "Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[2]", does not drive logic
Error: Found I/O cells that do not connect to top-level pins or have illegal connectivity
    Error: Output I/O cell "pre_syn.bp.buff_data_a_0_~output" in partition "Top" driving "<nothing>"
    Error: Output I/O cell "pre_syn.bp.buff_data_a_1_~output" in partition "Top" driving "<nothing>"
    Error: Output I/O cell "pre_syn.bp.buff_data_a_2_~output" in partition "Top" driving "<nothing>"
    Error: Output I/O cell "pre_syn.bp.buff_data_a_3_~output" in partition "Top" driving "<nothing>"
    Error: Output I/O cell "pre_syn.bp.buff_data_a_4_~output" in partition "Top" driving "<nothing>"
    Error: Output I/O cell "pre_syn.bp.buff_data_a_5_~output" in partition "Top" driving "<nothing>"
    Error: Output I/O cell "pre_syn.bp.buff_data_a_6_~output" in partition "Top" driving "<nothing>"
    Error: Output I/O cell "pre_syn.bp.buff_data_a_7_~output" in partition "Top" driving "<nothing>"
Error: Output port O of I/O output buffer "pre_syn.bp.buff_data_a_0_~output" must drive a top-level pin
Error: Output port O of I/O output buffer "pre_syn.bp.buff_data_a_1_~output" must drive a top-level pin
Error: Output port O of I/O output buffer "pre_syn.bp.buff_data_a_2_~output" must drive a top-level pin
Error: Output port O of I/O output buffer "pre_syn.bp.buff_data_a_3_~output" must drive a top-level pin
Error: Output port O of I/O output buffer "pre_syn.bp.buff_data_a_4_~output" must drive a top-level pin
Error: Output port O of I/O output buffer "pre_syn.bp.buff_data_a_5_~output" must drive a top-level pin
Error: Output port O of I/O output buffer "pre_syn.bp.buff_data_a_6_~output" must drive a top-level pin
Error: Output port O of I/O output buffer "pre_syn.bp.buff_data_a_7_~output" must drive a top-level pin
Error: Quartus II 64-Bit Partition Merge was unsuccessful. 17 errors, 13 warnings
    Error: Peak virtual memory: 476 megabytes
    Error: Processing ended: Fri Apr 11 11:08:19 2014
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:05


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_1"                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+---------------+-----------+---------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                    ; Type          ; Status    ; Partition Name                  ; Netlist Type Used ; Actual Connection                                                                                                                                 ; Details ;
+-----------------------------------------------------------------------------------------+---------------+-----------+---------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Clk_in_Mdpx                                                                             ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Clk_in_Mdpx                                                                                                                                       ; N/A     ;
; Clk_in_Mdpx                                                                             ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Clk_in_Mdpx                                                                                                                                       ; N/A     ;
; Clk_out_Mdpx                                                                            ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Medipix_Bridge:u_Medipix_Bridge|Select_Output:u_Select_Output|Out_Clk_Medipix                                                                     ; N/A     ;
; Clk_out_Mdpx                                                                            ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Medipix_Bridge:u_Medipix_Bridge|Select_Output:u_Select_Output|Out_Clk_Medipix                                                                     ; N/A     ;
; Data_in_Mdpx[0]                                                                         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Data_in_Mdpx[0]                                                                                                                                   ; N/A     ;
; Data_in_Mdpx[0]                                                                         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Data_in_Mdpx[0]                                                                                                                                   ; N/A     ;
; Data_out_Mdpx                                                                           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Medipix_Bridge:u_Medipix_Bridge|Select_Output:u_Select_Output|Out_Data_Mdpx                                                                       ; N/A     ;
; Data_out_Mdpx                                                                           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Medipix_Bridge:u_Medipix_Bridge|Select_Output:u_Select_Output|Out_Data_Mdpx                                                                       ; N/A     ;
; En_in_Mdpx                                                                              ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; En_in_Mdpx                                                                                                                                        ; N/A     ;
; En_in_Mdpx                                                                              ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; En_in_Mdpx                                                                                                                                        ; N/A     ;
; En_out_Mdpx                                                                             ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Medipix_Bridge:u_Medipix_Bridge|Select_Output:u_Select_Output|Out_En_Mdpx                                                                         ; N/A     ;
; En_out_Mdpx                                                                             ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Medipix_Bridge:u_Medipix_Bridge|Select_Output:u_Select_Output|Out_En_Mdpx                                                                         ; N/A     ;
; Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[0]                                ; pre-synthesis ; connected ; Medipix_Bridge:u_Medipix_Bridge ; post-synthesis    ; Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[0]                                                                                          ; N/A     ;
; Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[0]                                ; pre-synthesis ; connected ; Medipix_Bridge:u_Medipix_Bridge ; post-synthesis    ; Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[0]                                                                                          ; N/A     ;
; Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[1]                                ; pre-synthesis ; connected ; Medipix_Bridge:u_Medipix_Bridge ; post-synthesis    ; Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[1]                                                                                          ; N/A     ;
; Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[1]                                ; pre-synthesis ; connected ; Medipix_Bridge:u_Medipix_Bridge ; post-synthesis    ; Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[1]                                                                                          ; N/A     ;
; Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[2]                                ; pre-synthesis ; connected ; Medipix_Bridge:u_Medipix_Bridge ; post-synthesis    ; Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[2]                                                                                          ; N/A     ;
; Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[2]                                ; pre-synthesis ; connected ; Medipix_Bridge:u_Medipix_Bridge ; post-synthesis    ; Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M|Out_M[2]                                                                                          ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[0]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[0]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[0]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[0]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[1]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[1]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[1]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[1]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[2]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[2]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[2]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[2]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[3]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[3]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[3]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[3]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[4]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[4]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[4]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[4]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[5]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[5]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[5]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[5]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[6]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[6]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[6]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[6]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[7]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[7]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[7]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[7]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[8]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[8]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[8]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[8]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[9]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[9]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[9]           ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Addr[9]                                                                     ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[0]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[0]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[1]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|altsyncram:X_rtl_0|altsyncram_v2e1:auto_generated|mux_4nb:mux3|result_node[0]~4 ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[1]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|altsyncram:X_rtl_0|altsyncram_v2e1:auto_generated|mux_4nb:mux3|result_node[0]~4 ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[2]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[2]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[3]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[3]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[4]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[4]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[5]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[5]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[6]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[6]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[7]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_Data_RCH[7]       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; GND                                                                                                                                               ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_En_RCH            ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_En_RCH                                                                      ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_En_RCH            ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|Out_En_RCH                                                                      ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[0]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[0]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[0]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[0]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[10] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[10]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[10] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[10]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[11] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[11]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[11] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[11]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[12] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[12]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[12] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[12]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[13] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[13]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[13] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[13]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[14] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[14]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[14] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[14]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[15] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[15]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[15] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[15]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[16] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[16]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[16] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[16]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[17] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[17]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[17] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[17]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[18] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[18]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[18] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[18]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[19] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[19]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[19] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[19]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[1]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[1]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[1]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[1]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[20] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[20]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[20] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[20]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[21] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[21]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[21] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[21]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[22] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[22]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[22] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[22]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[23] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[23]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[23] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[23]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[24] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[24]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[24] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[24]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[25] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[25]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[25] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[25]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[26] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[26]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[26] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[26]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[27] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[27]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[27] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[27]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[28] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[28]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[28] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[28]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[29] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[29]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[29] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[29]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[2]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[2]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[2]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[2]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[30] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[30]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[30] ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[30]                                                           ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[3]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[3]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[3]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[3]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[4]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[4]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[4]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[4]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[5]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[5]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[5]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[5]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[6]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[6]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[6]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[6]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[7]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[7]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[7]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[7]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[8]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[8]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[8]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[8]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[9]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[9]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[9]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_coluna[9]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[0]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[0]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[0]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[0]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[10]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[10]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[10]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[10]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[11]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[11]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[11]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[11]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[12]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[12]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[12]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[12]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[13]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[13]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[13]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[13]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[14]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[14]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[14]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[14]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[15]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[15]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[15]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[15]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[16]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[16]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[16]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[16]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[17]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[17]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[17]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[17]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[18]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[18]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[18]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[18]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[19]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[19]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[19]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[19]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[1]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[1]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[1]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[1]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[20]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[20]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[20]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[20]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[21]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[21]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[21]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[21]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[22]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[22]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[22]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[22]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[23]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[23]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[23]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[23]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[24]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[24]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[24]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[24]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[25]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[25]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[25]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[25]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[26]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[26]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[26]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[26]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[27]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[27]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[27]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[27]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[28]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[28]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[28]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[28]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[29]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[29]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[29]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[29]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[2]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[2]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[2]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[2]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[30]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[30]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[30]  ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[30]                                                            ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[3]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[3]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[3]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[3]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[4]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[4]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[4]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[4]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[5]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[5]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[5]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[5]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[6]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[6]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[6]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[6]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[7]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[7]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[7]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[7]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[8]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[8]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[8]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[8]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[9]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[9]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[9]   ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_bite_linha[9]                                                             ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[0]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[0]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[0]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[0]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[10]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[10]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[10]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[10]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[11]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[11]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[11]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[11]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[12]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[12]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[12]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[12]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[13]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[13]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[13]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[13]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[14]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[14]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[14]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[14]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[15]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[15]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[15]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[15]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[16]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[16]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[16]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[16]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[17]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[17]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[17]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[17]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[18]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[18]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[18]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[18]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[19]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[19]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[19]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[19]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[1]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[1]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[1]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[1]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[20]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[20]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[20]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[20]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[21]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[21]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[21]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[21]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[22]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[22]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[22]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[22]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[23]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[23]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[23]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[23]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[24]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[24]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[24]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[24]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[25]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[25]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[25]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[25]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[26]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[26]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[26]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[26]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[27]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[27]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[27]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[27]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[28]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[28]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[28]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[28]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[29]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[29]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[29]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[29]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[2]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[2]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[2]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[2]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[30]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[30]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[30]        ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[30]                                                                  ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[3]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[3]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[3]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[3]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[4]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[4]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[4]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[4]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[5]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[5]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[5]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[5]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[6]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[6]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[6]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[6]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[7]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[7]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[7]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[7]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[8]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[8]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[8]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[8]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[9]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[9]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[9]         ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|conta_byte[9]                                                                   ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|sig_in_data_mdpx      ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|sig_in_data_mdpx                                                                ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|sig_in_data_mdpx      ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|sig_in_data_mdpx                                                                ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|sig_in_en_anterior    ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|sig_in_en_anterior                                                              ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|sig_in_en_anterior    ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|sig_in_en_anterior                                                              ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|sig_in_en_atual       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|sig_in_en_atual                                                                 ; N/A     ;
; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|sig_in_en_atual       ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; Rx_Data_Medipix:u_Rx_Data_Medipix|Read_Counter_H:u_Read_Counter_H|sig_in_en_atual                                                                 ; N/A     ;
; cpu_pll:u_cpu_pll|c3                                                                    ; pre-synthesis ; connected ; Top                             ; post-synthesis    ; cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[3]                                                          ; N/A     ;
+-----------------------------------------------------------------------------------------+---------------+-----------+---------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_2"                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                                ; Details ;
+-------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MEM_8B_1024:u_mem_8b_1024|data[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Data[1]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Data[1]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|data[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                              ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[0]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[0]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[0]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[0]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[1]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[1]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[1]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[1]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[2]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[2]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[2]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[2]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[3]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[3]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[3]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[3]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[4]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[4]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[4]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[4]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[5]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[5]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[5]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[5]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[6]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[6]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[6]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[6]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[7]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[7]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|q[7]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MEM_8B_1024:u_mem_8b_1024|altsyncram:altsyncram_component|altsyncram_bkj1:auto_generated|q_b[7]                                                                  ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[0]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[0]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[0]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[0]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[1]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[1]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[1]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[1]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[2]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[2]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[2]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[2]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[3]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[3]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[3]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[3]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[4]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[4]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[4]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[4]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[5]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[5]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[5]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[5]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[6]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[6]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[6]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[6]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[7]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[7]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[7]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[7]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[8]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[8]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[8]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[8]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[9]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[9]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|rdaddress[9]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[9]                                                                                                                             ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[0]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[0]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[0]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[0]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[1]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[1]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[1]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[1]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[2]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[2]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[2]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[2]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[3]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[3]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[3]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[3]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[4]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[4]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[4]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[4]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[5]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[5]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[5]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[5]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[6]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[6]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[6]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[6]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[7]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[7]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[7]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[7]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[8]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[8]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[8]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[8]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[9]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[9]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wraddress[9]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Addr[9]                                                                                                            ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wrclock                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[2]                                                                         ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wrclock                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[2]                                                                         ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wren                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Wen                                                                                                                ; N/A     ;
; MEM_8B_1024:u_mem_8b_1024|wren                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Registra_Contagem:u_Registra_Contagem|Out_Reg_Wen                                                                                                                ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[0]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[0]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[1]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[1]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[2]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[2]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[3]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[3]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[4]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[4]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[5]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[5]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[6]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[6]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[7]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[7]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[8]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[8]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[9]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_ADDR_from_the_Buffer_8bit_1024K_0[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[9]                                                            ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_OE_N_from_the_Buffer_8bit_1024K_0    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Buffer_8bit_1024K_0_avalon_slave_arbitrator:the_Buffer_8bit_1024K_0_avalon_slave|Buffer_8bit_1024K_0_avalon_slave_read_n~0_wirecell  ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_OE_N_from_the_Buffer_8bit_1024K_0    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Buffer_8bit_1024K_0_avalon_slave_arbitrator:the_Buffer_8bit_1024K_0_avalon_slave|Buffer_8bit_1024K_0_avalon_slave_read_n~0_wirecell  ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_WE_N_from_the_Buffer_8bit_1024K_0    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Buffer_8bit_1024K_0_avalon_slave_arbitrator:the_Buffer_8bit_1024K_0_avalon_slave|Buffer_8bit_1024K_0_avalon_slave_write_n~1_wirecell ; N/A     ;
; Medipix_sopc:u_Medipix_sopc|Buffer_WE_N_from_the_Buffer_8bit_1024K_0    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Buffer_8bit_1024K_0_avalon_slave_arbitrator:the_Buffer_8bit_1024K_0_avalon_slave|Buffer_8bit_1024K_0_avalon_slave_write_n~1_wirecell ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[0]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[0]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[0]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[0]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[1]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[1]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[1]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[1]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[2]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[2]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[2]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[2]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[3]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[3]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[3]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[3]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[4]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[4]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[4]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[4]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[5]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[5]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[5]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[5]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[6]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[6]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[6]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[6]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[7]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[7]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[7]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[7]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[8]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[8]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[8]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[8]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[9]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[9]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Addr[9]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_12:the_Medipix_sopc_burst_12|reg_downstream_address[9]                                                            ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Oen                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Buffer_8bit_1024K_0_avalon_slave_arbitrator:the_Buffer_8bit_1024K_0_avalon_slave|Buffer_8bit_1024K_0_avalon_slave_read_n~0_wirecell  ; N/A     ;
; Reg_nios:u_Reg_nios|In_Nios_Oen                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Medipix_sopc:u_Medipix_sopc|Buffer_8bit_1024K_0_avalon_slave_arbitrator:the_Buffer_8bit_1024K_0_avalon_slave|Buffer_8bit_1024K_0_avalon_slave_read_n~0_wirecell  ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[0]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[0]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[0]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[0]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[1]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[1]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[1]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[1]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[2]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[2]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[2]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[2]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[3]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[3]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[3]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[3]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[4]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[4]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[4]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[4]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[5]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[5]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[5]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[5]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[6]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[6]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[6]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[6]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[7]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[7]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[7]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[7]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[8]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[8]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[8]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[8]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[9]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[9]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Addr[9]                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Addr[9]                                                                                                                             ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Oen                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Oen                                                                                                                                 ; N/A     ;
; Reg_nios:u_Reg_nios|Out_Nios_Oen                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Reg_nios:u_Reg_nios|Out_Nios_Oen                                                                                                                                 ; N/A     ;
; buff_data_a[0]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[0]~8                                                                                                                                                 ; N/A     ;
; buff_data_a[0]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[0]~8                                                                                                                                                 ; N/A     ;
; buff_data_a[1]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[1]~10                                                                                                                                                ; N/A     ;
; buff_data_a[1]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[1]~10                                                                                                                                                ; N/A     ;
; buff_data_a[2]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[2]~11                                                                                                                                                ; N/A     ;
; buff_data_a[2]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[2]~11                                                                                                                                                ; N/A     ;
; buff_data_a[3]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[3]~12                                                                                                                                                ; N/A     ;
; buff_data_a[3]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[3]~12                                                                                                                                                ; N/A     ;
; buff_data_a[4]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[4]~13                                                                                                                                                ; N/A     ;
; buff_data_a[4]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[4]~13                                                                                                                                                ; N/A     ;
; buff_data_a[5]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[5]~14                                                                                                                                                ; N/A     ;
; buff_data_a[5]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[5]~14                                                                                                                                                ; N/A     ;
; buff_data_a[6]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[6]~15                                                                                                                                                ; N/A     ;
; buff_data_a[6]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[6]~15                                                                                                                                                ; N/A     ;
; buff_data_a[7]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[7]~16                                                                                                                                                ; N/A     ;
; buff_data_a[7]                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buff_data_a[7]~16                                                                                                                                                ; N/A     ;
; cpu_pll:u_cpu_pll|c3                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[3]                                                                         ; N/A     ;
+-------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------+----------+---------------------------------------------------------------------+
; Name                                                                                                                                                                                                                  ; Partition                       ; Type          ; Location ; Status                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------+----------+---------------------------------------------------------------------+
; ADC_Csn                                                                                                                                                                                                               ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- ADC_Csn                                                                                                                                                                                                        ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- ADC_Csn~output                                                                                                                                                                                                 ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; ADC_Din                                                                                                                                                                                                               ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- ADC_Din                                                                                                                                                                                                        ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- ADC_Din~output                                                                                                                                                                                                 ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; ADC_Dout                                                                                                                                                                                                              ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- ADC_Dout                                                                                                                                                                                                       ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- ADC_Dout~input                                                                                                                                                                                                 ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; ADC_Sclk                                                                                                                                                                                                              ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- ADC_Sclk                                                                                                                                                                                                       ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- ADC_Sclk~output                                                                                                                                                                                                ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Clk125                                                                                                                                                                                                                ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Clk125                                                                                                                                                                                                         ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Clk125~input                                                                                                                                                                                                   ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Clk25                                                                                                                                                                                                                 ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Clk25                                                                                                                                                                                                          ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Clk25~input                                                                                                                                                                                                    ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Clk_in_Mdpx                                                                                                                                                                                                           ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Clk_in_Mdpx                                                                                                                                                                                                    ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Clk_in_Mdpx~input                                                                                                                                                                                              ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Clk_out_Mdpx                                                                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Clk_out_Mdpx                                                                                                                                                                                                   ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Clk_out_Mdpx~output                                                                                                                                                                                            ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_Bridge:u_Medipix_Bridge|Out_Clk_Mdpx                                                                                                                                                                   ; Medipix_Bridge:u_Medipix_Bridge ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Cont_sel_out_Mdpx                                                                                                                                                                                                     ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Cont_sel_out_Mdpx                                                                                                                                                                                              ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Cont_sel_out_Mdpx~output                                                                                                                                                                                       ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_Bridge:u_Medipix_Bridge|Out_Cont_sel_Mdpx                                                                                                                                                              ; Medipix_Bridge:u_Medipix_Bridge ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; DAC_Csn                                                                                                                                                                                                               ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- DAC_Csn                                                                                                                                                                                                        ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- DAC_Csn~output                                                                                                                                                                                                 ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; DAC_Sclk                                                                                                                                                                                                              ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- DAC_Sclk                                                                                                                                                                                                       ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- DAC_Sclk~output                                                                                                                                                                                                ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; DAC_Sdi                                                                                                                                                                                                               ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- DAC_Sdi                                                                                                                                                                                                        ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- DAC_Sdi~output                                                                                                                                                                                                 ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Data_in_Mdpx[0]                                                                                                                                                                                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Data_in_Mdpx[0]                                                                                                                                                                                                ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Data_in_Mdpx[0]~input                                                                                                                                                                                          ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Data_in_Mdpx[1]                                                                                                                                                                                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Data_in_Mdpx[1]                                                                                                                                                                                                ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Data_in_Mdpx[1]~input                                                                                                                                                                                          ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Data_in_Mdpx[2]                                                                                                                                                                                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Data_in_Mdpx[2]                                                                                                                                                                                                ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Data_in_Mdpx[2]~input                                                                                                                                                                                          ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Data_in_Mdpx[3]                                                                                                                                                                                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Data_in_Mdpx[3]                                                                                                                                                                                                ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Data_in_Mdpx[3]~input                                                                                                                                                                                          ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Data_in_Mdpx[4]                                                                                                                                                                                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Data_in_Mdpx[4]                                                                                                                                                                                                ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Data_in_Mdpx[4]~input                                                                                                                                                                                          ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Data_in_Mdpx[5]                                                                                                                                                                                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Data_in_Mdpx[5]                                                                                                                                                                                                ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Data_in_Mdpx[5]~input                                                                                                                                                                                          ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Data_in_Mdpx[6]                                                                                                                                                                                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Data_in_Mdpx[6]                                                                                                                                                                                                ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Data_in_Mdpx[6]~input                                                                                                                                                                                          ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Data_in_Mdpx[7]                                                                                                                                                                                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Data_in_Mdpx[7]                                                                                                                                                                                                ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Data_in_Mdpx[7]~input                                                                                                                                                                                          ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Data_out_Mdpx                                                                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Data_out_Mdpx                                                                                                                                                                                                  ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Data_out_Mdpx~output                                                                                                                                                                                           ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_Bridge:u_Medipix_Bridge|Out_Data_Mdpx                                                                                                                                                                  ; Medipix_Bridge:u_Medipix_Bridge ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[0]                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[0]                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[0]~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[10]                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[10]                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[10]~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[11]                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[11]                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[11]~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[12]                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[12]                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[12]~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[13]                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[13]                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[13]~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[1]                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[1]                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[1]~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[2]                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[2]                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[2]~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[3]                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[3]                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[3]~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[4]                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[4]                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[4]~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[5]                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[5]                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[5]~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[6]                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[6]                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[6]~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[7]                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[7]                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[7]~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[8]                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[8]                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[8]~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_A[9]                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_A[9]                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_A[9]~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Ba[0]                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_Ba[0]                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_Ba[0]~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Ba[1]                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_Ba[1]                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_Ba[1]~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Ba[2]                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_Ba[2]                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_Ba[2]~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Cas_N                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_Cas_N                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_Cas_N~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Cke                                                                                                                                                                                                              ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_Cke                                                                                                                                                                                                       ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_Cke~output                                                                                                                                                                                                ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Clk_N                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Clk_N                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_Clk_N~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Clk_P                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Clk_P                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_Clk_P~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Cs_N                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_Cs_N                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_Cs_N~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dm[0]                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dm[0]                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dm[0].dm_obuf              ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dm[1]                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dm[1]                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dm[1].dm_obuf              ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[0]                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[0]                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[10]                                                                                                                                                                                                           ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[10]                                                                                                                                                                                                    ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[11]                                                                                                                                                                                                           ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[11]                                                                                                                                                                                                    ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[12]                                                                                                                                                                                                           ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[12]                                                                                                                                                                                                    ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[13]                                                                                                                                                                                                           ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[13]                                                                                                                                                                                                    ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[14]                                                                                                                                                                                                           ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[14]                                                                                                                                                                                                    ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[15]                                                                                                                                                                                                           ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[15]                                                                                                                                                                                                    ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[1]                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[1]                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[2]                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[2]                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[3]                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[3]                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[4]                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[4]                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[5]                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[5]                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[6]                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[6]                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[7]                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[7]                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[8]                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[8]                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dq[9]                                                                                                                                                                                                            ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dq[9]                                                                                                                                                                                                     ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_obuf ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dqs[0]                                                                                                                                                                                                           ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dqs[0]                                                                                                                                                                                                    ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs[0].dqs_obuf            ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Dqs[1]                                                                                                                                                                                                           ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Ddr2_Dqs[1]                                                                                                                                                                                                    ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dqs[1].dqs_obuf            ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Odt                                                                                                                                                                                                              ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_Odt                                                                                                                                                                                                       ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_Odt~output                                                                                                                                                                                                ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_Ras_N                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_Ras_N                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_Ras_N~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Ddr2_We_N                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Ddr2_We_N                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Ddr2_We_N~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; En_in_Mdpx                                                                                                                                                                                                            ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- En_in_Mdpx                                                                                                                                                                                                     ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- En_in_Mdpx~input                                                                                                                                                                                               ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; En_out_Mdpx                                                                                                                                                                                                           ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- En_out_Mdpx                                                                                                                                                                                                    ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- En_out_Mdpx~output                                                                                                                                                                                             ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_Bridge:u_Medipix_Bridge|Out_En_Mdpx                                                                                                                                                                    ; Medipix_Bridge:u_Medipix_Bridge ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Mdc                                                                                                                                                                                                               ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Eth_Mdc                                                                                                                                                                                                        ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Mdc~output                                                                                                                                                                                                 ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Mdio                                                                                                                                                                                                              ; Top                             ; Bidir Port    ; n/a      ;                                                                     ;
;     -- Eth_Mdio                                                                                                                                                                                                       ; Top                             ; Bidir Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Mdio~output                                                                                                                                                                                                ; Top                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG)                          ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Rst_N                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Eth_Rst_N                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Rst_N~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_RxCtl                                                                                                                                                                                                             ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Eth_RxCtl                                                                                                                                                                                                      ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Eth_RxCtl~input                                                                                                                                                                                                ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Rxc                                                                                                                                                                                                               ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Eth_Rxc                                                                                                                                                                                                        ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Rxc~input                                                                                                                                                                                                  ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Rxd[0]                                                                                                                                                                                                            ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Eth_Rxd[0]                                                                                                                                                                                                     ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Rxd[0]~input                                                                                                                                                                                               ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Rxd[1]                                                                                                                                                                                                            ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Eth_Rxd[1]                                                                                                                                                                                                     ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Rxd[1]~input                                                                                                                                                                                               ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Rxd[2]                                                                                                                                                                                                            ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Eth_Rxd[2]                                                                                                                                                                                                     ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Rxd[2]~input                                                                                                                                                                                               ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Rxd[3]                                                                                                                                                                                                            ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Eth_Rxd[3]                                                                                                                                                                                                     ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Rxd[3]~input                                                                                                                                                                                               ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_TxCtl                                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Eth_TxCtl                                                                                                                                                                                                      ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Eth_TxCtl~output                                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Txc                                                                                                                                                                                                               ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Eth_Txc                                                                                                                                                                                                        ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Txc~output                                                                                                                                                                                                 ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Txd[0]                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Eth_Txd[0]                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Txd[0]~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Txd[1]                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Eth_Txd[1]                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Txd[1]~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Txd[2]                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Eth_Txd[2]                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Txd[2]~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Eth_Txd[3]                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Eth_Txd[3]                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Eth_Txd[3]~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Flash_Cclk                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Flash_Cclk                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Flash_Cclk~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Flash_Cs_N                                                                                                                                                                                                            ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Flash_Cs_N                                                                                                                                                                                                     ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Flash_Cs_N~output                                                                                                                                                                                              ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Flash_Di                                                                                                                                                                                                              ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Flash_Di                                                                                                                                                                                                       ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Flash_Di~output                                                                                                                                                                                                ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Flash_Do                                                                                                                                                                                                              ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- Flash_Do                                                                                                                                                                                                       ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- Flash_Do~input                                                                                                                                                                                                 ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Led_N[0]                                                                                                                                                                                                              ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Led_N[0]                                                                                                                                                                                                       ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Led_N[0]~output                                                                                                                                                                                                ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Led_N[1]                                                                                                                                                                                                              ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Led_N[1]                                                                                                                                                                                                       ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Led_N[1]~output                                                                                                                                                                                                ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Led_N[2]                                                                                                                                                                                                              ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Led_N[2]                                                                                                                                                                                                       ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Led_N[2]~output                                                                                                                                                                                                ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; MtxClr_out_Mdpx                                                                                                                                                                                                       ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- MtxClr_out_Mdpx                                                                                                                                                                                                ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- MtxClr_out_Mdpx~output                                                                                                                                                                                         ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_Bridge:u_Medipix_Bridge|Out_MtxClr_Mdpx                                                                                                                                                                ; Medipix_Bridge:u_Medipix_Bridge ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Reset_out_Mdpx                                                                                                                                                                                                        ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Reset_out_Mdpx                                                                                                                                                                                                 ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Reset_out_Mdpx~output                                                                                                                                                                                          ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_Bridge:u_Medipix_Bridge|Out_Reset_Mdpx                                                                                                                                                                 ; Medipix_Bridge:u_Medipix_Bridge ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; Shutter_out_Mdpx                                                                                                                                                                                                      ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- Shutter_out_Mdpx                                                                                                                                                                                               ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- Shutter_out_Mdpx~output                                                                                                                                                                                        ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_Bridge:u_Medipix_Bridge|Out_Shutter_Mdpx                                                                                                                                                               ; Medipix_Bridge:u_Medipix_Bridge ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; TPSWT_out_Mdpx                                                                                                                                                                                                        ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- TPSWT_out_Mdpx                                                                                                                                                                                                 ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- TPSWT_out_Mdpx~output                                                                                                                                                                                          ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;     -- Medipix_Bridge:u_Medipix_Bridge|Out_TPSWT_Mdpx                                                                                                                                                                 ; Medipix_Bridge:u_Medipix_Bridge ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; altera_reserved_tck                                                                                                                                                                                                   ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- altera_reserved_tck                                                                                                                                                                                            ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- altera_reserved_tck~input                                                                                                                                                                                      ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; altera_reserved_tdi                                                                                                                                                                                                   ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- altera_reserved_tdi                                                                                                                                                                                            ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                      ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; altera_reserved_tdo                                                                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- altera_reserved_tdo                                                                                                                                                                                            ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                     ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; altera_reserved_tms                                                                                                                                                                                                   ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- altera_reserved_tms                                                                                                                                                                                            ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- altera_reserved_tms~input                                                                                                                                                                                      ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_clr                                                   ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ena                                                   ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_0_                                              ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_1_                                              ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_0_                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_1_                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr                                        ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cir                                        ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr                                        ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pir                                        ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_rti                                        ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr                                        ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sir                                        ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs                                       ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr                                        ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_udr                                        ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_uir                                        ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tck                                               ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tms                                               ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdi                                                   ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdo                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_cpu_linux_the_cpu_linux_nios2_oci_the_cpu_linux_jtag_debug_module_wrapper_cpu_linux_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_usr1                                                  ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_clr                                                                                                                                              ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_ena                                                                                                                                              ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_ir_in_0_                                                                                                                                         ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_ir_out_0_                                                                                                                                        ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_irq                                                                                                                                              ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr                                                                                                                                   ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr                                                                                                                                   ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr                                                                                                                                   ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_raw_tck                                                                                                                                          ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_rti                                                                                                                                              ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_shift                                                                                                                                            ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_tck                                                                                                                                              ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_tdi                                                                                                                                              ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_tdo                                                                                                                                              ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_update                                                                                                                                           ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; jtag.bp.u_Medipix_sopc_the_jtag_uart_0_jtag_uart_0_alt_jtag_atlantic_usr1                                                                                                                                             ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.buff_data_a_0_                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- pre_syn.bp.buff_data_a_0_~output                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Scheduled for deletion - conflicts with node from another Partition ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.buff_data_a_1_                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- pre_syn.bp.buff_data_a_1_~output                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Scheduled for deletion - conflicts with node from another Partition ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.buff_data_a_2_                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- pre_syn.bp.buff_data_a_2_~output                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Scheduled for deletion - conflicts with node from another Partition ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.buff_data_a_3_                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- pre_syn.bp.buff_data_a_3_~output                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Scheduled for deletion - conflicts with node from another Partition ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.buff_data_a_4_                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- pre_syn.bp.buff_data_a_4_~output                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Scheduled for deletion - conflicts with node from another Partition ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.buff_data_a_5_                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- pre_syn.bp.buff_data_a_5_~output                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Scheduled for deletion - conflicts with node from another Partition ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.buff_data_a_6_                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- pre_syn.bp.buff_data_a_6_~output                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Scheduled for deletion - conflicts with node from another Partition ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.buff_data_a_7_                                                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- pre_syn.bp.buff_data_a_7_~output                                                                                                                                                                               ; Top                             ; Output Buffer ; Unplaced ; Scheduled for deletion - conflicts with node from another Partition ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_0_                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_1_                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_2_                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_3_                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_4_                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_5_                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_6_                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_7_                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_8_                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Medipix_sopc_Buffer_ADDR_from_the_Buffer_8bit_1024K_0_9_                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Medipix_sopc_Buffer_OE_N_from_the_Buffer_8bit_1024K_0                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Medipix_sopc_Buffer_WE_N_from_the_Buffer_8bit_1024K_0                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_In_Nios_Addr_0_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_In_Nios_Addr_1_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_In_Nios_Addr_2_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_In_Nios_Addr_3_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_In_Nios_Addr_4_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_In_Nios_Addr_5_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_In_Nios_Addr_6_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_In_Nios_Addr_7_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_In_Nios_Addr_8_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_In_Nios_Addr_9_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_In_Nios_Oen                                                                                                                                                                                     ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_Out_Nios_Addr_0_                                                                                                                                                                                ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_Out_Nios_Addr_1_                                                                                                                                                                                ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_Out_Nios_Addr_2_                                                                                                                                                                                ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_Out_Nios_Addr_3_                                                                                                                                                                                ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_Out_Nios_Addr_4_                                                                                                                                                                                ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_Out_Nios_Addr_5_                                                                                                                                                                                ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_Out_Nios_Addr_6_                                                                                                                                                                                ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_Out_Nios_Addr_7_                                                                                                                                                                                ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_Out_Nios_Addr_8_                                                                                                                                                                                ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_Out_Nios_Addr_9_                                                                                                                                                                                ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Reg_nios_Out_Nios_Oen                                                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Addr_0_                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Addr_1_                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Addr_2_                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Addr_3_                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Addr_4_                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Addr_5_                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Addr_6_                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Addr_7_                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Addr_8_                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Addr_9_                                                                                                                                                             ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Data_RCH_0_                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Data_RCH_1_                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Data_RCH_2_                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Data_RCH_3_                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Data_RCH_4_                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Data_RCH_5_                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Data_RCH_6_                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_Data_RCH_7_                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_Out_En_RCH                                                                                                                                                              ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_0_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_10_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_11_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_12_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_13_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_14_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_15_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_16_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_17_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_18_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_19_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_1_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_20_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_21_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_22_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_23_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_24_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_25_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_26_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_27_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_28_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_29_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_2_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_30_                                                                                                                                                   ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_3_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_4_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_5_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_6_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_7_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_8_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_coluna_9_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_0_                                                                                                                                                     ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_10_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_11_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_12_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_13_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_14_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_15_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_16_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_17_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_18_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_19_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_1_                                                                                                                                                     ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_20_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_21_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_22_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_23_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_24_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_25_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_26_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_27_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_28_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_29_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_2_                                                                                                                                                     ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_30_                                                                                                                                                    ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_3_                                                                                                                                                     ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_4_                                                                                                                                                     ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_5_                                                                                                                                                     ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_6_                                                                                                                                                     ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_7_                                                                                                                                                     ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_8_                                                                                                                                                     ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_bite_linha_9_                                                                                                                                                     ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_0_                                                                                                                                                           ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_10_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_11_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_12_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_13_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_14_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_15_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_16_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_17_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_18_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_19_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_1_                                                                                                                                                           ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_20_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_21_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_22_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_23_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_24_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_25_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_26_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_27_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_28_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_29_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_2_                                                                                                                                                           ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_30_                                                                                                                                                          ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_3_                                                                                                                                                           ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_4_                                                                                                                                                           ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_5_                                                                                                                                                           ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_6_                                                                                                                                                           ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_7_                                                                                                                                                           ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_8_                                                                                                                                                           ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_conta_byte_9_                                                                                                                                                           ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_sig_in_data_mdpx                                                                                                                                                        ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_sig_in_en_anterior                                                                                                                                                      ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_Rx_Data_Medipix_u_Read_Counter_H_sig_in_en_atual                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_cpu_pll_c3                                                                                                                                                                                               ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_data_0_                                                                                                                                                                                      ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_data_1_                                                                                                                                                                                      ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_data_2_                                                                                                                                                                                      ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_data_3_                                                                                                                                                                                      ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_data_4_                                                                                                                                                                                      ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_data_5_                                                                                                                                                                                      ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_data_6_                                                                                                                                                                                      ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_data_7_                                                                                                                                                                                      ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_q_0_                                                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_q_1_                                                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_q_2_                                                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_q_3_                                                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_q_4_                                                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_q_5_                                                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_q_6_                                                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_q_7_                                                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_rdaddress_0_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_rdaddress_1_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_rdaddress_2_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_rdaddress_3_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_rdaddress_4_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_rdaddress_5_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_rdaddress_6_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_rdaddress_7_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_rdaddress_8_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_rdaddress_9_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_wraddress_0_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_wraddress_1_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_wraddress_2_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_wraddress_3_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_wraddress_4_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_wraddress_5_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_wraddress_6_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_wraddress_7_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_wraddress_8_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_wraddress_9_                                                                                                                                                                                 ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_wrclock                                                                                                                                                                                      ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; pre_syn.bp.u_mem_8b_1024_wren                                                                                                                                                                                         ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; rxd_uart                                                                                                                                                                                                              ; Top                             ; Input Port    ; n/a      ;                                                                     ;
;     -- rxd_uart                                                                                                                                                                                                       ; Top                             ; Input Pad     ; Unplaced ; Synthesized                                                         ;
;     -- rxd_uart~input                                                                                                                                                                                                 ; Top                             ; Input Buffer  ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
; txd_uart                                                                                                                                                                                                              ; Top                             ; Output Port   ; n/a      ;                                                                     ;
;     -- txd_uart                                                                                                                                                                                                       ; Top                             ; Output Pad    ; Unplaced ; Synthesized                                                         ;
;     -- txd_uart~output                                                                                                                                                                                                ; Top                             ; Output Buffer ; Unplaced ; Synthesized                                                         ;
;                                                                                                                                                                                                                       ;                                 ;               ;          ;                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------+----------+---------------------------------------------------------------------+


