$date
	Sat Oct 24 22:10:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! out [11:0] $end
$var reg 1 " clk $end
$var reg 1 # enabled $end
$var reg 12 $ entry [11:0] $end
$var reg 1 % load $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 1 # enabled $end
$var wire 12 ' entry [11:0] $end
$var wire 1 % load $end
$var wire 1 & reset $end
$var reg 12 ( out [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
0&
0%
b0 $
0#
0"
bx !
$end
#2
1"
#4
b0 !
b0 (
0"
1&
#6
1"
#8
0"
0&
#10
1"
#12
0"
#14
1"
#16
0"
#18
1"
#20
0"
#21
1#
#22
b1 !
b1 (
1"
#24
0"
#25
b10 !
b10 (
1"
#26
0"
#28
b11 !
b11 (
1"
#30
0"
#32
b100 !
b100 (
1"
#34
0"
#36
b101 !
b101 (
1"
#38
0"
#40
b110 !
b110 (
1"
#42
0#
0"
#44
1"
#45
1%
#46
0"
#47
0%
#48
1"
#50
0"
#51
1"
#52
0"
#54
1"
#56
1#
0"
#58
b111 !
b111 (
1"
#60
0"
#62
b1000 !
b1000 (
1"
#64
0"
#66
b1001 !
b1001 (
1"
#68
0"
#70
b1010 !
b1010 (
1"
#72
0"
#74
b1011 !
b1011 (
1"
#76
0"
#78
b1100 !
b1100 (
1"
#80
0"
#82
b1101 !
b1101 (
1"
#84
0"
#86
b1110 !
b1110 (
1"
#88
0"
#90
b1111 !
b1111 (
1"
#92
0"
#94
b10000 !
b10000 (
1"
#96
0"
#98
b10001 !
b10001 (
1"
#100
0"
