#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000f9d610 .scope module, "lfsr_tb" "lfsr_tb" 2 1;
 .timescale 0 0;
v0000000001025ef0_0 .var "clk", 0 0;
v00000000010240f0_0 .var/i "i", 31 0;
v0000000001024370_0 .var "load", 0 0;
v0000000001024b90_0 .net "q", 0 0, L_0000000000fd4600;  1 drivers
v0000000001024410_0 .var "rst", 0 0;
v00000000010251d0_0 .var "seed", 3 0;
E_0000000000fd7440 .event negedge, v0000000000f68920_0;
S_0000000000f9d7a0 .scope module, "L" "lfsr" 2 7, 3 1 0, S_0000000000f9d610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "seed";
    .port_info 4 /INPUT 1 "load";
L_0000000000fd3950 .functor XOR 1, L_0000000001026920, L_0000000001026ce0, C4<0>, C4<0>;
L_0000000000fd4600 .functor BUFZ 1, L_0000000000fd3950, C4<0>, C4<0>, C4<0>;
v0000000001025770_0 .net *"_ivl_11", 0 0, L_0000000001024910;  1 drivers
v0000000001025130_0 .net *"_ivl_13", 0 0, L_00000000010249b0;  1 drivers
v00000000010259f0_0 .net *"_ivl_15", 0 0, L_0000000001024a50;  1 drivers
v0000000001025d10_0 .net *"_ivl_16", 3 0, L_0000000001024af0;  1 drivers
v0000000001024d70_0 .net *"_ivl_23", 0 0, L_0000000001026920;  1 drivers
v0000000001025450_0 .net *"_ivl_25", 0 0, L_0000000001026ce0;  1 drivers
v0000000001024050_0 .net "clk", 0 0, v0000000001025ef0_0;  1 drivers
v00000000010256d0_0 .net "load", 0 0, v0000000001024370_0;  1 drivers
v00000000010242d0_0 .net "nextbit", 0 0, L_0000000000fd3950;  1 drivers
v0000000001025db0_0 .net "q", 0 0, L_0000000000fd4600;  alias, 1 drivers
v0000000001025090_0 .net "rst", 0 0, v0000000001024410_0;  1 drivers
v0000000001025270_0 .net "seed", 3 0, v00000000010251d0_0;  1 drivers
v0000000001025bd0_0 .net "state_in", 3 0, L_0000000001024eb0;  1 drivers
v0000000001024e10_0 .net "state_out", 3 0, L_00000000010244b0;  1 drivers
L_00000000010244b0 .concat [ 1 1 1 1], v0000000000f69f00_0, v0000000000f69fa0_0, v0000000000f69320_0, v0000000000f693c0_0;
L_0000000001025c70 .part L_0000000001024eb0, 0, 1;
L_0000000001024550 .part L_0000000001024eb0, 1, 1;
L_0000000001024730 .part L_0000000001024eb0, 2, 1;
L_00000000010254f0 .part L_0000000001024eb0, 3, 1;
L_0000000001024eb0 .concat [ 1 1 1 1], v0000000000fd2a20_0, v00000000010247d0_0, v0000000001025310_0, v00000000010253b0_0;
L_00000000010245f0 .part v00000000010251d0_0, 0, 1;
L_0000000001025590 .part v00000000010251d0_0, 1, 1;
L_0000000001024870 .part v00000000010251d0_0, 2, 1;
L_0000000001024690 .part v00000000010251d0_0, 3, 1;
L_0000000001024910 .part L_00000000010244b0, 2, 1;
L_00000000010249b0 .part L_00000000010244b0, 1, 1;
L_0000000001024a50 .part L_00000000010244b0, 0, 1;
L_0000000001024af0 .concat [ 1 1 1 1], L_0000000000fd3950, L_0000000001024a50, L_00000000010249b0, L_0000000001024910;
L_0000000001025810 .part L_0000000001024af0, 0, 1;
L_00000000010258b0 .part L_0000000001024af0, 1, 1;
L_0000000001024ff0 .part L_0000000001024af0, 2, 1;
L_0000000001024f50 .part L_0000000001024af0, 3, 1;
L_0000000001026920 .part L_00000000010244b0, 2, 1;
L_0000000001026ce0 .part L_00000000010244b0, 3, 1;
S_0000000000f912c0 .scope module, "F[0]" "flipflop_lfsr" 3 10, 4 1 0, S_0000000000f9d7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0000000000f68920_0 .net "clk", 0 0, v0000000001025ef0_0;  alias, 1 drivers
v0000000000f6a0e0_0 .net "d", 0 0, L_0000000001025c70;  1 drivers
v0000000000f69f00_0 .var "q", 0 0;
v0000000000f68a60_0 .net "rst", 0 0, v0000000001024410_0;  alias, 1 drivers
E_0000000000fd7600 .event posedge, v0000000000f68a60_0, v0000000000f68920_0;
S_0000000000f91450 .scope module, "F[1]" "flipflop_lfsr" 3 10, 4 1 0, S_0000000000f9d7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0000000000f6a360_0 .net "clk", 0 0, v0000000001025ef0_0;  alias, 1 drivers
v0000000000f68ec0_0 .net "d", 0 0, L_0000000001024550;  1 drivers
v0000000000f69fa0_0 .var "q", 0 0;
v0000000000f69460_0 .net "rst", 0 0, v0000000001024410_0;  alias, 1 drivers
S_0000000000f915e0 .scope module, "F[2]" "flipflop_lfsr" 3 10, 4 1 0, S_0000000000f9d7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0000000000f68b00_0 .net "clk", 0 0, v0000000001025ef0_0;  alias, 1 drivers
v0000000000f6a040_0 .net "d", 0 0, L_0000000001024730;  1 drivers
v0000000000f69320_0 .var "q", 0 0;
v0000000000f68f60_0 .net "rst", 0 0, v0000000001024410_0;  alias, 1 drivers
S_0000000000f8e230 .scope module, "F[3]" "flipflop_lfsr" 3 10, 4 1 0, S_0000000000f9d7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0000000000f690a0_0 .net "clk", 0 0, v0000000001025ef0_0;  alias, 1 drivers
v0000000000f69280_0 .net "d", 0 0, L_00000000010254f0;  1 drivers
v0000000000f693c0_0 .var "q", 0 0;
v0000000000f69500_0 .net "rst", 0 0, v0000000001024410_0;  alias, 1 drivers
S_0000000000f8e3c0 .scope module, "M1[0]" "mux_lfsr" 3 12, 5 1 0, S_0000000000f9d7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000000000fd46e0 .functor NOT 1, v0000000001024370_0, C4<0>, C4<0>, C4<0>;
v0000000000f695a0_0 .net "a", 0 0, L_00000000010245f0;  1 drivers
v0000000000f69640_0 .net "b", 0 0, L_0000000001025810;  1 drivers
v0000000000fd3060_0 .net "control", 0 0, v0000000001024370_0;  alias, 1 drivers
v0000000000fd2b60_0 .net "notcontrol", 0 0, L_0000000000fd46e0;  1 drivers
v0000000000fd2a20_0 .var "q", 0 0;
E_0000000000fd7680 .event edge, v0000000000f69640_0, v0000000000f695a0_0, v0000000000fd2b60_0, v0000000000fd3060_0;
S_0000000000f8e550 .scope module, "M1[1]" "mux_lfsr" 3 12, 5 1 0, S_0000000000f9d7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000000000fd4590 .functor NOT 1, v0000000001024370_0, C4<0>, C4<0>, C4<0>;
v0000000000fd3100_0 .net "a", 0 0, L_0000000001025590;  1 drivers
v0000000000fd32e0_0 .net "b", 0 0, L_00000000010258b0;  1 drivers
v0000000000fd2660_0 .net "control", 0 0, v0000000001024370_0;  alias, 1 drivers
v0000000001025630_0 .net "notcontrol", 0 0, L_0000000000fd4590;  1 drivers
v00000000010247d0_0 .var "q", 0 0;
E_0000000000fd76c0 .event edge, v0000000000fd32e0_0, v0000000000fd3100_0, v0000000001025630_0, v0000000000fd3060_0;
S_0000000000fd3440 .scope module, "M1[2]" "mux_lfsr" 3 12, 5 1 0, S_0000000000f9d7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000000000fd3fe0 .functor NOT 1, v0000000001024370_0, C4<0>, C4<0>, C4<0>;
v0000000001025a90_0 .net "a", 0 0, L_0000000001024870;  1 drivers
v0000000001024c30_0 .net "b", 0 0, L_0000000001024ff0;  1 drivers
v0000000001024230_0 .net "control", 0 0, v0000000001024370_0;  alias, 1 drivers
v0000000001024cd0_0 .net "notcontrol", 0 0, L_0000000000fd3fe0;  1 drivers
v0000000001025310_0 .var "q", 0 0;
E_0000000000fd7780 .event edge, v0000000001024c30_0, v0000000001025a90_0, v0000000001024cd0_0, v0000000000fd3060_0;
S_0000000000fd35d0 .scope module, "M1[3]" "mux_lfsr" 3 12, 5 1 0, S_0000000000f9d7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000000000fd3b10 .functor NOT 1, v0000000001024370_0, C4<0>, C4<0>, C4<0>;
v0000000001025e50_0 .net "a", 0 0, L_0000000001024690;  1 drivers
v0000000001025950_0 .net "b", 0 0, L_0000000001024f50;  1 drivers
v0000000001024190_0 .net "control", 0 0, v0000000001024370_0;  alias, 1 drivers
v0000000001025b30_0 .net "notcontrol", 0 0, L_0000000000fd3b10;  1 drivers
v00000000010253b0_0 .var "q", 0 0;
E_0000000000fd7900 .event edge, v0000000001025950_0, v0000000001025e50_0, v0000000001025b30_0, v0000000000fd3060_0;
    .scope S_0000000000f912c0;
T_0 ;
    %wait E_0000000000fd7600;
    %load/vec4 v0000000000f68a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f69f00_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000f6a0e0_0;
    %store/vec4 v0000000000f69f00_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f91450;
T_1 ;
    %wait E_0000000000fd7600;
    %load/vec4 v0000000000f69460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f69fa0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000f68ec0_0;
    %store/vec4 v0000000000f69fa0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f915e0;
T_2 ;
    %wait E_0000000000fd7600;
    %load/vec4 v0000000000f68f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f69320_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000f6a040_0;
    %store/vec4 v0000000000f69320_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f8e230;
T_3 ;
    %wait E_0000000000fd7600;
    %load/vec4 v0000000000f69500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f693c0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000f69280_0;
    %store/vec4 v0000000000f693c0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000f8e3c0;
T_4 ;
    %wait E_0000000000fd7680;
    %load/vec4 v0000000000fd3060_0;
    %load/vec4 v0000000000f695a0_0;
    %and;
    %load/vec4 v0000000000fd2b60_0;
    %load/vec4 v0000000000f69640_0;
    %and;
    %or;
    %store/vec4 v0000000000fd2a20_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000f8e550;
T_5 ;
    %wait E_0000000000fd76c0;
    %load/vec4 v0000000000fd2660_0;
    %load/vec4 v0000000000fd3100_0;
    %and;
    %load/vec4 v0000000001025630_0;
    %load/vec4 v0000000000fd32e0_0;
    %and;
    %or;
    %store/vec4 v00000000010247d0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000fd3440;
T_6 ;
    %wait E_0000000000fd7780;
    %load/vec4 v0000000001024230_0;
    %load/vec4 v0000000001025a90_0;
    %and;
    %load/vec4 v0000000001024cd0_0;
    %load/vec4 v0000000001024c30_0;
    %and;
    %or;
    %store/vec4 v0000000001025310_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000fd35d0;
T_7 ;
    %wait E_0000000000fd7900;
    %load/vec4 v0000000001024190_0;
    %load/vec4 v0000000001025e50_0;
    %and;
    %load/vec4 v0000000001025b30_0;
    %load/vec4 v0000000001025950_0;
    %and;
    %or;
    %store/vec4 v00000000010253b0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000f9d610;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010240f0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0000000000f9d610;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001025ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001024370_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000010251d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001024410_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001024410_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001024410_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000000000f9d610;
T_10 ;
    %delay 3290337280, 5820;
    %load/vec4 v0000000001025ef0_0;
    %nor/r;
    %store/vec4 v0000000001025ef0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000f9d610;
T_11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000010251d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001024370_0, 0, 1;
    %delay 1281077248, 17462;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001024370_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010240f0_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000000010240f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_11.1, 5;
    %wait E_0000000000fd7440;
    %vpi_call 2 33 "$display", v0000000001024b90_0 {0 0 0};
    %load/vec4 v00000000010240f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010240f0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "lfsr_tb.v";
    "lfsr.v";
    "flipflop_lfsr.v";
    "mux_lfsr.v";
