
2022_06_20_flash_workspace.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003840  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080039f0  080039f0  000139f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a64  08003a64  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003a64  08003a64  00013a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a6c  08003a6c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a6c  08003a6c  00013a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a70  08003a70  00013a70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003a74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000000c0  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000130  20000130  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b1cd  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f6e  00000000  00000000  0002b26d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008d8  00000000  00000000  0002d1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000007f0  00000000  00000000  0002dab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023302  00000000  00000000  0002e2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c451  00000000  00000000  000515aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d59ed  00000000  00000000  0005d9fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001333e8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000025d0  00000000  00000000  00133438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080039d8 	.word	0x080039d8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	080039d8 	.word	0x080039d8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
 800059e:	4b17      	ldr	r3, [pc, #92]	; (80005fc <MX_GPIO_Init+0x68>)
 80005a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a2:	4a16      	ldr	r2, [pc, #88]	; (80005fc <MX_GPIO_Init+0x68>)
 80005a4:	f043 0304 	orr.w	r3, r3, #4
 80005a8:	6313      	str	r3, [r2, #48]	; 0x30
 80005aa:	4b14      	ldr	r3, [pc, #80]	; (80005fc <MX_GPIO_Init+0x68>)
 80005ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ae:	f003 0304 	and.w	r3, r3, #4
 80005b2:	60fb      	str	r3, [r7, #12]
 80005b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005b6:	2300      	movs	r3, #0
 80005b8:	60bb      	str	r3, [r7, #8]
 80005ba:	4b10      	ldr	r3, [pc, #64]	; (80005fc <MX_GPIO_Init+0x68>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005be:	4a0f      	ldr	r2, [pc, #60]	; (80005fc <MX_GPIO_Init+0x68>)
 80005c0:	f043 0308 	orr.w	r3, r3, #8
 80005c4:	6313      	str	r3, [r2, #48]	; 0x30
 80005c6:	4b0d      	ldr	r3, [pc, #52]	; (80005fc <MX_GPIO_Init+0x68>)
 80005c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ca:	f003 0308 	and.w	r3, r3, #8
 80005ce:	60bb      	str	r3, [r7, #8]
 80005d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d2:	2300      	movs	r3, #0
 80005d4:	607b      	str	r3, [r7, #4]
 80005d6:	4b09      	ldr	r3, [pc, #36]	; (80005fc <MX_GPIO_Init+0x68>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005da:	4a08      	ldr	r2, [pc, #32]	; (80005fc <MX_GPIO_Init+0x68>)
 80005dc:	f043 0301 	orr.w	r3, r3, #1
 80005e0:	6313      	str	r3, [r2, #48]	; 0x30
 80005e2:	4b06      	ldr	r3, [pc, #24]	; (80005fc <MX_GPIO_Init+0x68>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e6:	f003 0301 	and.w	r3, r3, #1
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]

}
 80005ee:	bf00      	nop
 80005f0:	3714      	adds	r7, #20
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	40023800 	.word	0x40023800

08000600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000604:	f000 faa8 	bl	8000b58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000608:	f000 f892 	bl	8000730 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800060c:	f7ff ffc2 	bl	8000594 <MX_GPIO_Init>
  MX_RTC_Init();
 8000610:	f000 f912 	bl	8000838 <MX_RTC_Init>
  MX_USART3_UART_Init();
 8000614:	f000 fa04 	bl	8000a20 <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000618:	f000 f8fc 	bl	8000814 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  memset(uart_buf, 0, UART_BUF_LEN);
 800061c:	221e      	movs	r2, #30
 800061e:	2100      	movs	r1, #0
 8000620:	483c      	ldr	r0, [pc, #240]	; (8000714 <main+0x114>)
 8000622:	f002 fd63 	bl	80030ec <memset>
  sprintf(uart_buf, "page 0\r\n");
 8000626:	493c      	ldr	r1, [pc, #240]	; (8000718 <main+0x118>)
 8000628:	483a      	ldr	r0, [pc, #232]	; (8000714 <main+0x114>)
 800062a:	f002 fd67 	bl	80030fc <siprintf>
  HAL_UART_Transmit_IT(&huart3, uart_buf, sizeof(uart_buf));
 800062e:	221e      	movs	r2, #30
 8000630:	4938      	ldr	r1, [pc, #224]	; (8000714 <main+0x114>)
 8000632:	483a      	ldr	r0, [pc, #232]	; (800071c <main+0x11c>)
 8000634:	f001 fe25 	bl	8002282 <HAL_UART_Transmit_IT>
  HAL_Delay(10);
 8000638:	200a      	movs	r0, #10
 800063a:	f000 faff 	bl	8000c3c <HAL_Delay>

  flash_addr = (uint32_t *)0x08000000;
 800063e:	4b38      	ldr	r3, [pc, #224]	; (8000720 <main+0x120>)
 8000640:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000644:	601a      	str	r2, [r3, #0]

  for(i = 0; i<10;i++)
 8000646:	4b37      	ldr	r3, [pc, #220]	; (8000724 <main+0x124>)
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	e01f      	b.n	800068e <main+0x8e>
  {
	  memset(uart_buf, 0, UART_BUF_LEN);
 800064e:	221e      	movs	r2, #30
 8000650:	2100      	movs	r1, #0
 8000652:	4830      	ldr	r0, [pc, #192]	; (8000714 <main+0x114>)
 8000654:	f002 fd4a 	bl	80030ec <memset>
	  sprintf(uart_buf, "%08x => %08x\r\n", flash_addr, * (flash_addr));
 8000658:	4b31      	ldr	r3, [pc, #196]	; (8000720 <main+0x120>)
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	4b30      	ldr	r3, [pc, #192]	; (8000720 <main+0x120>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4931      	ldr	r1, [pc, #196]	; (8000728 <main+0x128>)
 8000664:	482b      	ldr	r0, [pc, #172]	; (8000714 <main+0x114>)
 8000666:	f002 fd49 	bl	80030fc <siprintf>
	  HAL_UART_Transmit_IT(&huart3, uart_buf, sizeof(uart_buf));
 800066a:	221e      	movs	r2, #30
 800066c:	4929      	ldr	r1, [pc, #164]	; (8000714 <main+0x114>)
 800066e:	482b      	ldr	r0, [pc, #172]	; (800071c <main+0x11c>)
 8000670:	f001 fe07 	bl	8002282 <HAL_UART_Transmit_IT>
	  HAL_Delay(10);
 8000674:	200a      	movs	r0, #10
 8000676:	f000 fae1 	bl	8000c3c <HAL_Delay>
	  flash_addr++;
 800067a:	4b29      	ldr	r3, [pc, #164]	; (8000720 <main+0x120>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	3304      	adds	r3, #4
 8000680:	4a27      	ldr	r2, [pc, #156]	; (8000720 <main+0x120>)
 8000682:	6013      	str	r3, [r2, #0]
  for(i = 0; i<10;i++)
 8000684:	4b27      	ldr	r3, [pc, #156]	; (8000724 <main+0x124>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	3301      	adds	r3, #1
 800068a:	4a26      	ldr	r2, [pc, #152]	; (8000724 <main+0x124>)
 800068c:	6013      	str	r3, [r2, #0]
 800068e:	4b25      	ldr	r3, [pc, #148]	; (8000724 <main+0x124>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	2b09      	cmp	r3, #9
 8000694:	d9db      	bls.n	800064e <main+0x4e>
  }

  memset(uart_buf, 0, UART_BUF_LEN);
 8000696:	221e      	movs	r2, #30
 8000698:	2100      	movs	r1, #0
 800069a:	481e      	ldr	r0, [pc, #120]	; (8000714 <main+0x114>)
 800069c:	f002 fd26 	bl	80030ec <memset>
  sprintf(uart_buf, "\nbank2\r\n");
 80006a0:	4922      	ldr	r1, [pc, #136]	; (800072c <main+0x12c>)
 80006a2:	481c      	ldr	r0, [pc, #112]	; (8000714 <main+0x114>)
 80006a4:	f002 fd2a 	bl	80030fc <siprintf>
  HAL_UART_Transmit_IT(&huart3, uart_buf, sizeof(uart_buf));
 80006a8:	221e      	movs	r2, #30
 80006aa:	491a      	ldr	r1, [pc, #104]	; (8000714 <main+0x114>)
 80006ac:	481b      	ldr	r0, [pc, #108]	; (800071c <main+0x11c>)
 80006ae:	f001 fde8 	bl	8002282 <HAL_UART_Transmit_IT>
  HAL_Delay(10);
 80006b2:	200a      	movs	r0, #10
 80006b4:	f000 fac2 	bl	8000c3c <HAL_Delay>

  flash_addr = (uint32_t *)0x08100000;
 80006b8:	4b19      	ldr	r3, [pc, #100]	; (8000720 <main+0x120>)
 80006ba:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 80006be:	601a      	str	r2, [r3, #0]

  for(i = 0; i<10; i++)
 80006c0:	4b18      	ldr	r3, [pc, #96]	; (8000724 <main+0x124>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	601a      	str	r2, [r3, #0]
 80006c6:	e01f      	b.n	8000708 <main+0x108>
  {
	  memset(uart_buf, 0, UART_BUF_LEN);
 80006c8:	221e      	movs	r2, #30
 80006ca:	2100      	movs	r1, #0
 80006cc:	4811      	ldr	r0, [pc, #68]	; (8000714 <main+0x114>)
 80006ce:	f002 fd0d 	bl	80030ec <memset>
	  sprintf(uart_buf, "%08x => %08x\r\n", flash_addr, * (flash_addr));
 80006d2:	4b13      	ldr	r3, [pc, #76]	; (8000720 <main+0x120>)
 80006d4:	681a      	ldr	r2, [r3, #0]
 80006d6:	4b12      	ldr	r3, [pc, #72]	; (8000720 <main+0x120>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4912      	ldr	r1, [pc, #72]	; (8000728 <main+0x128>)
 80006de:	480d      	ldr	r0, [pc, #52]	; (8000714 <main+0x114>)
 80006e0:	f002 fd0c 	bl	80030fc <siprintf>
	  HAL_UART_Transmit_IT(&huart3, uart_buf, sizeof(uart_buf));
 80006e4:	221e      	movs	r2, #30
 80006e6:	490b      	ldr	r1, [pc, #44]	; (8000714 <main+0x114>)
 80006e8:	480c      	ldr	r0, [pc, #48]	; (800071c <main+0x11c>)
 80006ea:	f001 fdca 	bl	8002282 <HAL_UART_Transmit_IT>
	  HAL_Delay(10);
 80006ee:	200a      	movs	r0, #10
 80006f0:	f000 faa4 	bl	8000c3c <HAL_Delay>
	  flash_addr++;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <main+0x120>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	3304      	adds	r3, #4
 80006fa:	4a09      	ldr	r2, [pc, #36]	; (8000720 <main+0x120>)
 80006fc:	6013      	str	r3, [r2, #0]
  for(i = 0; i<10; i++)
 80006fe:	4b09      	ldr	r3, [pc, #36]	; (8000724 <main+0x124>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	3301      	adds	r3, #1
 8000704:	4a07      	ldr	r2, [pc, #28]	; (8000724 <main+0x124>)
 8000706:	6013      	str	r3, [r2, #0]
 8000708:	4b06      	ldr	r3, [pc, #24]	; (8000724 <main+0x124>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	2b09      	cmp	r3, #9
 800070e:	d9db      	bls.n	80006c8 <main+0xc8>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000710:	e7fe      	b.n	8000710 <main+0x110>
 8000712:	bf00      	nop
 8000714:	2000008c 	.word	0x2000008c
 8000718:	080039f0 	.word	0x080039f0
 800071c:	200000d8 	.word	0x200000d8
 8000720:	200000ac 	.word	0x200000ac
 8000724:	200000b0 	.word	0x200000b0
 8000728:	080039fc 	.word	0x080039fc
 800072c:	08003a0c 	.word	0x08003a0c

08000730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b094      	sub	sp, #80	; 0x50
 8000734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000736:	f107 0320 	add.w	r3, r7, #32
 800073a:	2230      	movs	r2, #48	; 0x30
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f002 fcd4 	bl	80030ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000744:	f107 030c 	add.w	r3, r7, #12
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]
 800074e:	609a      	str	r2, [r3, #8]
 8000750:	60da      	str	r2, [r3, #12]
 8000752:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000754:	2300      	movs	r3, #0
 8000756:	60bb      	str	r3, [r7, #8]
 8000758:	4b2c      	ldr	r3, [pc, #176]	; (800080c <SystemClock_Config+0xdc>)
 800075a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800075c:	4a2b      	ldr	r2, [pc, #172]	; (800080c <SystemClock_Config+0xdc>)
 800075e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000762:	6413      	str	r3, [r2, #64]	; 0x40
 8000764:	4b29      	ldr	r3, [pc, #164]	; (800080c <SystemClock_Config+0xdc>)
 8000766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800076c:	60bb      	str	r3, [r7, #8]
 800076e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000770:	2300      	movs	r3, #0
 8000772:	607b      	str	r3, [r7, #4]
 8000774:	4b26      	ldr	r3, [pc, #152]	; (8000810 <SystemClock_Config+0xe0>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a25      	ldr	r2, [pc, #148]	; (8000810 <SystemClock_Config+0xe0>)
 800077a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800077e:	6013      	str	r3, [r2, #0]
 8000780:	4b23      	ldr	r3, [pc, #140]	; (8000810 <SystemClock_Config+0xe0>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000788:	607b      	str	r3, [r7, #4]
 800078a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800078c:	2306      	movs	r3, #6
 800078e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000790:	2301      	movs	r3, #1
 8000792:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000794:	2301      	movs	r3, #1
 8000796:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000798:	2310      	movs	r3, #16
 800079a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800079c:	2302      	movs	r3, #2
 800079e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007a0:	2300      	movs	r3, #0
 80007a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007a4:	2308      	movs	r3, #8
 80007a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80007a8:	23b4      	movs	r3, #180	; 0xb4
 80007aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007ac:	2302      	movs	r3, #2
 80007ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007b0:	2304      	movs	r3, #4
 80007b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b4:	f107 0320 	add.w	r3, r7, #32
 80007b8:	4618      	mov	r0, r3
 80007ba:	f000 fe03 	bl	80013c4 <HAL_RCC_OscConfig>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007c4:	f000 f832 	bl	800082c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007c8:	f000 fdac 	bl	8001324 <HAL_PWREx_EnableOverDrive>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80007d2:	f000 f82b 	bl	800082c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d6:	230f      	movs	r3, #15
 80007d8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007da:	2302      	movs	r3, #2
 80007dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007de:	2300      	movs	r3, #0
 80007e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007e2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007ee:	f107 030c 	add.w	r3, r7, #12
 80007f2:	2105      	movs	r1, #5
 80007f4:	4618      	mov	r0, r3
 80007f6:	f001 f85d 	bl	80018b4 <HAL_RCC_ClockConfig>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000800:	f000 f814 	bl	800082c <Error_Handler>
  }
}
 8000804:	bf00      	nop
 8000806:	3750      	adds	r7, #80	; 0x50
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40023800 	.word	0x40023800
 8000810:	40007000 	.word	0x40007000

08000814 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000818:	2200      	movs	r2, #0
 800081a:	2100      	movs	r1, #0
 800081c:	2027      	movs	r0, #39	; 0x27
 800081e:	f000 fb0c 	bl	8000e3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000822:	2027      	movs	r0, #39	; 0x27
 8000824:	f000 fb25 	bl	8000e72 <HAL_NVIC_EnableIRQ>
}
 8000828:	bf00      	nop
 800082a:	bd80      	pop	{r7, pc}

0800082c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000830:	b672      	cpsid	i
}
 8000832:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000834:	e7fe      	b.n	8000834 <Error_Handler+0x8>
	...

08000838 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800083c:	4b0f      	ldr	r3, [pc, #60]	; (800087c <MX_RTC_Init+0x44>)
 800083e:	4a10      	ldr	r2, [pc, #64]	; (8000880 <MX_RTC_Init+0x48>)
 8000840:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <MX_RTC_Init+0x44>)
 8000844:	2200      	movs	r2, #0
 8000846:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000848:	4b0c      	ldr	r3, [pc, #48]	; (800087c <MX_RTC_Init+0x44>)
 800084a:	227f      	movs	r2, #127	; 0x7f
 800084c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800084e:	4b0b      	ldr	r3, [pc, #44]	; (800087c <MX_RTC_Init+0x44>)
 8000850:	22ff      	movs	r2, #255	; 0xff
 8000852:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000854:	4b09      	ldr	r3, [pc, #36]	; (800087c <MX_RTC_Init+0x44>)
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800085a:	4b08      	ldr	r3, [pc, #32]	; (800087c <MX_RTC_Init+0x44>)
 800085c:	2200      	movs	r2, #0
 800085e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <MX_RTC_Init+0x44>)
 8000862:	2200      	movs	r2, #0
 8000864:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000866:	4805      	ldr	r0, [pc, #20]	; (800087c <MX_RTC_Init+0x44>)
 8000868:	f001 fbc4 	bl	8001ff4 <HAL_RTC_Init>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000872:	f7ff ffdb 	bl	800082c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	200000b4 	.word	0x200000b4
 8000880:	40002800 	.word	0x40002800

08000884 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b08e      	sub	sp, #56	; 0x38
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800088c:	f107 0308 	add.w	r3, r7, #8
 8000890:	2230      	movs	r2, #48	; 0x30
 8000892:	2100      	movs	r1, #0
 8000894:	4618      	mov	r0, r3
 8000896:	f002 fc29 	bl	80030ec <memset>
  if(rtcHandle->Instance==RTC)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4a0c      	ldr	r2, [pc, #48]	; (80008d0 <HAL_RTC_MspInit+0x4c>)
 80008a0:	4293      	cmp	r3, r2
 80008a2:	d111      	bne.n	80008c8 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80008a4:	2320      	movs	r3, #32
 80008a6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80008a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008ac:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008ae:	f107 0308 	add.w	r3, r7, #8
 80008b2:	4618      	mov	r0, r3
 80008b4:	f001 f9de 	bl	8001c74 <HAL_RCCEx_PeriphCLKConfig>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80008be:	f7ff ffb5 	bl	800082c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80008c2:	4b04      	ldr	r3, [pc, #16]	; (80008d4 <HAL_RTC_MspInit+0x50>)
 80008c4:	2201      	movs	r2, #1
 80008c6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80008c8:	bf00      	nop
 80008ca:	3738      	adds	r7, #56	; 0x38
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	40002800 	.word	0x40002800
 80008d4:	42470e3c 	.word	0x42470e3c

080008d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	607b      	str	r3, [r7, #4]
 80008e2:	4b10      	ldr	r3, [pc, #64]	; (8000924 <HAL_MspInit+0x4c>)
 80008e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008e6:	4a0f      	ldr	r2, [pc, #60]	; (8000924 <HAL_MspInit+0x4c>)
 80008e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008ec:	6453      	str	r3, [r2, #68]	; 0x44
 80008ee:	4b0d      	ldr	r3, [pc, #52]	; (8000924 <HAL_MspInit+0x4c>)
 80008f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008f6:	607b      	str	r3, [r7, #4]
 80008f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	603b      	str	r3, [r7, #0]
 80008fe:	4b09      	ldr	r3, [pc, #36]	; (8000924 <HAL_MspInit+0x4c>)
 8000900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000902:	4a08      	ldr	r2, [pc, #32]	; (8000924 <HAL_MspInit+0x4c>)
 8000904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000908:	6413      	str	r3, [r2, #64]	; 0x40
 800090a:	4b06      	ldr	r3, [pc, #24]	; (8000924 <HAL_MspInit+0x4c>)
 800090c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000912:	603b      	str	r3, [r7, #0]
 8000914:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000916:	bf00      	nop
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	40023800 	.word	0x40023800

08000928 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800092c:	e7fe      	b.n	800092c <NMI_Handler+0x4>

0800092e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800092e:	b480      	push	{r7}
 8000930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000932:	e7fe      	b.n	8000932 <HardFault_Handler+0x4>

08000934 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000938:	e7fe      	b.n	8000938 <MemManage_Handler+0x4>

0800093a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800093a:	b480      	push	{r7}
 800093c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800093e:	e7fe      	b.n	800093e <BusFault_Handler+0x4>

08000940 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000944:	e7fe      	b.n	8000944 <UsageFault_Handler+0x4>

08000946 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000946:	b480      	push	{r7}
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800094a:	bf00      	nop
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr

08000954 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr

08000962 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000962:	b480      	push	{r7}
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000966:	bf00      	nop
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000974:	f000 f942 	bl	8000bfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000978:	bf00      	nop
 800097a:	bd80      	pop	{r7, pc}

0800097c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000980:	4802      	ldr	r0, [pc, #8]	; (800098c <USART3_IRQHandler+0x10>)
 8000982:	f001 fcc3 	bl	800230c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	200000d8 	.word	0x200000d8

08000990 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000998:	4a14      	ldr	r2, [pc, #80]	; (80009ec <_sbrk+0x5c>)
 800099a:	4b15      	ldr	r3, [pc, #84]	; (80009f0 <_sbrk+0x60>)
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009a4:	4b13      	ldr	r3, [pc, #76]	; (80009f4 <_sbrk+0x64>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d102      	bne.n	80009b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009ac:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <_sbrk+0x64>)
 80009ae:	4a12      	ldr	r2, [pc, #72]	; (80009f8 <_sbrk+0x68>)
 80009b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009b2:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <_sbrk+0x64>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d207      	bcs.n	80009d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009c0:	f002 fb6a 	bl	8003098 <__errno>
 80009c4:	4603      	mov	r3, r0
 80009c6:	220c      	movs	r2, #12
 80009c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009ca:	f04f 33ff 	mov.w	r3, #4294967295
 80009ce:	e009      	b.n	80009e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009d0:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <_sbrk+0x64>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009d6:	4b07      	ldr	r3, [pc, #28]	; (80009f4 <_sbrk+0x64>)
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4413      	add	r3, r2
 80009de:	4a05      	ldr	r2, [pc, #20]	; (80009f4 <_sbrk+0x64>)
 80009e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009e2:	68fb      	ldr	r3, [r7, #12]
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3718      	adds	r7, #24
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	20030000 	.word	0x20030000
 80009f0:	00000400 	.word	0x00000400
 80009f4:	200000d4 	.word	0x200000d4
 80009f8:	20000130 	.word	0x20000130

080009fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a00:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <SystemInit+0x20>)
 8000a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a06:	4a05      	ldr	r2, [pc, #20]	; (8000a1c <SystemInit+0x20>)
 8000a08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a24:	4b11      	ldr	r3, [pc, #68]	; (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a26:	4a12      	ldr	r2, [pc, #72]	; (8000a70 <MX_USART3_UART_Init+0x50>)
 8000a28:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a2a:	4b10      	ldr	r3, [pc, #64]	; (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a30:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a32:	4b0e      	ldr	r3, [pc, #56]	; (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a38:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	; (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a44:	4b09      	ldr	r3, [pc, #36]	; (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a46:	220c      	movs	r2, #12
 8000a48:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a4a:	4b08      	ldr	r3, [pc, #32]	; (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a56:	4805      	ldr	r0, [pc, #20]	; (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a58:	f001 fbc6 	bl	80021e8 <HAL_UART_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000a62:	f7ff fee3 	bl	800082c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	200000d8 	.word	0x200000d8
 8000a70:	40004800 	.word	0x40004800

08000a74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08a      	sub	sp, #40	; 0x28
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
 8000a8a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a19      	ldr	r2, [pc, #100]	; (8000af8 <HAL_UART_MspInit+0x84>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d12c      	bne.n	8000af0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	613b      	str	r3, [r7, #16]
 8000a9a:	4b18      	ldr	r3, [pc, #96]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9e:	4a17      	ldr	r2, [pc, #92]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000aa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000aa4:	6413      	str	r3, [r2, #64]	; 0x40
 8000aa6:	4b15      	ldr	r3, [pc, #84]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aaa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	4b11      	ldr	r3, [pc, #68]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	4a10      	ldr	r2, [pc, #64]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000abc:	f043 0308 	orr.w	r3, r3, #8
 8000ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	f003 0308 	and.w	r3, r3, #8
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ace:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000adc:	2303      	movs	r3, #3
 8000ade:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ae0:	2307      	movs	r3, #7
 8000ae2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ae4:	f107 0314 	add.w	r3, r7, #20
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4805      	ldr	r0, [pc, #20]	; (8000b00 <HAL_UART_MspInit+0x8c>)
 8000aec:	f000 fa6e 	bl	8000fcc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000af0:	bf00      	nop
 8000af2:	3728      	adds	r7, #40	; 0x28
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	40004800 	.word	0x40004800
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40020c00 	.word	0x40020c00

08000b04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000b04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b3c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b08:	480d      	ldr	r0, [pc, #52]	; (8000b40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b0a:	490e      	ldr	r1, [pc, #56]	; (8000b44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b0c:	4a0e      	ldr	r2, [pc, #56]	; (8000b48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b10:	e002      	b.n	8000b18 <LoopCopyDataInit>

08000b12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b16:	3304      	adds	r3, #4

08000b18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b1c:	d3f9      	bcc.n	8000b12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b1e:	4a0b      	ldr	r2, [pc, #44]	; (8000b4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b20:	4c0b      	ldr	r4, [pc, #44]	; (8000b50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b24:	e001      	b.n	8000b2a <LoopFillZerobss>

08000b26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b28:	3204      	adds	r2, #4

08000b2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b2c:	d3fb      	bcc.n	8000b26 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b2e:	f7ff ff65 	bl	80009fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b32:	f002 fab7 	bl	80030a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b36:	f7ff fd63 	bl	8000600 <main>
  bx  lr    
 8000b3a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000b3c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000b40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b44:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b48:	08003a74 	.word	0x08003a74
  ldr r2, =_sbss
 8000b4c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b50:	20000130 	.word	0x20000130

08000b54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b54:	e7fe      	b.n	8000b54 <ADC_IRQHandler>
	...

08000b58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b5c:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <HAL_Init+0x40>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a0d      	ldr	r2, [pc, #52]	; (8000b98 <HAL_Init+0x40>)
 8000b62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b68:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <HAL_Init+0x40>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a0a      	ldr	r2, [pc, #40]	; (8000b98 <HAL_Init+0x40>)
 8000b6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b74:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <HAL_Init+0x40>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a07      	ldr	r2, [pc, #28]	; (8000b98 <HAL_Init+0x40>)
 8000b7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b80:	2003      	movs	r0, #3
 8000b82:	f000 f94f 	bl	8000e24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b86:	200f      	movs	r0, #15
 8000b88:	f000 f808 	bl	8000b9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b8c:	f7ff fea4 	bl	80008d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b90:	2300      	movs	r3, #0
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40023c00 	.word	0x40023c00

08000b9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ba4:	4b12      	ldr	r3, [pc, #72]	; (8000bf0 <HAL_InitTick+0x54>)
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	4b12      	ldr	r3, [pc, #72]	; (8000bf4 <HAL_InitTick+0x58>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	4619      	mov	r1, r3
 8000bae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f000 f967 	bl	8000e8e <HAL_SYSTICK_Config>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	e00e      	b.n	8000be8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2b0f      	cmp	r3, #15
 8000bce:	d80a      	bhi.n	8000be6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	6879      	ldr	r1, [r7, #4]
 8000bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd8:	f000 f92f 	bl	8000e3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bdc:	4a06      	ldr	r2, [pc, #24]	; (8000bf8 <HAL_InitTick+0x5c>)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000be2:	2300      	movs	r3, #0
 8000be4:	e000      	b.n	8000be8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000be6:	2301      	movs	r3, #1
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3708      	adds	r7, #8
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20000000 	.word	0x20000000
 8000bf4:	20000008 	.word	0x20000008
 8000bf8:	20000004 	.word	0x20000004

08000bfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c00:	4b06      	ldr	r3, [pc, #24]	; (8000c1c <HAL_IncTick+0x20>)
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	461a      	mov	r2, r3
 8000c06:	4b06      	ldr	r3, [pc, #24]	; (8000c20 <HAL_IncTick+0x24>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	4a04      	ldr	r2, [pc, #16]	; (8000c20 <HAL_IncTick+0x24>)
 8000c0e:	6013      	str	r3, [r2, #0]
}
 8000c10:	bf00      	nop
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	20000008 	.word	0x20000008
 8000c20:	2000011c 	.word	0x2000011c

08000c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  return uwTick;
 8000c28:	4b03      	ldr	r3, [pc, #12]	; (8000c38 <HAL_GetTick+0x14>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	2000011c 	.word	0x2000011c

08000c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c44:	f7ff ffee 	bl	8000c24 <HAL_GetTick>
 8000c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c54:	d005      	beq.n	8000c62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c56:	4b0a      	ldr	r3, [pc, #40]	; (8000c80 <HAL_Delay+0x44>)
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	461a      	mov	r2, r3
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	4413      	add	r3, r2
 8000c60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c62:	bf00      	nop
 8000c64:	f7ff ffde 	bl	8000c24 <HAL_GetTick>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	1ad3      	subs	r3, r2, r3
 8000c6e:	68fa      	ldr	r2, [r7, #12]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d8f7      	bhi.n	8000c64 <HAL_Delay+0x28>
  {
  }
}
 8000c74:	bf00      	nop
 8000c76:	bf00      	nop
 8000c78:	3710      	adds	r7, #16
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	20000008 	.word	0x20000008

08000c84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b085      	sub	sp, #20
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	f003 0307 	and.w	r3, r3, #7
 8000c92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c94:	4b0c      	ldr	r3, [pc, #48]	; (8000cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c9a:	68ba      	ldr	r2, [r7, #8]
 8000c9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cb6:	4a04      	ldr	r2, [pc, #16]	; (8000cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	60d3      	str	r3, [r2, #12]
}
 8000cbc:	bf00      	nop
 8000cbe:	3714      	adds	r7, #20
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cd0:	4b04      	ldr	r3, [pc, #16]	; (8000ce4 <__NVIC_GetPriorityGrouping+0x18>)
 8000cd2:	68db      	ldr	r3, [r3, #12]
 8000cd4:	0a1b      	lsrs	r3, r3, #8
 8000cd6:	f003 0307 	and.w	r3, r3, #7
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	db0b      	blt.n	8000d12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	f003 021f 	and.w	r2, r3, #31
 8000d00:	4907      	ldr	r1, [pc, #28]	; (8000d20 <__NVIC_EnableIRQ+0x38>)
 8000d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d06:	095b      	lsrs	r3, r3, #5
 8000d08:	2001      	movs	r0, #1
 8000d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d12:	bf00      	nop
 8000d14:	370c      	adds	r7, #12
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	e000e100 	.word	0xe000e100

08000d24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	6039      	str	r1, [r7, #0]
 8000d2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	db0a      	blt.n	8000d4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	b2da      	uxtb	r2, r3
 8000d3c:	490c      	ldr	r1, [pc, #48]	; (8000d70 <__NVIC_SetPriority+0x4c>)
 8000d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d42:	0112      	lsls	r2, r2, #4
 8000d44:	b2d2      	uxtb	r2, r2
 8000d46:	440b      	add	r3, r1
 8000d48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d4c:	e00a      	b.n	8000d64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	b2da      	uxtb	r2, r3
 8000d52:	4908      	ldr	r1, [pc, #32]	; (8000d74 <__NVIC_SetPriority+0x50>)
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	f003 030f 	and.w	r3, r3, #15
 8000d5a:	3b04      	subs	r3, #4
 8000d5c:	0112      	lsls	r2, r2, #4
 8000d5e:	b2d2      	uxtb	r2, r2
 8000d60:	440b      	add	r3, r1
 8000d62:	761a      	strb	r2, [r3, #24]
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	e000e100 	.word	0xe000e100
 8000d74:	e000ed00 	.word	0xe000ed00

08000d78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b089      	sub	sp, #36	; 0x24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	60f8      	str	r0, [r7, #12]
 8000d80:	60b9      	str	r1, [r7, #8]
 8000d82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	f003 0307 	and.w	r3, r3, #7
 8000d8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d8c:	69fb      	ldr	r3, [r7, #28]
 8000d8e:	f1c3 0307 	rsb	r3, r3, #7
 8000d92:	2b04      	cmp	r3, #4
 8000d94:	bf28      	it	cs
 8000d96:	2304      	movcs	r3, #4
 8000d98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d9a:	69fb      	ldr	r3, [r7, #28]
 8000d9c:	3304      	adds	r3, #4
 8000d9e:	2b06      	cmp	r3, #6
 8000da0:	d902      	bls.n	8000da8 <NVIC_EncodePriority+0x30>
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	3b03      	subs	r3, #3
 8000da6:	e000      	b.n	8000daa <NVIC_EncodePriority+0x32>
 8000da8:	2300      	movs	r3, #0
 8000daa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dac:	f04f 32ff 	mov.w	r2, #4294967295
 8000db0:	69bb      	ldr	r3, [r7, #24]
 8000db2:	fa02 f303 	lsl.w	r3, r2, r3
 8000db6:	43da      	mvns	r2, r3
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	401a      	ands	r2, r3
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dca:	43d9      	mvns	r1, r3
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd0:	4313      	orrs	r3, r2
         );
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3724      	adds	r7, #36	; 0x24
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
	...

08000de0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	3b01      	subs	r3, #1
 8000dec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000df0:	d301      	bcc.n	8000df6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000df2:	2301      	movs	r3, #1
 8000df4:	e00f      	b.n	8000e16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000df6:	4a0a      	ldr	r2, [pc, #40]	; (8000e20 <SysTick_Config+0x40>)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	3b01      	subs	r3, #1
 8000dfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dfe:	210f      	movs	r1, #15
 8000e00:	f04f 30ff 	mov.w	r0, #4294967295
 8000e04:	f7ff ff8e 	bl	8000d24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e08:	4b05      	ldr	r3, [pc, #20]	; (8000e20 <SysTick_Config+0x40>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e0e:	4b04      	ldr	r3, [pc, #16]	; (8000e20 <SysTick_Config+0x40>)
 8000e10:	2207      	movs	r2, #7
 8000e12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e14:	2300      	movs	r3, #0
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	e000e010 	.word	0xe000e010

08000e24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f7ff ff29 	bl	8000c84 <__NVIC_SetPriorityGrouping>
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}

08000e3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	b086      	sub	sp, #24
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	4603      	mov	r3, r0
 8000e42:	60b9      	str	r1, [r7, #8]
 8000e44:	607a      	str	r2, [r7, #4]
 8000e46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e4c:	f7ff ff3e 	bl	8000ccc <__NVIC_GetPriorityGrouping>
 8000e50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e52:	687a      	ldr	r2, [r7, #4]
 8000e54:	68b9      	ldr	r1, [r7, #8]
 8000e56:	6978      	ldr	r0, [r7, #20]
 8000e58:	f7ff ff8e 	bl	8000d78 <NVIC_EncodePriority>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e62:	4611      	mov	r1, r2
 8000e64:	4618      	mov	r0, r3
 8000e66:	f7ff ff5d 	bl	8000d24 <__NVIC_SetPriority>
}
 8000e6a:	bf00      	nop
 8000e6c:	3718      	adds	r7, #24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}

08000e72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e72:	b580      	push	{r7, lr}
 8000e74:	b082      	sub	sp, #8
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	4603      	mov	r3, r0
 8000e7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff ff31 	bl	8000ce8 <__NVIC_EnableIRQ>
}
 8000e86:	bf00      	nop
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	b082      	sub	sp, #8
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e96:	6878      	ldr	r0, [r7, #4]
 8000e98:	f7ff ffa2 	bl	8000de0 <SysTick_Config>
 8000e9c:	4603      	mov	r3, r0
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b084      	sub	sp, #16
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eb2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000eb4:	f7ff feb6 	bl	8000c24 <HAL_GetTick>
 8000eb8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d008      	beq.n	8000ed8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2280      	movs	r2, #128	; 0x80
 8000eca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	e052      	b.n	8000f7e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f022 0216 	bic.w	r2, r2, #22
 8000ee6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	695a      	ldr	r2, [r3, #20]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000ef6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d103      	bne.n	8000f08 <HAL_DMA_Abort+0x62>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d007      	beq.n	8000f18 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f022 0208 	bic.w	r2, r2, #8
 8000f16:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f022 0201 	bic.w	r2, r2, #1
 8000f26:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f28:	e013      	b.n	8000f52 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000f2a:	f7ff fe7b 	bl	8000c24 <HAL_GetTick>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	2b05      	cmp	r3, #5
 8000f36:	d90c      	bls.n	8000f52 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2220      	movs	r2, #32
 8000f3c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2203      	movs	r2, #3
 8000f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	e015      	b.n	8000f7e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f003 0301 	and.w	r3, r3, #1
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d1e4      	bne.n	8000f2a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f64:	223f      	movs	r2, #63	; 0x3f
 8000f66:	409a      	lsls	r2, r3
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2201      	movs	r2, #1
 8000f70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2200      	movs	r2, #0
 8000f78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b083      	sub	sp, #12
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d004      	beq.n	8000fa4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2280      	movs	r2, #128	; 0x80
 8000f9e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e00c      	b.n	8000fbe <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2205      	movs	r2, #5
 8000fa8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f022 0201 	bic.w	r2, r2, #1
 8000fba:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000fbc:	2300      	movs	r3, #0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
	...

08000fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b089      	sub	sp, #36	; 0x24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]
 8000fe6:	e177      	b.n	80012d8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fe8:	2201      	movs	r2, #1
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	697a      	ldr	r2, [r7, #20]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	429a      	cmp	r2, r3
 8001002:	f040 8166 	bne.w	80012d2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f003 0303 	and.w	r3, r3, #3
 800100e:	2b01      	cmp	r3, #1
 8001010:	d005      	beq.n	800101e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800101a:	2b02      	cmp	r3, #2
 800101c:	d130      	bne.n	8001080 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	2203      	movs	r2, #3
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	43db      	mvns	r3, r3
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	4013      	ands	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	68da      	ldr	r2, [r3, #12]
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	fa02 f303 	lsl.w	r3, r2, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4313      	orrs	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	69ba      	ldr	r2, [r7, #24]
 800104c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001054:	2201      	movs	r2, #1
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4013      	ands	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	091b      	lsrs	r3, r3, #4
 800106a:	f003 0201 	and.w	r2, r3, #1
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4313      	orrs	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f003 0303 	and.w	r3, r3, #3
 8001088:	2b03      	cmp	r3, #3
 800108a:	d017      	beq.n	80010bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	2203      	movs	r2, #3
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	43db      	mvns	r3, r3
 800109e:	69ba      	ldr	r2, [r7, #24]
 80010a0:	4013      	ands	r3, r2
 80010a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	689a      	ldr	r2, [r3, #8]
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f003 0303 	and.w	r3, r3, #3
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d123      	bne.n	8001110 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	08da      	lsrs	r2, r3, #3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	3208      	adds	r2, #8
 80010d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	f003 0307 	and.w	r3, r3, #7
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	220f      	movs	r2, #15
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	43db      	mvns	r3, r3
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	4013      	ands	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	691a      	ldr	r2, [r3, #16]
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	f003 0307 	and.w	r3, r3, #7
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	4313      	orrs	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	08da      	lsrs	r2, r3, #3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	3208      	adds	r2, #8
 800110a:	69b9      	ldr	r1, [r7, #24]
 800110c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	2203      	movs	r2, #3
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	43db      	mvns	r3, r3
 8001122:	69ba      	ldr	r2, [r7, #24]
 8001124:	4013      	ands	r3, r2
 8001126:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f003 0203 	and.w	r2, r3, #3
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	4313      	orrs	r3, r2
 800113c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800114c:	2b00      	cmp	r3, #0
 800114e:	f000 80c0 	beq.w	80012d2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	4b66      	ldr	r3, [pc, #408]	; (80012f0 <HAL_GPIO_Init+0x324>)
 8001158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800115a:	4a65      	ldr	r2, [pc, #404]	; (80012f0 <HAL_GPIO_Init+0x324>)
 800115c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001160:	6453      	str	r3, [r2, #68]	; 0x44
 8001162:	4b63      	ldr	r3, [pc, #396]	; (80012f0 <HAL_GPIO_Init+0x324>)
 8001164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001166:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800116e:	4a61      	ldr	r2, [pc, #388]	; (80012f4 <HAL_GPIO_Init+0x328>)
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	089b      	lsrs	r3, r3, #2
 8001174:	3302      	adds	r3, #2
 8001176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800117a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	f003 0303 	and.w	r3, r3, #3
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	220f      	movs	r2, #15
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	43db      	mvns	r3, r3
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	4013      	ands	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a58      	ldr	r2, [pc, #352]	; (80012f8 <HAL_GPIO_Init+0x32c>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d037      	beq.n	800120a <HAL_GPIO_Init+0x23e>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a57      	ldr	r2, [pc, #348]	; (80012fc <HAL_GPIO_Init+0x330>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d031      	beq.n	8001206 <HAL_GPIO_Init+0x23a>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	4a56      	ldr	r2, [pc, #344]	; (8001300 <HAL_GPIO_Init+0x334>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d02b      	beq.n	8001202 <HAL_GPIO_Init+0x236>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a55      	ldr	r2, [pc, #340]	; (8001304 <HAL_GPIO_Init+0x338>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d025      	beq.n	80011fe <HAL_GPIO_Init+0x232>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a54      	ldr	r2, [pc, #336]	; (8001308 <HAL_GPIO_Init+0x33c>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d01f      	beq.n	80011fa <HAL_GPIO_Init+0x22e>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a53      	ldr	r2, [pc, #332]	; (800130c <HAL_GPIO_Init+0x340>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d019      	beq.n	80011f6 <HAL_GPIO_Init+0x22a>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a52      	ldr	r2, [pc, #328]	; (8001310 <HAL_GPIO_Init+0x344>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d013      	beq.n	80011f2 <HAL_GPIO_Init+0x226>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a51      	ldr	r2, [pc, #324]	; (8001314 <HAL_GPIO_Init+0x348>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d00d      	beq.n	80011ee <HAL_GPIO_Init+0x222>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a50      	ldr	r2, [pc, #320]	; (8001318 <HAL_GPIO_Init+0x34c>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d007      	beq.n	80011ea <HAL_GPIO_Init+0x21e>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a4f      	ldr	r2, [pc, #316]	; (800131c <HAL_GPIO_Init+0x350>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d101      	bne.n	80011e6 <HAL_GPIO_Init+0x21a>
 80011e2:	2309      	movs	r3, #9
 80011e4:	e012      	b.n	800120c <HAL_GPIO_Init+0x240>
 80011e6:	230a      	movs	r3, #10
 80011e8:	e010      	b.n	800120c <HAL_GPIO_Init+0x240>
 80011ea:	2308      	movs	r3, #8
 80011ec:	e00e      	b.n	800120c <HAL_GPIO_Init+0x240>
 80011ee:	2307      	movs	r3, #7
 80011f0:	e00c      	b.n	800120c <HAL_GPIO_Init+0x240>
 80011f2:	2306      	movs	r3, #6
 80011f4:	e00a      	b.n	800120c <HAL_GPIO_Init+0x240>
 80011f6:	2305      	movs	r3, #5
 80011f8:	e008      	b.n	800120c <HAL_GPIO_Init+0x240>
 80011fa:	2304      	movs	r3, #4
 80011fc:	e006      	b.n	800120c <HAL_GPIO_Init+0x240>
 80011fe:	2303      	movs	r3, #3
 8001200:	e004      	b.n	800120c <HAL_GPIO_Init+0x240>
 8001202:	2302      	movs	r3, #2
 8001204:	e002      	b.n	800120c <HAL_GPIO_Init+0x240>
 8001206:	2301      	movs	r3, #1
 8001208:	e000      	b.n	800120c <HAL_GPIO_Init+0x240>
 800120a:	2300      	movs	r3, #0
 800120c:	69fa      	ldr	r2, [r7, #28]
 800120e:	f002 0203 	and.w	r2, r2, #3
 8001212:	0092      	lsls	r2, r2, #2
 8001214:	4093      	lsls	r3, r2
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4313      	orrs	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800121c:	4935      	ldr	r1, [pc, #212]	; (80012f4 <HAL_GPIO_Init+0x328>)
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	089b      	lsrs	r3, r3, #2
 8001222:	3302      	adds	r3, #2
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800122a:	4b3d      	ldr	r3, [pc, #244]	; (8001320 <HAL_GPIO_Init+0x354>)
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	43db      	mvns	r3, r3
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	4013      	ands	r3, r2
 8001238:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d003      	beq.n	800124e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001246:	69ba      	ldr	r2, [r7, #24]
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	4313      	orrs	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800124e:	4a34      	ldr	r2, [pc, #208]	; (8001320 <HAL_GPIO_Init+0x354>)
 8001250:	69bb      	ldr	r3, [r7, #24]
 8001252:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001254:	4b32      	ldr	r3, [pc, #200]	; (8001320 <HAL_GPIO_Init+0x354>)
 8001256:	68db      	ldr	r3, [r3, #12]
 8001258:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	43db      	mvns	r3, r3
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	4013      	ands	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800126c:	2b00      	cmp	r3, #0
 800126e:	d003      	beq.n	8001278 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	4313      	orrs	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001278:	4a29      	ldr	r2, [pc, #164]	; (8001320 <HAL_GPIO_Init+0x354>)
 800127a:	69bb      	ldr	r3, [r7, #24]
 800127c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800127e:	4b28      	ldr	r3, [pc, #160]	; (8001320 <HAL_GPIO_Init+0x354>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	43db      	mvns	r3, r3
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	4013      	ands	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d003      	beq.n	80012a2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	4313      	orrs	r3, r2
 80012a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012a2:	4a1f      	ldr	r2, [pc, #124]	; (8001320 <HAL_GPIO_Init+0x354>)
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012a8:	4b1d      	ldr	r3, [pc, #116]	; (8001320 <HAL_GPIO_Init+0x354>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	43db      	mvns	r3, r3
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	4013      	ands	r3, r2
 80012b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d003      	beq.n	80012cc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012cc:	4a14      	ldr	r2, [pc, #80]	; (8001320 <HAL_GPIO_Init+0x354>)
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	3301      	adds	r3, #1
 80012d6:	61fb      	str	r3, [r7, #28]
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	2b0f      	cmp	r3, #15
 80012dc:	f67f ae84 	bls.w	8000fe8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012e0:	bf00      	nop
 80012e2:	bf00      	nop
 80012e4:	3724      	adds	r7, #36	; 0x24
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40013800 	.word	0x40013800
 80012f8:	40020000 	.word	0x40020000
 80012fc:	40020400 	.word	0x40020400
 8001300:	40020800 	.word	0x40020800
 8001304:	40020c00 	.word	0x40020c00
 8001308:	40021000 	.word	0x40021000
 800130c:	40021400 	.word	0x40021400
 8001310:	40021800 	.word	0x40021800
 8001314:	40021c00 	.word	0x40021c00
 8001318:	40022000 	.word	0x40022000
 800131c:	40022400 	.word	0x40022400
 8001320:	40013c00 	.word	0x40013c00

08001324 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800132e:	2300      	movs	r3, #0
 8001330:	603b      	str	r3, [r7, #0]
 8001332:	4b20      	ldr	r3, [pc, #128]	; (80013b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8001334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001336:	4a1f      	ldr	r2, [pc, #124]	; (80013b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8001338:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800133c:	6413      	str	r3, [r2, #64]	; 0x40
 800133e:	4b1d      	ldr	r3, [pc, #116]	; (80013b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8001340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800134a:	4b1b      	ldr	r3, [pc, #108]	; (80013b8 <HAL_PWREx_EnableOverDrive+0x94>)
 800134c:	2201      	movs	r2, #1
 800134e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001350:	f7ff fc68 	bl	8000c24 <HAL_GetTick>
 8001354:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001356:	e009      	b.n	800136c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001358:	f7ff fc64 	bl	8000c24 <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001366:	d901      	bls.n	800136c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001368:	2303      	movs	r3, #3
 800136a:	e01f      	b.n	80013ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800136c:	4b13      	ldr	r3, [pc, #76]	; (80013bc <HAL_PWREx_EnableOverDrive+0x98>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001374:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001378:	d1ee      	bne.n	8001358 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800137a:	4b11      	ldr	r3, [pc, #68]	; (80013c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800137c:	2201      	movs	r2, #1
 800137e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001380:	f7ff fc50 	bl	8000c24 <HAL_GetTick>
 8001384:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001386:	e009      	b.n	800139c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001388:	f7ff fc4c 	bl	8000c24 <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001396:	d901      	bls.n	800139c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001398:	2303      	movs	r3, #3
 800139a:	e007      	b.n	80013ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800139c:	4b07      	ldr	r3, [pc, #28]	; (80013bc <HAL_PWREx_EnableOverDrive+0x98>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80013a8:	d1ee      	bne.n	8001388 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80013aa:	2300      	movs	r3, #0
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40023800 	.word	0x40023800
 80013b8:	420e0040 	.word	0x420e0040
 80013bc:	40007000 	.word	0x40007000
 80013c0:	420e0044 	.word	0x420e0044

080013c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e267      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d075      	beq.n	80014ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013e2:	4b88      	ldr	r3, [pc, #544]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	f003 030c 	and.w	r3, r3, #12
 80013ea:	2b04      	cmp	r3, #4
 80013ec:	d00c      	beq.n	8001408 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013ee:	4b85      	ldr	r3, [pc, #532]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013f6:	2b08      	cmp	r3, #8
 80013f8:	d112      	bne.n	8001420 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013fa:	4b82      	ldr	r3, [pc, #520]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001402:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001406:	d10b      	bne.n	8001420 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001408:	4b7e      	ldr	r3, [pc, #504]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001410:	2b00      	cmp	r3, #0
 8001412:	d05b      	beq.n	80014cc <HAL_RCC_OscConfig+0x108>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d157      	bne.n	80014cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	e242      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001428:	d106      	bne.n	8001438 <HAL_RCC_OscConfig+0x74>
 800142a:	4b76      	ldr	r3, [pc, #472]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a75      	ldr	r2, [pc, #468]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001434:	6013      	str	r3, [r2, #0]
 8001436:	e01d      	b.n	8001474 <HAL_RCC_OscConfig+0xb0>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001440:	d10c      	bne.n	800145c <HAL_RCC_OscConfig+0x98>
 8001442:	4b70      	ldr	r3, [pc, #448]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a6f      	ldr	r2, [pc, #444]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001448:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800144c:	6013      	str	r3, [r2, #0]
 800144e:	4b6d      	ldr	r3, [pc, #436]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a6c      	ldr	r2, [pc, #432]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001458:	6013      	str	r3, [r2, #0]
 800145a:	e00b      	b.n	8001474 <HAL_RCC_OscConfig+0xb0>
 800145c:	4b69      	ldr	r3, [pc, #420]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a68      	ldr	r2, [pc, #416]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001462:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001466:	6013      	str	r3, [r2, #0]
 8001468:	4b66      	ldr	r3, [pc, #408]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a65      	ldr	r2, [pc, #404]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 800146e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001472:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d013      	beq.n	80014a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800147c:	f7ff fbd2 	bl	8000c24 <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001484:	f7ff fbce 	bl	8000c24 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b64      	cmp	r3, #100	; 0x64
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e207      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001496:	4b5b      	ldr	r3, [pc, #364]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d0f0      	beq.n	8001484 <HAL_RCC_OscConfig+0xc0>
 80014a2:	e014      	b.n	80014ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a4:	f7ff fbbe 	bl	8000c24 <HAL_GetTick>
 80014a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014aa:	e008      	b.n	80014be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014ac:	f7ff fbba 	bl	8000c24 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	2b64      	cmp	r3, #100	; 0x64
 80014b8:	d901      	bls.n	80014be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e1f3      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014be:	4b51      	ldr	r3, [pc, #324]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d1f0      	bne.n	80014ac <HAL_RCC_OscConfig+0xe8>
 80014ca:	e000      	b.n	80014ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d063      	beq.n	80015a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014da:	4b4a      	ldr	r3, [pc, #296]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	f003 030c 	and.w	r3, r3, #12
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d00b      	beq.n	80014fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014e6:	4b47      	ldr	r3, [pc, #284]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014ee:	2b08      	cmp	r3, #8
 80014f0:	d11c      	bne.n	800152c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014f2:	4b44      	ldr	r3, [pc, #272]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d116      	bne.n	800152c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014fe:	4b41      	ldr	r3, [pc, #260]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	2b00      	cmp	r3, #0
 8001508:	d005      	beq.n	8001516 <HAL_RCC_OscConfig+0x152>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	2b01      	cmp	r3, #1
 8001510:	d001      	beq.n	8001516 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e1c7      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001516:	4b3b      	ldr	r3, [pc, #236]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	691b      	ldr	r3, [r3, #16]
 8001522:	00db      	lsls	r3, r3, #3
 8001524:	4937      	ldr	r1, [pc, #220]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001526:	4313      	orrs	r3, r2
 8001528:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800152a:	e03a      	b.n	80015a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d020      	beq.n	8001576 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001534:	4b34      	ldr	r3, [pc, #208]	; (8001608 <HAL_RCC_OscConfig+0x244>)
 8001536:	2201      	movs	r2, #1
 8001538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800153a:	f7ff fb73 	bl	8000c24 <HAL_GetTick>
 800153e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001540:	e008      	b.n	8001554 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001542:	f7ff fb6f 	bl	8000c24 <HAL_GetTick>
 8001546:	4602      	mov	r2, r0
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	2b02      	cmp	r3, #2
 800154e:	d901      	bls.n	8001554 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e1a8      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001554:	4b2b      	ldr	r3, [pc, #172]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0302 	and.w	r3, r3, #2
 800155c:	2b00      	cmp	r3, #0
 800155e:	d0f0      	beq.n	8001542 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001560:	4b28      	ldr	r3, [pc, #160]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	691b      	ldr	r3, [r3, #16]
 800156c:	00db      	lsls	r3, r3, #3
 800156e:	4925      	ldr	r1, [pc, #148]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001570:	4313      	orrs	r3, r2
 8001572:	600b      	str	r3, [r1, #0]
 8001574:	e015      	b.n	80015a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001576:	4b24      	ldr	r3, [pc, #144]	; (8001608 <HAL_RCC_OscConfig+0x244>)
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800157c:	f7ff fb52 	bl	8000c24 <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001584:	f7ff fb4e 	bl	8000c24 <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e187      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001596:	4b1b      	ldr	r3, [pc, #108]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 0302 	and.w	r3, r3, #2
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1f0      	bne.n	8001584 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0308 	and.w	r3, r3, #8
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d036      	beq.n	800161c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	695b      	ldr	r3, [r3, #20]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d016      	beq.n	80015e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015b6:	4b15      	ldr	r3, [pc, #84]	; (800160c <HAL_RCC_OscConfig+0x248>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015bc:	f7ff fb32 	bl	8000c24 <HAL_GetTick>
 80015c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015c4:	f7ff fb2e 	bl	8000c24 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e167      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015d6:	4b0b      	ldr	r3, [pc, #44]	; (8001604 <HAL_RCC_OscConfig+0x240>)
 80015d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d0f0      	beq.n	80015c4 <HAL_RCC_OscConfig+0x200>
 80015e2:	e01b      	b.n	800161c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015e4:	4b09      	ldr	r3, [pc, #36]	; (800160c <HAL_RCC_OscConfig+0x248>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ea:	f7ff fb1b 	bl	8000c24 <HAL_GetTick>
 80015ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015f0:	e00e      	b.n	8001610 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015f2:	f7ff fb17 	bl	8000c24 <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d907      	bls.n	8001610 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e150      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
 8001604:	40023800 	.word	0x40023800
 8001608:	42470000 	.word	0x42470000
 800160c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001610:	4b88      	ldr	r3, [pc, #544]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 8001612:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d1ea      	bne.n	80015f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0304 	and.w	r3, r3, #4
 8001624:	2b00      	cmp	r3, #0
 8001626:	f000 8097 	beq.w	8001758 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800162a:	2300      	movs	r3, #0
 800162c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800162e:	4b81      	ldr	r3, [pc, #516]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 8001630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d10f      	bne.n	800165a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	4b7d      	ldr	r3, [pc, #500]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001642:	4a7c      	ldr	r2, [pc, #496]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 8001644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001648:	6413      	str	r3, [r2, #64]	; 0x40
 800164a:	4b7a      	ldr	r3, [pc, #488]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001656:	2301      	movs	r3, #1
 8001658:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800165a:	4b77      	ldr	r3, [pc, #476]	; (8001838 <HAL_RCC_OscConfig+0x474>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001662:	2b00      	cmp	r3, #0
 8001664:	d118      	bne.n	8001698 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001666:	4b74      	ldr	r3, [pc, #464]	; (8001838 <HAL_RCC_OscConfig+0x474>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a73      	ldr	r2, [pc, #460]	; (8001838 <HAL_RCC_OscConfig+0x474>)
 800166c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001670:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001672:	f7ff fad7 	bl	8000c24 <HAL_GetTick>
 8001676:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001678:	e008      	b.n	800168c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800167a:	f7ff fad3 	bl	8000c24 <HAL_GetTick>
 800167e:	4602      	mov	r2, r0
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	2b02      	cmp	r3, #2
 8001686:	d901      	bls.n	800168c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001688:	2303      	movs	r3, #3
 800168a:	e10c      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800168c:	4b6a      	ldr	r3, [pc, #424]	; (8001838 <HAL_RCC_OscConfig+0x474>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001694:	2b00      	cmp	r3, #0
 8001696:	d0f0      	beq.n	800167a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d106      	bne.n	80016ae <HAL_RCC_OscConfig+0x2ea>
 80016a0:	4b64      	ldr	r3, [pc, #400]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 80016a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016a4:	4a63      	ldr	r2, [pc, #396]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 80016a6:	f043 0301 	orr.w	r3, r3, #1
 80016aa:	6713      	str	r3, [r2, #112]	; 0x70
 80016ac:	e01c      	b.n	80016e8 <HAL_RCC_OscConfig+0x324>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	2b05      	cmp	r3, #5
 80016b4:	d10c      	bne.n	80016d0 <HAL_RCC_OscConfig+0x30c>
 80016b6:	4b5f      	ldr	r3, [pc, #380]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 80016b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ba:	4a5e      	ldr	r2, [pc, #376]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 80016bc:	f043 0304 	orr.w	r3, r3, #4
 80016c0:	6713      	str	r3, [r2, #112]	; 0x70
 80016c2:	4b5c      	ldr	r3, [pc, #368]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 80016c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016c6:	4a5b      	ldr	r2, [pc, #364]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6713      	str	r3, [r2, #112]	; 0x70
 80016ce:	e00b      	b.n	80016e8 <HAL_RCC_OscConfig+0x324>
 80016d0:	4b58      	ldr	r3, [pc, #352]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 80016d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016d4:	4a57      	ldr	r2, [pc, #348]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 80016d6:	f023 0301 	bic.w	r3, r3, #1
 80016da:	6713      	str	r3, [r2, #112]	; 0x70
 80016dc:	4b55      	ldr	r3, [pc, #340]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 80016de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016e0:	4a54      	ldr	r2, [pc, #336]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 80016e2:	f023 0304 	bic.w	r3, r3, #4
 80016e6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d015      	beq.n	800171c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016f0:	f7ff fa98 	bl	8000c24 <HAL_GetTick>
 80016f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016f6:	e00a      	b.n	800170e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016f8:	f7ff fa94 	bl	8000c24 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	f241 3288 	movw	r2, #5000	; 0x1388
 8001706:	4293      	cmp	r3, r2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e0cb      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800170e:	4b49      	ldr	r3, [pc, #292]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 8001710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	2b00      	cmp	r3, #0
 8001718:	d0ee      	beq.n	80016f8 <HAL_RCC_OscConfig+0x334>
 800171a:	e014      	b.n	8001746 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800171c:	f7ff fa82 	bl	8000c24 <HAL_GetTick>
 8001720:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001722:	e00a      	b.n	800173a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001724:	f7ff fa7e 	bl	8000c24 <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001732:	4293      	cmp	r3, r2
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e0b5      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800173a:	4b3e      	ldr	r3, [pc, #248]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 800173c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d1ee      	bne.n	8001724 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001746:	7dfb      	ldrb	r3, [r7, #23]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d105      	bne.n	8001758 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800174c:	4b39      	ldr	r3, [pc, #228]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001750:	4a38      	ldr	r2, [pc, #224]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 8001752:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001756:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	2b00      	cmp	r3, #0
 800175e:	f000 80a1 	beq.w	80018a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001762:	4b34      	ldr	r3, [pc, #208]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 030c 	and.w	r3, r3, #12
 800176a:	2b08      	cmp	r3, #8
 800176c:	d05c      	beq.n	8001828 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	699b      	ldr	r3, [r3, #24]
 8001772:	2b02      	cmp	r3, #2
 8001774:	d141      	bne.n	80017fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001776:	4b31      	ldr	r3, [pc, #196]	; (800183c <HAL_RCC_OscConfig+0x478>)
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800177c:	f7ff fa52 	bl	8000c24 <HAL_GetTick>
 8001780:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001782:	e008      	b.n	8001796 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001784:	f7ff fa4e 	bl	8000c24 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e087      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001796:	4b27      	ldr	r3, [pc, #156]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d1f0      	bne.n	8001784 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	69da      	ldr	r2, [r3, #28]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6a1b      	ldr	r3, [r3, #32]
 80017aa:	431a      	orrs	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b0:	019b      	lsls	r3, r3, #6
 80017b2:	431a      	orrs	r2, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b8:	085b      	lsrs	r3, r3, #1
 80017ba:	3b01      	subs	r3, #1
 80017bc:	041b      	lsls	r3, r3, #16
 80017be:	431a      	orrs	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c4:	061b      	lsls	r3, r3, #24
 80017c6:	491b      	ldr	r1, [pc, #108]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 80017c8:	4313      	orrs	r3, r2
 80017ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017cc:	4b1b      	ldr	r3, [pc, #108]	; (800183c <HAL_RCC_OscConfig+0x478>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d2:	f7ff fa27 	bl	8000c24 <HAL_GetTick>
 80017d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017d8:	e008      	b.n	80017ec <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017da:	f7ff fa23 	bl	8000c24 <HAL_GetTick>
 80017de:	4602      	mov	r2, r0
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d901      	bls.n	80017ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e05c      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ec:	4b11      	ldr	r3, [pc, #68]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d0f0      	beq.n	80017da <HAL_RCC_OscConfig+0x416>
 80017f8:	e054      	b.n	80018a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017fa:	4b10      	ldr	r3, [pc, #64]	; (800183c <HAL_RCC_OscConfig+0x478>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001800:	f7ff fa10 	bl	8000c24 <HAL_GetTick>
 8001804:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001806:	e008      	b.n	800181a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001808:	f7ff fa0c 	bl	8000c24 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	2b02      	cmp	r3, #2
 8001814:	d901      	bls.n	800181a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e045      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800181a:	4b06      	ldr	r3, [pc, #24]	; (8001834 <HAL_RCC_OscConfig+0x470>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d1f0      	bne.n	8001808 <HAL_RCC_OscConfig+0x444>
 8001826:	e03d      	b.n	80018a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d107      	bne.n	8001840 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e038      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
 8001834:	40023800 	.word	0x40023800
 8001838:	40007000 	.word	0x40007000
 800183c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001840:	4b1b      	ldr	r3, [pc, #108]	; (80018b0 <HAL_RCC_OscConfig+0x4ec>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	699b      	ldr	r3, [r3, #24]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d028      	beq.n	80018a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001858:	429a      	cmp	r2, r3
 800185a:	d121      	bne.n	80018a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001866:	429a      	cmp	r2, r3
 8001868:	d11a      	bne.n	80018a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001870:	4013      	ands	r3, r2
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001876:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001878:	4293      	cmp	r3, r2
 800187a:	d111      	bne.n	80018a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001886:	085b      	lsrs	r3, r3, #1
 8001888:	3b01      	subs	r3, #1
 800188a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800188c:	429a      	cmp	r2, r3
 800188e:	d107      	bne.n	80018a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800189a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800189c:	429a      	cmp	r2, r3
 800189e:	d001      	beq.n	80018a4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e000      	b.n	80018a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3718      	adds	r7, #24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40023800 	.word	0x40023800

080018b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d101      	bne.n	80018c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e0cc      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018c8:	4b68      	ldr	r3, [pc, #416]	; (8001a6c <HAL_RCC_ClockConfig+0x1b8>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 030f 	and.w	r3, r3, #15
 80018d0:	683a      	ldr	r2, [r7, #0]
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d90c      	bls.n	80018f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018d6:	4b65      	ldr	r3, [pc, #404]	; (8001a6c <HAL_RCC_ClockConfig+0x1b8>)
 80018d8:	683a      	ldr	r2, [r7, #0]
 80018da:	b2d2      	uxtb	r2, r2
 80018dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018de:	4b63      	ldr	r3, [pc, #396]	; (8001a6c <HAL_RCC_ClockConfig+0x1b8>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 030f 	and.w	r3, r3, #15
 80018e6:	683a      	ldr	r2, [r7, #0]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d001      	beq.n	80018f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e0b8      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 0302 	and.w	r3, r3, #2
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d020      	beq.n	800193e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0304 	and.w	r3, r3, #4
 8001904:	2b00      	cmp	r3, #0
 8001906:	d005      	beq.n	8001914 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001908:	4b59      	ldr	r3, [pc, #356]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	4a58      	ldr	r2, [pc, #352]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 800190e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001912:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0308 	and.w	r3, r3, #8
 800191c:	2b00      	cmp	r3, #0
 800191e:	d005      	beq.n	800192c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001920:	4b53      	ldr	r3, [pc, #332]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	4a52      	ldr	r2, [pc, #328]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 8001926:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800192a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800192c:	4b50      	ldr	r3, [pc, #320]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	494d      	ldr	r1, [pc, #308]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 800193a:	4313      	orrs	r3, r2
 800193c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	2b00      	cmp	r3, #0
 8001948:	d044      	beq.n	80019d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	2b01      	cmp	r3, #1
 8001950:	d107      	bne.n	8001962 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001952:	4b47      	ldr	r3, [pc, #284]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d119      	bne.n	8001992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e07f      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	2b02      	cmp	r3, #2
 8001968:	d003      	beq.n	8001972 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800196e:	2b03      	cmp	r3, #3
 8001970:	d107      	bne.n	8001982 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001972:	4b3f      	ldr	r3, [pc, #252]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d109      	bne.n	8001992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e06f      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001982:	4b3b      	ldr	r3, [pc, #236]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	2b00      	cmp	r3, #0
 800198c:	d101      	bne.n	8001992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e067      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001992:	4b37      	ldr	r3, [pc, #220]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f023 0203 	bic.w	r2, r3, #3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	4934      	ldr	r1, [pc, #208]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 80019a0:	4313      	orrs	r3, r2
 80019a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019a4:	f7ff f93e 	bl	8000c24 <HAL_GetTick>
 80019a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019aa:	e00a      	b.n	80019c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019ac:	f7ff f93a 	bl	8000c24 <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d901      	bls.n	80019c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019be:	2303      	movs	r3, #3
 80019c0:	e04f      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019c2:	4b2b      	ldr	r3, [pc, #172]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f003 020c 	and.w	r2, r3, #12
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d1eb      	bne.n	80019ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019d4:	4b25      	ldr	r3, [pc, #148]	; (8001a6c <HAL_RCC_ClockConfig+0x1b8>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 030f 	and.w	r3, r3, #15
 80019dc:	683a      	ldr	r2, [r7, #0]
 80019de:	429a      	cmp	r2, r3
 80019e0:	d20c      	bcs.n	80019fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019e2:	4b22      	ldr	r3, [pc, #136]	; (8001a6c <HAL_RCC_ClockConfig+0x1b8>)
 80019e4:	683a      	ldr	r2, [r7, #0]
 80019e6:	b2d2      	uxtb	r2, r2
 80019e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ea:	4b20      	ldr	r3, [pc, #128]	; (8001a6c <HAL_RCC_ClockConfig+0x1b8>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 030f 	and.w	r3, r3, #15
 80019f2:	683a      	ldr	r2, [r7, #0]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d001      	beq.n	80019fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e032      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0304 	and.w	r3, r3, #4
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d008      	beq.n	8001a1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a08:	4b19      	ldr	r3, [pc, #100]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	4916      	ldr	r1, [pc, #88]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0308 	and.w	r3, r3, #8
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d009      	beq.n	8001a3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a26:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	490e      	ldr	r1, [pc, #56]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 8001a36:	4313      	orrs	r3, r2
 8001a38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a3a:	f000 f821 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <HAL_RCC_ClockConfig+0x1bc>)
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	091b      	lsrs	r3, r3, #4
 8001a46:	f003 030f 	and.w	r3, r3, #15
 8001a4a:	490a      	ldr	r1, [pc, #40]	; (8001a74 <HAL_RCC_ClockConfig+0x1c0>)
 8001a4c:	5ccb      	ldrb	r3, [r1, r3]
 8001a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a52:	4a09      	ldr	r2, [pc, #36]	; (8001a78 <HAL_RCC_ClockConfig+0x1c4>)
 8001a54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a56:	4b09      	ldr	r3, [pc, #36]	; (8001a7c <HAL_RCC_ClockConfig+0x1c8>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff f89e 	bl	8000b9c <HAL_InitTick>

  return HAL_OK;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40023c00 	.word	0x40023c00
 8001a70:	40023800 	.word	0x40023800
 8001a74:	08003a18 	.word	0x08003a18
 8001a78:	20000000 	.word	0x20000000
 8001a7c:	20000004 	.word	0x20000004

08001a80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a84:	b090      	sub	sp, #64	; 0x40
 8001a86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	637b      	str	r3, [r7, #52]	; 0x34
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a90:	2300      	movs	r3, #0
 8001a92:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001a94:	2300      	movs	r3, #0
 8001a96:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a98:	4b59      	ldr	r3, [pc, #356]	; (8001c00 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	f003 030c 	and.w	r3, r3, #12
 8001aa0:	2b08      	cmp	r3, #8
 8001aa2:	d00d      	beq.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x40>
 8001aa4:	2b08      	cmp	r3, #8
 8001aa6:	f200 80a1 	bhi.w	8001bec <HAL_RCC_GetSysClockFreq+0x16c>
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d002      	beq.n	8001ab4 <HAL_RCC_GetSysClockFreq+0x34>
 8001aae:	2b04      	cmp	r3, #4
 8001ab0:	d003      	beq.n	8001aba <HAL_RCC_GetSysClockFreq+0x3a>
 8001ab2:	e09b      	b.n	8001bec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ab4:	4b53      	ldr	r3, [pc, #332]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ab6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001ab8:	e09b      	b.n	8001bf2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001aba:	4b53      	ldr	r3, [pc, #332]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x188>)
 8001abc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001abe:	e098      	b.n	8001bf2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ac0:	4b4f      	ldr	r3, [pc, #316]	; (8001c00 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ac8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001aca:	4b4d      	ldr	r3, [pc, #308]	; (8001c00 <HAL_RCC_GetSysClockFreq+0x180>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d028      	beq.n	8001b28 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ad6:	4b4a      	ldr	r3, [pc, #296]	; (8001c00 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	099b      	lsrs	r3, r3, #6
 8001adc:	2200      	movs	r2, #0
 8001ade:	623b      	str	r3, [r7, #32]
 8001ae0:	627a      	str	r2, [r7, #36]	; 0x24
 8001ae2:	6a3b      	ldr	r3, [r7, #32]
 8001ae4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001ae8:	2100      	movs	r1, #0
 8001aea:	4b47      	ldr	r3, [pc, #284]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x188>)
 8001aec:	fb03 f201 	mul.w	r2, r3, r1
 8001af0:	2300      	movs	r3, #0
 8001af2:	fb00 f303 	mul.w	r3, r0, r3
 8001af6:	4413      	add	r3, r2
 8001af8:	4a43      	ldr	r2, [pc, #268]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x188>)
 8001afa:	fba0 1202 	umull	r1, r2, r0, r2
 8001afe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b00:	460a      	mov	r2, r1
 8001b02:	62ba      	str	r2, [r7, #40]	; 0x28
 8001b04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b06:	4413      	add	r3, r2
 8001b08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	61bb      	str	r3, [r7, #24]
 8001b10:	61fa      	str	r2, [r7, #28]
 8001b12:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b16:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001b1a:	f7fe fbb9 	bl	8000290 <__aeabi_uldivmod>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4613      	mov	r3, r2
 8001b24:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b26:	e053      	b.n	8001bd0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b28:	4b35      	ldr	r3, [pc, #212]	; (8001c00 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	099b      	lsrs	r3, r3, #6
 8001b2e:	2200      	movs	r2, #0
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	617a      	str	r2, [r7, #20]
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001b3a:	f04f 0b00 	mov.w	fp, #0
 8001b3e:	4652      	mov	r2, sl
 8001b40:	465b      	mov	r3, fp
 8001b42:	f04f 0000 	mov.w	r0, #0
 8001b46:	f04f 0100 	mov.w	r1, #0
 8001b4a:	0159      	lsls	r1, r3, #5
 8001b4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b50:	0150      	lsls	r0, r2, #5
 8001b52:	4602      	mov	r2, r0
 8001b54:	460b      	mov	r3, r1
 8001b56:	ebb2 080a 	subs.w	r8, r2, sl
 8001b5a:	eb63 090b 	sbc.w	r9, r3, fp
 8001b5e:	f04f 0200 	mov.w	r2, #0
 8001b62:	f04f 0300 	mov.w	r3, #0
 8001b66:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001b6a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001b6e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001b72:	ebb2 0408 	subs.w	r4, r2, r8
 8001b76:	eb63 0509 	sbc.w	r5, r3, r9
 8001b7a:	f04f 0200 	mov.w	r2, #0
 8001b7e:	f04f 0300 	mov.w	r3, #0
 8001b82:	00eb      	lsls	r3, r5, #3
 8001b84:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b88:	00e2      	lsls	r2, r4, #3
 8001b8a:	4614      	mov	r4, r2
 8001b8c:	461d      	mov	r5, r3
 8001b8e:	eb14 030a 	adds.w	r3, r4, sl
 8001b92:	603b      	str	r3, [r7, #0]
 8001b94:	eb45 030b 	adc.w	r3, r5, fp
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	f04f 0200 	mov.w	r2, #0
 8001b9e:	f04f 0300 	mov.w	r3, #0
 8001ba2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ba6:	4629      	mov	r1, r5
 8001ba8:	028b      	lsls	r3, r1, #10
 8001baa:	4621      	mov	r1, r4
 8001bac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bb0:	4621      	mov	r1, r4
 8001bb2:	028a      	lsls	r2, r1, #10
 8001bb4:	4610      	mov	r0, r2
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bba:	2200      	movs	r2, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
 8001bbe:	60fa      	str	r2, [r7, #12]
 8001bc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bc4:	f7fe fb64 	bl	8000290 <__aeabi_uldivmod>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	4613      	mov	r3, r2
 8001bce:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001bd0:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	0c1b      	lsrs	r3, r3, #16
 8001bd6:	f003 0303 	and.w	r3, r3, #3
 8001bda:	3301      	adds	r3, #1
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001be0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001be8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001bea:	e002      	b.n	8001bf2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001bec:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x184>)
 8001bee:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3740      	adds	r7, #64	; 0x40
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bfe:	bf00      	nop
 8001c00:	40023800 	.word	0x40023800
 8001c04:	00f42400 	.word	0x00f42400
 8001c08:	017d7840 	.word	0x017d7840

08001c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c10:	4b03      	ldr	r3, [pc, #12]	; (8001c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c12:	681b      	ldr	r3, [r3, #0]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	20000000 	.word	0x20000000

08001c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c28:	f7ff fff0 	bl	8001c0c <HAL_RCC_GetHCLKFreq>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	4b05      	ldr	r3, [pc, #20]	; (8001c44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	0a9b      	lsrs	r3, r3, #10
 8001c34:	f003 0307 	and.w	r3, r3, #7
 8001c38:	4903      	ldr	r1, [pc, #12]	; (8001c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c3a:	5ccb      	ldrb	r3, [r1, r3]
 8001c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40023800 	.word	0x40023800
 8001c48:	08003a28 	.word	0x08003a28

08001c4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001c50:	f7ff ffdc 	bl	8001c0c <HAL_RCC_GetHCLKFreq>
 8001c54:	4602      	mov	r2, r0
 8001c56:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	0b5b      	lsrs	r3, r3, #13
 8001c5c:	f003 0307 	and.w	r3, r3, #7
 8001c60:	4903      	ldr	r1, [pc, #12]	; (8001c70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c62:	5ccb      	ldrb	r3, [r1, r3]
 8001c64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	08003a28 	.word	0x08003a28

08001c74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001c80:	2300      	movs	r3, #0
 8001c82:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0301 	and.w	r3, r3, #1
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d10b      	bne.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d105      	bne.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d075      	beq.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001ca8:	4b91      	ldr	r3, [pc, #580]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001cae:	f7fe ffb9 	bl	8000c24 <HAL_GetTick>
 8001cb2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001cb6:	f7fe ffb5 	bl	8000c24 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e189      	b.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001cc8:	4b8a      	ldr	r3, [pc, #552]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d1f0      	bne.n	8001cb6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0301 	and.w	r3, r3, #1
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d009      	beq.n	8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	019a      	lsls	r2, r3, #6
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	071b      	lsls	r3, r3, #28
 8001cec:	4981      	ldr	r1, [pc, #516]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d01f      	beq.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001d00:	4b7c      	ldr	r3, [pc, #496]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001d02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d06:	0f1b      	lsrs	r3, r3, #28
 8001d08:	f003 0307 	and.w	r3, r3, #7
 8001d0c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	019a      	lsls	r2, r3, #6
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	061b      	lsls	r3, r3, #24
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	071b      	lsls	r3, r3, #28
 8001d20:	4974      	ldr	r1, [pc, #464]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001d22:	4313      	orrs	r3, r2
 8001d24:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001d28:	4b72      	ldr	r3, [pc, #456]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001d2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001d2e:	f023 021f 	bic.w	r2, r3, #31
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	69db      	ldr	r3, [r3, #28]
 8001d36:	3b01      	subs	r3, #1
 8001d38:	496e      	ldr	r1, [pc, #440]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d00d      	beq.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	019a      	lsls	r2, r3, #6
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	061b      	lsls	r3, r3, #24
 8001d58:	431a      	orrs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	071b      	lsls	r3, r3, #28
 8001d60:	4964      	ldr	r1, [pc, #400]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001d62:	4313      	orrs	r3, r2
 8001d64:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001d68:	4b61      	ldr	r3, [pc, #388]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001d6e:	f7fe ff59 	bl	8000c24 <HAL_GetTick>
 8001d72:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001d74:	e008      	b.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001d76:	f7fe ff55 	bl	8000c24 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d901      	bls.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e129      	b.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001d88:	4b5a      	ldr	r3, [pc, #360]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d0f0      	beq.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0304 	and.w	r3, r3, #4
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d105      	bne.n	8001dac <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d079      	beq.n	8001ea0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001dac:	4b52      	ldr	r3, [pc, #328]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001db2:	f7fe ff37 	bl	8000c24 <HAL_GetTick>
 8001db6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001db8:	e008      	b.n	8001dcc <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001dba:	f7fe ff33 	bl	8000c24 <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e107      	b.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001dcc:	4b49      	ldr	r3, [pc, #292]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001dd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001dd8:	d0ef      	beq.n	8001dba <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0304 	and.w	r3, r3, #4
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d020      	beq.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001de6:	4b43      	ldr	r3, [pc, #268]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dec:	0f1b      	lsrs	r3, r3, #28
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	019a      	lsls	r2, r3, #6
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	695b      	ldr	r3, [r3, #20]
 8001dfe:	061b      	lsls	r3, r3, #24
 8001e00:	431a      	orrs	r2, r3
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	071b      	lsls	r3, r3, #28
 8001e06:	493b      	ldr	r1, [pc, #236]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001e0e:	4b39      	ldr	r3, [pc, #228]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001e10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e14:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a1b      	ldr	r3, [r3, #32]
 8001e1c:	3b01      	subs	r3, #1
 8001e1e:	021b      	lsls	r3, r3, #8
 8001e20:	4934      	ldr	r1, [pc, #208]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001e22:	4313      	orrs	r3, r2
 8001e24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0308 	and.w	r3, r3, #8
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d01e      	beq.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001e34:	4b2f      	ldr	r3, [pc, #188]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e3a:	0e1b      	lsrs	r3, r3, #24
 8001e3c:	f003 030f 	and.w	r3, r3, #15
 8001e40:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	019a      	lsls	r2, r3, #6
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	061b      	lsls	r3, r3, #24
 8001e4c:	431a      	orrs	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	071b      	lsls	r3, r3, #28
 8001e54:	4927      	ldr	r1, [pc, #156]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001e5c:	4b25      	ldr	r3, [pc, #148]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001e5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e62:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6a:	4922      	ldr	r1, [pc, #136]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001e72:	4b21      	ldr	r3, [pc, #132]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001e74:	2201      	movs	r2, #1
 8001e76:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001e78:	f7fe fed4 	bl	8000c24 <HAL_GetTick>
 8001e7c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001e7e:	e008      	b.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001e80:	f7fe fed0 	bl	8000c24 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e0a4      	b.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001e92:	4b18      	ldr	r3, [pc, #96]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e9a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e9e:	d1ef      	bne.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0320 	and.w	r3, r3, #32
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	f000 808b 	beq.w	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	4b10      	ldr	r3, [pc, #64]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb6:	4a0f      	ldr	r2, [pc, #60]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001eb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ebc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ebe:	4b0d      	ldr	r3, [pc, #52]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001eca:	4b0c      	ldr	r3, [pc, #48]	; (8001efc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a0b      	ldr	r2, [pc, #44]	; (8001efc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8001ed0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ed6:	f7fe fea5 	bl	8000c24 <HAL_GetTick>
 8001eda:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001edc:	e010      	b.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001ede:	f7fe fea1 	bl	8000c24 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d909      	bls.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e075      	b.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x368>
 8001ef0:	42470068 	.word	0x42470068
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	42470070 	.word	0x42470070
 8001efc:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001f00:	4b38      	ldr	r3, [pc, #224]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d0e8      	beq.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f0c:	4b36      	ldr	r3, [pc, #216]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f14:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d02f      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x308>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f24:	693a      	ldr	r2, [r7, #16]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d028      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f2a:	4b2f      	ldr	r3, [pc, #188]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001f2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f32:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f34:	4b2d      	ldr	r3, [pc, #180]	; (8001fec <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8001f36:	2201      	movs	r2, #1
 8001f38:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f3a:	4b2c      	ldr	r3, [pc, #176]	; (8001fec <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001f40:	4a29      	ldr	r2, [pc, #164]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f46:	4b28      	ldr	r3, [pc, #160]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d114      	bne.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001f52:	f7fe fe67 	bl	8000c24 <HAL_GetTick>
 8001f56:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f58:	e00a      	b.n	8001f70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f5a:	f7fe fe63 	bl	8000c24 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d901      	bls.n	8001f70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e035      	b.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f70:	4b1d      	ldr	r3, [pc, #116]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001f72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f74:	f003 0302 	and.w	r3, r3, #2
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d0ee      	beq.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001f88:	d10d      	bne.n	8001fa6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8001f8a:	4b17      	ldr	r3, [pc, #92]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f96:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001f9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f9e:	4912      	ldr	r1, [pc, #72]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	608b      	str	r3, [r1, #8]
 8001fa4:	e005      	b.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8001fa6:	4b10      	ldr	r3, [pc, #64]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	4a0f      	ldr	r2, [pc, #60]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001fac:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001fb0:	6093      	str	r3, [r2, #8]
 8001fb2:	4b0d      	ldr	r3, [pc, #52]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001fb4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fbe:	490a      	ldr	r1, [pc, #40]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0310 	and.w	r3, r3, #16
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d004      	beq.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8001fd6:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8001fd8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3718      	adds	r7, #24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40007000 	.word	0x40007000
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	42470e40 	.word	0x42470e40
 8001ff0:	424711e0 	.word	0x424711e0

08001ff4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d101      	bne.n	800200a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e066      	b.n	80020d8 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	7f5b      	ldrb	r3, [r3, #29]
 800200e:	b2db      	uxtb	r3, r3
 8002010:	2b00      	cmp	r3, #0
 8002012:	d105      	bne.n	8002020 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2200      	movs	r2, #0
 8002018:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f7fe fc32 	bl	8000884 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2202      	movs	r2, #2
 8002024:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	22ca      	movs	r2, #202	; 0xca
 800202c:	625a      	str	r2, [r3, #36]	; 0x24
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2253      	movs	r2, #83	; 0x53
 8002034:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f000 f87a 	bl	8002130 <RTC_EnterInitMode>
 800203c:	4603      	mov	r3, r0
 800203e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002040:	7bfb      	ldrb	r3, [r7, #15]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d12c      	bne.n	80020a0 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6812      	ldr	r2, [r2, #0]
 8002050:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002054:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002058:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	6899      	ldr	r1, [r3, #8]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	685a      	ldr	r2, [r3, #4]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	431a      	orrs	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	431a      	orrs	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	430a      	orrs	r2, r1
 8002076:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	68d2      	ldr	r2, [r2, #12]
 8002080:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	6919      	ldr	r1, [r3, #16]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	041a      	lsls	r2, r3, #16
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	430a      	orrs	r2, r1
 8002094:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 f881 	bl	800219e <RTC_ExitInitMode>
 800209c:	4603      	mov	r3, r0
 800209e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80020a0:	7bfb      	ldrb	r3, [r7, #15]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d113      	bne.n	80020ce <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80020b4:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	699a      	ldr	r2, [r3, #24]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	22ff      	movs	r2, #255	; 0xff
 80020d4:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80020d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020e8:	2300      	movs	r3, #0
 80020ea:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	68da      	ldr	r2, [r3, #12]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80020fa:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020fc:	f7fe fd92 	bl	8000c24 <HAL_GetTick>
 8002100:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002102:	e009      	b.n	8002118 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002104:	f7fe fd8e 	bl	8000c24 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002112:	d901      	bls.n	8002118 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	e007      	b.n	8002128 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	f003 0320 	and.w	r3, r3, #32
 8002122:	2b00      	cmp	r3, #0
 8002124:	d0ee      	beq.n	8002104 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002138:	2300      	movs	r3, #0
 800213a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800213c:	2300      	movs	r3, #0
 800213e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800214a:	2b00      	cmp	r3, #0
 800214c:	d122      	bne.n	8002194 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68da      	ldr	r2, [r3, #12]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800215c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800215e:	f7fe fd61 	bl	8000c24 <HAL_GetTick>
 8002162:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002164:	e00c      	b.n	8002180 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002166:	f7fe fd5d 	bl	8000c24 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002174:	d904      	bls.n	8002180 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2204      	movs	r2, #4
 800217a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800218a:	2b00      	cmp	r3, #0
 800218c:	d102      	bne.n	8002194 <RTC_EnterInitMode+0x64>
 800218e:	7bfb      	ldrb	r3, [r7, #15]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d1e8      	bne.n	8002166 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002194:	7bfb      	ldrb	r3, [r7, #15]
}
 8002196:	4618      	mov	r0, r3
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b084      	sub	sp, #16
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021a6:	2300      	movs	r3, #0
 80021a8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	68da      	ldr	r2, [r3, #12]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021b8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f003 0320 	and.w	r3, r3, #32
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d10a      	bne.n	80021de <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f7ff ff89 	bl	80020e0 <HAL_RTC_WaitForSynchro>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d004      	beq.n	80021de <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2204      	movs	r2, #4
 80021d8:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80021de:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3710      	adds	r7, #16
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e03f      	b.n	800227a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d106      	bne.n	8002214 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7fe fc30 	bl	8000a74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2224      	movs	r2, #36	; 0x24
 8002218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	68da      	ldr	r2, [r3, #12]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800222a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f000 fcbf 	bl	8002bb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	691a      	ldr	r2, [r3, #16]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002240:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	695a      	ldr	r2, [r3, #20]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002250:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002260:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2220      	movs	r2, #32
 800226c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2220      	movs	r2, #32
 8002274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002282:	b480      	push	{r7}
 8002284:	b085      	sub	sp, #20
 8002286:	af00      	add	r7, sp, #0
 8002288:	60f8      	str	r0, [r7, #12]
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	4613      	mov	r3, r2
 800228e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b20      	cmp	r3, #32
 800229a:	d130      	bne.n	80022fe <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d002      	beq.n	80022a8 <HAL_UART_Transmit_IT+0x26>
 80022a2:	88fb      	ldrh	r3, [r7, #6]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d101      	bne.n	80022ac <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e029      	b.n	8002300 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d101      	bne.n	80022ba <HAL_UART_Transmit_IT+0x38>
 80022b6:	2302      	movs	r3, #2
 80022b8:	e022      	b.n	8002300 <HAL_UART_Transmit_IT+0x7e>
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2201      	movs	r2, #1
 80022be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	68ba      	ldr	r2, [r7, #8]
 80022c6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	88fa      	ldrh	r2, [r7, #6]
 80022cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	88fa      	ldrh	r2, [r7, #6]
 80022d2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2200      	movs	r2, #0
 80022d8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2221      	movs	r2, #33	; 0x21
 80022de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68da      	ldr	r2, [r3, #12]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80022f8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80022fa:	2300      	movs	r3, #0
 80022fc:	e000      	b.n	8002300 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80022fe:	2302      	movs	r3, #2
  }
}
 8002300:	4618      	mov	r0, r3
 8002302:	3714      	adds	r7, #20
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b0ba      	sub	sp, #232	; 0xe8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	695b      	ldr	r3, [r3, #20]
 800232e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002332:	2300      	movs	r3, #0
 8002334:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002338:	2300      	movs	r3, #0
 800233a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800233e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002342:	f003 030f 	and.w	r3, r3, #15
 8002346:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800234a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800234e:	2b00      	cmp	r3, #0
 8002350:	d10f      	bne.n	8002372 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002356:	f003 0320 	and.w	r3, r3, #32
 800235a:	2b00      	cmp	r3, #0
 800235c:	d009      	beq.n	8002372 <HAL_UART_IRQHandler+0x66>
 800235e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002362:	f003 0320 	and.w	r3, r3, #32
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 fb65 	bl	8002a3a <UART_Receive_IT>
      return;
 8002370:	e256      	b.n	8002820 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002372:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002376:	2b00      	cmp	r3, #0
 8002378:	f000 80de 	beq.w	8002538 <HAL_UART_IRQHandler+0x22c>
 800237c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002380:	f003 0301 	and.w	r3, r3, #1
 8002384:	2b00      	cmp	r3, #0
 8002386:	d106      	bne.n	8002396 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800238c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002390:	2b00      	cmp	r3, #0
 8002392:	f000 80d1 	beq.w	8002538 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00b      	beq.n	80023ba <HAL_UART_IRQHandler+0xae>
 80023a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d005      	beq.n	80023ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b2:	f043 0201 	orr.w	r2, r3, #1
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023be:	f003 0304 	and.w	r3, r3, #4
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00b      	beq.n	80023de <HAL_UART_IRQHandler+0xd2>
 80023c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d005      	beq.n	80023de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	f043 0202 	orr.w	r2, r3, #2
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d00b      	beq.n	8002402 <HAL_UART_IRQHandler+0xf6>
 80023ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d005      	beq.n	8002402 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fa:	f043 0204 	orr.w	r2, r3, #4
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	2b00      	cmp	r3, #0
 800240c:	d011      	beq.n	8002432 <HAL_UART_IRQHandler+0x126>
 800240e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002412:	f003 0320 	and.w	r3, r3, #32
 8002416:	2b00      	cmp	r3, #0
 8002418:	d105      	bne.n	8002426 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800241a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	2b00      	cmp	r3, #0
 8002424:	d005      	beq.n	8002432 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	f043 0208 	orr.w	r2, r3, #8
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002436:	2b00      	cmp	r3, #0
 8002438:	f000 81ed 	beq.w	8002816 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800243c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002440:	f003 0320 	and.w	r3, r3, #32
 8002444:	2b00      	cmp	r3, #0
 8002446:	d008      	beq.n	800245a <HAL_UART_IRQHandler+0x14e>
 8002448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800244c:	f003 0320 	and.w	r3, r3, #32
 8002450:	2b00      	cmp	r3, #0
 8002452:	d002      	beq.n	800245a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f000 faf0 	bl	8002a3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	695b      	ldr	r3, [r3, #20]
 8002460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002464:	2b40      	cmp	r3, #64	; 0x40
 8002466:	bf0c      	ite	eq
 8002468:	2301      	moveq	r3, #1
 800246a:	2300      	movne	r3, #0
 800246c:	b2db      	uxtb	r3, r3
 800246e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	f003 0308 	and.w	r3, r3, #8
 800247a:	2b00      	cmp	r3, #0
 800247c:	d103      	bne.n	8002486 <HAL_UART_IRQHandler+0x17a>
 800247e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002482:	2b00      	cmp	r3, #0
 8002484:	d04f      	beq.n	8002526 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 f9f8 	bl	800287c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	695b      	ldr	r3, [r3, #20]
 8002492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002496:	2b40      	cmp	r3, #64	; 0x40
 8002498:	d141      	bne.n	800251e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	3314      	adds	r3, #20
 80024a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80024a8:	e853 3f00 	ldrex	r3, [r3]
 80024ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80024b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80024b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80024b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	3314      	adds	r3, #20
 80024c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80024c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80024ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80024d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80024d6:	e841 2300 	strex	r3, r2, [r1]
 80024da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80024de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d1d9      	bne.n	800249a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d013      	beq.n	8002516 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024f2:	4a7d      	ldr	r2, [pc, #500]	; (80026e8 <HAL_UART_IRQHandler+0x3dc>)
 80024f4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7fe fd43 	bl	8000f86 <HAL_DMA_Abort_IT>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d016      	beq.n	8002534 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800250a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002510:	4610      	mov	r0, r2
 8002512:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002514:	e00e      	b.n	8002534 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 f99a 	bl	8002850 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800251c:	e00a      	b.n	8002534 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f996 	bl	8002850 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002524:	e006      	b.n	8002534 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 f992 	bl	8002850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002532:	e170      	b.n	8002816 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002534:	bf00      	nop
    return;
 8002536:	e16e      	b.n	8002816 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253c:	2b01      	cmp	r3, #1
 800253e:	f040 814a 	bne.w	80027d6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002546:	f003 0310 	and.w	r3, r3, #16
 800254a:	2b00      	cmp	r3, #0
 800254c:	f000 8143 	beq.w	80027d6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002554:	f003 0310 	and.w	r3, r3, #16
 8002558:	2b00      	cmp	r3, #0
 800255a:	f000 813c 	beq.w	80027d6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800255e:	2300      	movs	r3, #0
 8002560:	60bb      	str	r3, [r7, #8]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	60bb      	str	r3, [r7, #8]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	60bb      	str	r3, [r7, #8]
 8002572:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	695b      	ldr	r3, [r3, #20]
 800257a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800257e:	2b40      	cmp	r3, #64	; 0x40
 8002580:	f040 80b4 	bne.w	80026ec <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002590:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002594:	2b00      	cmp	r3, #0
 8002596:	f000 8140 	beq.w	800281a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800259e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80025a2:	429a      	cmp	r2, r3
 80025a4:	f080 8139 	bcs.w	800281a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80025ae:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025ba:	f000 8088 	beq.w	80026ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	330c      	adds	r3, #12
 80025c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80025cc:	e853 3f00 	ldrex	r3, [r3]
 80025d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80025d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80025d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	330c      	adds	r3, #12
 80025e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80025ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80025ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80025f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80025fa:	e841 2300 	strex	r3, r2, [r1]
 80025fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002602:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1d9      	bne.n	80025be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	3314      	adds	r3, #20
 8002610:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002612:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002614:	e853 3f00 	ldrex	r3, [r3]
 8002618:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800261a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800261c:	f023 0301 	bic.w	r3, r3, #1
 8002620:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	3314      	adds	r3, #20
 800262a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800262e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002632:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002634:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002636:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800263a:	e841 2300 	strex	r3, r2, [r1]
 800263e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002640:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1e1      	bne.n	800260a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	3314      	adds	r3, #20
 800264c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800264e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002650:	e853 3f00 	ldrex	r3, [r3]
 8002654:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002656:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002658:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800265c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	3314      	adds	r3, #20
 8002666:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800266a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800266c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800266e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002670:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002672:	e841 2300 	strex	r3, r2, [r1]
 8002676:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002678:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1e3      	bne.n	8002646 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2220      	movs	r2, #32
 8002682:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	330c      	adds	r3, #12
 8002692:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002694:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002696:	e853 3f00 	ldrex	r3, [r3]
 800269a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800269c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800269e:	f023 0310 	bic.w	r3, r3, #16
 80026a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	330c      	adds	r3, #12
 80026ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80026b0:	65ba      	str	r2, [r7, #88]	; 0x58
 80026b2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80026b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80026b8:	e841 2300 	strex	r3, r2, [r1]
 80026bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80026be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d1e3      	bne.n	800268c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7fe fbec 	bl	8000ea6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	b29b      	uxth	r3, r3
 80026dc:	4619      	mov	r1, r3
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f000 f8c0 	bl	8002864 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80026e4:	e099      	b.n	800281a <HAL_UART_IRQHandler+0x50e>
 80026e6:	bf00      	nop
 80026e8:	08002943 	.word	0x08002943
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002700:	b29b      	uxth	r3, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	f000 808b 	beq.w	800281e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002708:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800270c:	2b00      	cmp	r3, #0
 800270e:	f000 8086 	beq.w	800281e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	330c      	adds	r3, #12
 8002718:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800271a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800271c:	e853 3f00 	ldrex	r3, [r3]
 8002720:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002724:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002728:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	330c      	adds	r3, #12
 8002732:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002736:	647a      	str	r2, [r7, #68]	; 0x44
 8002738:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800273a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800273c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800273e:	e841 2300 	strex	r3, r2, [r1]
 8002742:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1e3      	bne.n	8002712 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	3314      	adds	r3, #20
 8002750:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002754:	e853 3f00 	ldrex	r3, [r3]
 8002758:	623b      	str	r3, [r7, #32]
   return(result);
 800275a:	6a3b      	ldr	r3, [r7, #32]
 800275c:	f023 0301 	bic.w	r3, r3, #1
 8002760:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	3314      	adds	r3, #20
 800276a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800276e:	633a      	str	r2, [r7, #48]	; 0x30
 8002770:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002772:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002774:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002776:	e841 2300 	strex	r3, r2, [r1]
 800277a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800277c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800277e:	2b00      	cmp	r3, #0
 8002780:	d1e3      	bne.n	800274a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2220      	movs	r2, #32
 8002786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	330c      	adds	r3, #12
 8002796:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	e853 3f00 	ldrex	r3, [r3]
 800279e:	60fb      	str	r3, [r7, #12]
   return(result);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f023 0310 	bic.w	r3, r3, #16
 80027a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	330c      	adds	r3, #12
 80027b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80027b4:	61fa      	str	r2, [r7, #28]
 80027b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027b8:	69b9      	ldr	r1, [r7, #24]
 80027ba:	69fa      	ldr	r2, [r7, #28]
 80027bc:	e841 2300 	strex	r3, r2, [r1]
 80027c0:	617b      	str	r3, [r7, #20]
   return(result);
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d1e3      	bne.n	8002790 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80027c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80027cc:	4619      	mov	r1, r3
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f000 f848 	bl	8002864 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80027d4:	e023      	b.n	800281e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80027d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d009      	beq.n	80027f6 <HAL_UART_IRQHandler+0x4ea>
 80027e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d003      	beq.n	80027f6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 f8bb 	bl	800296a <UART_Transmit_IT>
    return;
 80027f4:	e014      	b.n	8002820 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80027f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00e      	beq.n	8002820 <HAL_UART_IRQHandler+0x514>
 8002802:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800280a:	2b00      	cmp	r3, #0
 800280c:	d008      	beq.n	8002820 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f8fb 	bl	8002a0a <UART_EndTransmit_IT>
    return;
 8002814:	e004      	b.n	8002820 <HAL_UART_IRQHandler+0x514>
    return;
 8002816:	bf00      	nop
 8002818:	e002      	b.n	8002820 <HAL_UART_IRQHandler+0x514>
      return;
 800281a:	bf00      	nop
 800281c:	e000      	b.n	8002820 <HAL_UART_IRQHandler+0x514>
      return;
 800281e:	bf00      	nop
  }
}
 8002820:	37e8      	adds	r7, #232	; 0xe8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop

08002828 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	460b      	mov	r3, r1
 800286e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800287c:	b480      	push	{r7}
 800287e:	b095      	sub	sp, #84	; 0x54
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	330c      	adds	r3, #12
 800288a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800288c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800288e:	e853 3f00 	ldrex	r3, [r3]
 8002892:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002896:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800289a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	330c      	adds	r3, #12
 80028a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80028a4:	643a      	str	r2, [r7, #64]	; 0x40
 80028a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028a8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80028aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80028ac:	e841 2300 	strex	r3, r2, [r1]
 80028b0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80028b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d1e5      	bne.n	8002884 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	3314      	adds	r3, #20
 80028be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028c0:	6a3b      	ldr	r3, [r7, #32]
 80028c2:	e853 3f00 	ldrex	r3, [r3]
 80028c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	f023 0301 	bic.w	r3, r3, #1
 80028ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	3314      	adds	r3, #20
 80028d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80028d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80028da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80028de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028e0:	e841 2300 	strex	r3, r2, [r1]
 80028e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80028e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d1e5      	bne.n	80028b8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d119      	bne.n	8002928 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	330c      	adds	r3, #12
 80028fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	e853 3f00 	ldrex	r3, [r3]
 8002902:	60bb      	str	r3, [r7, #8]
   return(result);
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	f023 0310 	bic.w	r3, r3, #16
 800290a:	647b      	str	r3, [r7, #68]	; 0x44
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	330c      	adds	r3, #12
 8002912:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002914:	61ba      	str	r2, [r7, #24]
 8002916:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002918:	6979      	ldr	r1, [r7, #20]
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	e841 2300 	strex	r3, r2, [r1]
 8002920:	613b      	str	r3, [r7, #16]
   return(result);
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1e5      	bne.n	80028f4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2220      	movs	r2, #32
 800292c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002936:	bf00      	nop
 8002938:	3754      	adds	r7, #84	; 0x54
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b084      	sub	sp, #16
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800294e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2200      	movs	r2, #0
 8002954:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2200      	movs	r2, #0
 800295a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	f7ff ff77 	bl	8002850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002962:	bf00      	nop
 8002964:	3710      	adds	r7, #16
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800296a:	b480      	push	{r7}
 800296c:	b085      	sub	sp, #20
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b21      	cmp	r3, #33	; 0x21
 800297c:	d13e      	bne.n	80029fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002986:	d114      	bne.n	80029b2 <UART_Transmit_IT+0x48>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	691b      	ldr	r3, [r3, #16]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d110      	bne.n	80029b2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	881b      	ldrh	r3, [r3, #0]
 800299a:	461a      	mov	r2, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	1c9a      	adds	r2, r3, #2
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	621a      	str	r2, [r3, #32]
 80029b0:	e008      	b.n	80029c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a1b      	ldr	r3, [r3, #32]
 80029b6:	1c59      	adds	r1, r3, #1
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	6211      	str	r1, [r2, #32]
 80029bc:	781a      	ldrb	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	3b01      	subs	r3, #1
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	4619      	mov	r1, r3
 80029d2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d10f      	bne.n	80029f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68da      	ldr	r2, [r3, #12]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68da      	ldr	r2, [r3, #12]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80029f8:	2300      	movs	r3, #0
 80029fa:	e000      	b.n	80029fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80029fc:	2302      	movs	r3, #2
  }
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3714      	adds	r7, #20
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr

08002a0a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b082      	sub	sp, #8
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68da      	ldr	r2, [r3, #12]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a20:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2220      	movs	r2, #32
 8002a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7ff fefc 	bl	8002828 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b08c      	sub	sp, #48	; 0x30
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	2b22      	cmp	r3, #34	; 0x22
 8002a4c:	f040 80ab 	bne.w	8002ba6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a58:	d117      	bne.n	8002a8a <UART_Receive_IT+0x50>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d113      	bne.n	8002a8a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002a62:	2300      	movs	r3, #0
 8002a64:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a78:	b29a      	uxth	r2, r3
 8002a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a82:	1c9a      	adds	r2, r3, #2
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	629a      	str	r2, [r3, #40]	; 0x28
 8002a88:	e026      	b.n	8002ad8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a9c:	d007      	beq.n	8002aae <UART_Receive_IT+0x74>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d10a      	bne.n	8002abc <UART_Receive_IT+0x82>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d106      	bne.n	8002abc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab8:	701a      	strb	r2, [r3, #0]
 8002aba:	e008      	b.n	8002ace <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ac8:	b2da      	uxtb	r2, r3
 8002aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002acc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad2:	1c5a      	adds	r2, r3, #1
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d15a      	bne.n	8002ba2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f022 0220 	bic.w	r2, r2, #32
 8002afa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68da      	ldr	r2, [r3, #12]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	695a      	ldr	r2, [r3, #20]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f022 0201 	bic.w	r2, r2, #1
 8002b1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2220      	movs	r2, #32
 8002b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d135      	bne.n	8002b98 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	330c      	adds	r3, #12
 8002b38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	e853 3f00 	ldrex	r3, [r3]
 8002b40:	613b      	str	r3, [r7, #16]
   return(result);
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	f023 0310 	bic.w	r3, r3, #16
 8002b48:	627b      	str	r3, [r7, #36]	; 0x24
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	330c      	adds	r3, #12
 8002b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b52:	623a      	str	r2, [r7, #32]
 8002b54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b56:	69f9      	ldr	r1, [r7, #28]
 8002b58:	6a3a      	ldr	r2, [r7, #32]
 8002b5a:	e841 2300 	strex	r3, r2, [r1]
 8002b5e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1e5      	bne.n	8002b32 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0310 	and.w	r3, r3, #16
 8002b70:	2b10      	cmp	r3, #16
 8002b72:	d10a      	bne.n	8002b8a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	60fb      	str	r3, [r7, #12]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	60fb      	str	r3, [r7, #12]
 8002b88:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002b8e:	4619      	mov	r1, r3
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f7ff fe67 	bl	8002864 <HAL_UARTEx_RxEventCallback>
 8002b96:	e002      	b.n	8002b9e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f7ff fe4f 	bl	800283c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e002      	b.n	8002ba8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	e000      	b.n	8002ba8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002ba6:	2302      	movs	r3, #2
  }
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3730      	adds	r7, #48	; 0x30
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bb4:	b0c0      	sub	sp, #256	; 0x100
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	691b      	ldr	r3, [r3, #16]
 8002bc4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bcc:	68d9      	ldr	r1, [r3, #12]
 8002bce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	ea40 0301 	orr.w	r3, r0, r1
 8002bd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	431a      	orrs	r2, r3
 8002be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002c08:	f021 010c 	bic.w	r1, r1, #12
 8002c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002c16:	430b      	orrs	r3, r1
 8002c18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c2a:	6999      	ldr	r1, [r3, #24]
 8002c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	ea40 0301 	orr.w	r3, r0, r1
 8002c36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	4b8f      	ldr	r3, [pc, #572]	; (8002e7c <UART_SetConfig+0x2cc>)
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d005      	beq.n	8002c50 <UART_SetConfig+0xa0>
 8002c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	4b8d      	ldr	r3, [pc, #564]	; (8002e80 <UART_SetConfig+0x2d0>)
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d104      	bne.n	8002c5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c50:	f7fe fffc 	bl	8001c4c <HAL_RCC_GetPCLK2Freq>
 8002c54:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002c58:	e003      	b.n	8002c62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c5a:	f7fe ffe3 	bl	8001c24 <HAL_RCC_GetPCLK1Freq>
 8002c5e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c66:	69db      	ldr	r3, [r3, #28]
 8002c68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c6c:	f040 810c 	bne.w	8002e88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c74:	2200      	movs	r2, #0
 8002c76:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002c7a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002c7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002c82:	4622      	mov	r2, r4
 8002c84:	462b      	mov	r3, r5
 8002c86:	1891      	adds	r1, r2, r2
 8002c88:	65b9      	str	r1, [r7, #88]	; 0x58
 8002c8a:	415b      	adcs	r3, r3
 8002c8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002c92:	4621      	mov	r1, r4
 8002c94:	eb12 0801 	adds.w	r8, r2, r1
 8002c98:	4629      	mov	r1, r5
 8002c9a:	eb43 0901 	adc.w	r9, r3, r1
 8002c9e:	f04f 0200 	mov.w	r2, #0
 8002ca2:	f04f 0300 	mov.w	r3, #0
 8002ca6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002caa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cb2:	4690      	mov	r8, r2
 8002cb4:	4699      	mov	r9, r3
 8002cb6:	4623      	mov	r3, r4
 8002cb8:	eb18 0303 	adds.w	r3, r8, r3
 8002cbc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002cc0:	462b      	mov	r3, r5
 8002cc2:	eb49 0303 	adc.w	r3, r9, r3
 8002cc6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002cd6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002cda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002cde:	460b      	mov	r3, r1
 8002ce0:	18db      	adds	r3, r3, r3
 8002ce2:	653b      	str	r3, [r7, #80]	; 0x50
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	eb42 0303 	adc.w	r3, r2, r3
 8002cea:	657b      	str	r3, [r7, #84]	; 0x54
 8002cec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002cf0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002cf4:	f7fd facc 	bl	8000290 <__aeabi_uldivmod>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	4b61      	ldr	r3, [pc, #388]	; (8002e84 <UART_SetConfig+0x2d4>)
 8002cfe:	fba3 2302 	umull	r2, r3, r3, r2
 8002d02:	095b      	lsrs	r3, r3, #5
 8002d04:	011c      	lsls	r4, r3, #4
 8002d06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002d10:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002d14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002d18:	4642      	mov	r2, r8
 8002d1a:	464b      	mov	r3, r9
 8002d1c:	1891      	adds	r1, r2, r2
 8002d1e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002d20:	415b      	adcs	r3, r3
 8002d22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002d28:	4641      	mov	r1, r8
 8002d2a:	eb12 0a01 	adds.w	sl, r2, r1
 8002d2e:	4649      	mov	r1, r9
 8002d30:	eb43 0b01 	adc.w	fp, r3, r1
 8002d34:	f04f 0200 	mov.w	r2, #0
 8002d38:	f04f 0300 	mov.w	r3, #0
 8002d3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002d40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002d44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d48:	4692      	mov	sl, r2
 8002d4a:	469b      	mov	fp, r3
 8002d4c:	4643      	mov	r3, r8
 8002d4e:	eb1a 0303 	adds.w	r3, sl, r3
 8002d52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002d56:	464b      	mov	r3, r9
 8002d58:	eb4b 0303 	adc.w	r3, fp, r3
 8002d5c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002d6c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002d70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002d74:	460b      	mov	r3, r1
 8002d76:	18db      	adds	r3, r3, r3
 8002d78:	643b      	str	r3, [r7, #64]	; 0x40
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	eb42 0303 	adc.w	r3, r2, r3
 8002d80:	647b      	str	r3, [r7, #68]	; 0x44
 8002d82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002d86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002d8a:	f7fd fa81 	bl	8000290 <__aeabi_uldivmod>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	460b      	mov	r3, r1
 8002d92:	4611      	mov	r1, r2
 8002d94:	4b3b      	ldr	r3, [pc, #236]	; (8002e84 <UART_SetConfig+0x2d4>)
 8002d96:	fba3 2301 	umull	r2, r3, r3, r1
 8002d9a:	095b      	lsrs	r3, r3, #5
 8002d9c:	2264      	movs	r2, #100	; 0x64
 8002d9e:	fb02 f303 	mul.w	r3, r2, r3
 8002da2:	1acb      	subs	r3, r1, r3
 8002da4:	00db      	lsls	r3, r3, #3
 8002da6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002daa:	4b36      	ldr	r3, [pc, #216]	; (8002e84 <UART_SetConfig+0x2d4>)
 8002dac:	fba3 2302 	umull	r2, r3, r3, r2
 8002db0:	095b      	lsrs	r3, r3, #5
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002db8:	441c      	add	r4, r3
 8002dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002dc4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002dc8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002dcc:	4642      	mov	r2, r8
 8002dce:	464b      	mov	r3, r9
 8002dd0:	1891      	adds	r1, r2, r2
 8002dd2:	63b9      	str	r1, [r7, #56]	; 0x38
 8002dd4:	415b      	adcs	r3, r3
 8002dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002dd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002ddc:	4641      	mov	r1, r8
 8002dde:	1851      	adds	r1, r2, r1
 8002de0:	6339      	str	r1, [r7, #48]	; 0x30
 8002de2:	4649      	mov	r1, r9
 8002de4:	414b      	adcs	r3, r1
 8002de6:	637b      	str	r3, [r7, #52]	; 0x34
 8002de8:	f04f 0200 	mov.w	r2, #0
 8002dec:	f04f 0300 	mov.w	r3, #0
 8002df0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002df4:	4659      	mov	r1, fp
 8002df6:	00cb      	lsls	r3, r1, #3
 8002df8:	4651      	mov	r1, sl
 8002dfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002dfe:	4651      	mov	r1, sl
 8002e00:	00ca      	lsls	r2, r1, #3
 8002e02:	4610      	mov	r0, r2
 8002e04:	4619      	mov	r1, r3
 8002e06:	4603      	mov	r3, r0
 8002e08:	4642      	mov	r2, r8
 8002e0a:	189b      	adds	r3, r3, r2
 8002e0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002e10:	464b      	mov	r3, r9
 8002e12:	460a      	mov	r2, r1
 8002e14:	eb42 0303 	adc.w	r3, r2, r3
 8002e18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002e28:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002e2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002e30:	460b      	mov	r3, r1
 8002e32:	18db      	adds	r3, r3, r3
 8002e34:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e36:	4613      	mov	r3, r2
 8002e38:	eb42 0303 	adc.w	r3, r2, r3
 8002e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002e42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002e46:	f7fd fa23 	bl	8000290 <__aeabi_uldivmod>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	4b0d      	ldr	r3, [pc, #52]	; (8002e84 <UART_SetConfig+0x2d4>)
 8002e50:	fba3 1302 	umull	r1, r3, r3, r2
 8002e54:	095b      	lsrs	r3, r3, #5
 8002e56:	2164      	movs	r1, #100	; 0x64
 8002e58:	fb01 f303 	mul.w	r3, r1, r3
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	3332      	adds	r3, #50	; 0x32
 8002e62:	4a08      	ldr	r2, [pc, #32]	; (8002e84 <UART_SetConfig+0x2d4>)
 8002e64:	fba2 2303 	umull	r2, r3, r2, r3
 8002e68:	095b      	lsrs	r3, r3, #5
 8002e6a:	f003 0207 	and.w	r2, r3, #7
 8002e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4422      	add	r2, r4
 8002e76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002e78:	e105      	b.n	8003086 <UART_SetConfig+0x4d6>
 8002e7a:	bf00      	nop
 8002e7c:	40011000 	.word	0x40011000
 8002e80:	40011400 	.word	0x40011400
 8002e84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002e92:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002e96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002e9a:	4642      	mov	r2, r8
 8002e9c:	464b      	mov	r3, r9
 8002e9e:	1891      	adds	r1, r2, r2
 8002ea0:	6239      	str	r1, [r7, #32]
 8002ea2:	415b      	adcs	r3, r3
 8002ea4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ea6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002eaa:	4641      	mov	r1, r8
 8002eac:	1854      	adds	r4, r2, r1
 8002eae:	4649      	mov	r1, r9
 8002eb0:	eb43 0501 	adc.w	r5, r3, r1
 8002eb4:	f04f 0200 	mov.w	r2, #0
 8002eb8:	f04f 0300 	mov.w	r3, #0
 8002ebc:	00eb      	lsls	r3, r5, #3
 8002ebe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ec2:	00e2      	lsls	r2, r4, #3
 8002ec4:	4614      	mov	r4, r2
 8002ec6:	461d      	mov	r5, r3
 8002ec8:	4643      	mov	r3, r8
 8002eca:	18e3      	adds	r3, r4, r3
 8002ecc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002ed0:	464b      	mov	r3, r9
 8002ed2:	eb45 0303 	adc.w	r3, r5, r3
 8002ed6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002ee6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002eea:	f04f 0200 	mov.w	r2, #0
 8002eee:	f04f 0300 	mov.w	r3, #0
 8002ef2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002ef6:	4629      	mov	r1, r5
 8002ef8:	008b      	lsls	r3, r1, #2
 8002efa:	4621      	mov	r1, r4
 8002efc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f00:	4621      	mov	r1, r4
 8002f02:	008a      	lsls	r2, r1, #2
 8002f04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002f08:	f7fd f9c2 	bl	8000290 <__aeabi_uldivmod>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	460b      	mov	r3, r1
 8002f10:	4b60      	ldr	r3, [pc, #384]	; (8003094 <UART_SetConfig+0x4e4>)
 8002f12:	fba3 2302 	umull	r2, r3, r3, r2
 8002f16:	095b      	lsrs	r3, r3, #5
 8002f18:	011c      	lsls	r4, r3, #4
 8002f1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002f24:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002f28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002f2c:	4642      	mov	r2, r8
 8002f2e:	464b      	mov	r3, r9
 8002f30:	1891      	adds	r1, r2, r2
 8002f32:	61b9      	str	r1, [r7, #24]
 8002f34:	415b      	adcs	r3, r3
 8002f36:	61fb      	str	r3, [r7, #28]
 8002f38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f3c:	4641      	mov	r1, r8
 8002f3e:	1851      	adds	r1, r2, r1
 8002f40:	6139      	str	r1, [r7, #16]
 8002f42:	4649      	mov	r1, r9
 8002f44:	414b      	adcs	r3, r1
 8002f46:	617b      	str	r3, [r7, #20]
 8002f48:	f04f 0200 	mov.w	r2, #0
 8002f4c:	f04f 0300 	mov.w	r3, #0
 8002f50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f54:	4659      	mov	r1, fp
 8002f56:	00cb      	lsls	r3, r1, #3
 8002f58:	4651      	mov	r1, sl
 8002f5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f5e:	4651      	mov	r1, sl
 8002f60:	00ca      	lsls	r2, r1, #3
 8002f62:	4610      	mov	r0, r2
 8002f64:	4619      	mov	r1, r3
 8002f66:	4603      	mov	r3, r0
 8002f68:	4642      	mov	r2, r8
 8002f6a:	189b      	adds	r3, r3, r2
 8002f6c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002f70:	464b      	mov	r3, r9
 8002f72:	460a      	mov	r2, r1
 8002f74:	eb42 0303 	adc.w	r3, r2, r3
 8002f78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	67bb      	str	r3, [r7, #120]	; 0x78
 8002f86:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002f88:	f04f 0200 	mov.w	r2, #0
 8002f8c:	f04f 0300 	mov.w	r3, #0
 8002f90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002f94:	4649      	mov	r1, r9
 8002f96:	008b      	lsls	r3, r1, #2
 8002f98:	4641      	mov	r1, r8
 8002f9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f9e:	4641      	mov	r1, r8
 8002fa0:	008a      	lsls	r2, r1, #2
 8002fa2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002fa6:	f7fd f973 	bl	8000290 <__aeabi_uldivmod>
 8002faa:	4602      	mov	r2, r0
 8002fac:	460b      	mov	r3, r1
 8002fae:	4b39      	ldr	r3, [pc, #228]	; (8003094 <UART_SetConfig+0x4e4>)
 8002fb0:	fba3 1302 	umull	r1, r3, r3, r2
 8002fb4:	095b      	lsrs	r3, r3, #5
 8002fb6:	2164      	movs	r1, #100	; 0x64
 8002fb8:	fb01 f303 	mul.w	r3, r1, r3
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	011b      	lsls	r3, r3, #4
 8002fc0:	3332      	adds	r3, #50	; 0x32
 8002fc2:	4a34      	ldr	r2, [pc, #208]	; (8003094 <UART_SetConfig+0x4e4>)
 8002fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc8:	095b      	lsrs	r3, r3, #5
 8002fca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fce:	441c      	add	r4, r3
 8002fd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	673b      	str	r3, [r7, #112]	; 0x70
 8002fd8:	677a      	str	r2, [r7, #116]	; 0x74
 8002fda:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002fde:	4642      	mov	r2, r8
 8002fe0:	464b      	mov	r3, r9
 8002fe2:	1891      	adds	r1, r2, r2
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	415b      	adcs	r3, r3
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002fee:	4641      	mov	r1, r8
 8002ff0:	1851      	adds	r1, r2, r1
 8002ff2:	6039      	str	r1, [r7, #0]
 8002ff4:	4649      	mov	r1, r9
 8002ff6:	414b      	adcs	r3, r1
 8002ff8:	607b      	str	r3, [r7, #4]
 8002ffa:	f04f 0200 	mov.w	r2, #0
 8002ffe:	f04f 0300 	mov.w	r3, #0
 8003002:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003006:	4659      	mov	r1, fp
 8003008:	00cb      	lsls	r3, r1, #3
 800300a:	4651      	mov	r1, sl
 800300c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003010:	4651      	mov	r1, sl
 8003012:	00ca      	lsls	r2, r1, #3
 8003014:	4610      	mov	r0, r2
 8003016:	4619      	mov	r1, r3
 8003018:	4603      	mov	r3, r0
 800301a:	4642      	mov	r2, r8
 800301c:	189b      	adds	r3, r3, r2
 800301e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003020:	464b      	mov	r3, r9
 8003022:	460a      	mov	r2, r1
 8003024:	eb42 0303 	adc.w	r3, r2, r3
 8003028:	66fb      	str	r3, [r7, #108]	; 0x6c
 800302a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	663b      	str	r3, [r7, #96]	; 0x60
 8003034:	667a      	str	r2, [r7, #100]	; 0x64
 8003036:	f04f 0200 	mov.w	r2, #0
 800303a:	f04f 0300 	mov.w	r3, #0
 800303e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003042:	4649      	mov	r1, r9
 8003044:	008b      	lsls	r3, r1, #2
 8003046:	4641      	mov	r1, r8
 8003048:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800304c:	4641      	mov	r1, r8
 800304e:	008a      	lsls	r2, r1, #2
 8003050:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003054:	f7fd f91c 	bl	8000290 <__aeabi_uldivmod>
 8003058:	4602      	mov	r2, r0
 800305a:	460b      	mov	r3, r1
 800305c:	4b0d      	ldr	r3, [pc, #52]	; (8003094 <UART_SetConfig+0x4e4>)
 800305e:	fba3 1302 	umull	r1, r3, r3, r2
 8003062:	095b      	lsrs	r3, r3, #5
 8003064:	2164      	movs	r1, #100	; 0x64
 8003066:	fb01 f303 	mul.w	r3, r1, r3
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	011b      	lsls	r3, r3, #4
 800306e:	3332      	adds	r3, #50	; 0x32
 8003070:	4a08      	ldr	r2, [pc, #32]	; (8003094 <UART_SetConfig+0x4e4>)
 8003072:	fba2 2303 	umull	r2, r3, r2, r3
 8003076:	095b      	lsrs	r3, r3, #5
 8003078:	f003 020f 	and.w	r2, r3, #15
 800307c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4422      	add	r2, r4
 8003084:	609a      	str	r2, [r3, #8]
}
 8003086:	bf00      	nop
 8003088:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800308c:	46bd      	mov	sp, r7
 800308e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003092:	bf00      	nop
 8003094:	51eb851f 	.word	0x51eb851f

08003098 <__errno>:
 8003098:	4b01      	ldr	r3, [pc, #4]	; (80030a0 <__errno+0x8>)
 800309a:	6818      	ldr	r0, [r3, #0]
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	2000000c 	.word	0x2000000c

080030a4 <__libc_init_array>:
 80030a4:	b570      	push	{r4, r5, r6, lr}
 80030a6:	4d0d      	ldr	r5, [pc, #52]	; (80030dc <__libc_init_array+0x38>)
 80030a8:	4c0d      	ldr	r4, [pc, #52]	; (80030e0 <__libc_init_array+0x3c>)
 80030aa:	1b64      	subs	r4, r4, r5
 80030ac:	10a4      	asrs	r4, r4, #2
 80030ae:	2600      	movs	r6, #0
 80030b0:	42a6      	cmp	r6, r4
 80030b2:	d109      	bne.n	80030c8 <__libc_init_array+0x24>
 80030b4:	4d0b      	ldr	r5, [pc, #44]	; (80030e4 <__libc_init_array+0x40>)
 80030b6:	4c0c      	ldr	r4, [pc, #48]	; (80030e8 <__libc_init_array+0x44>)
 80030b8:	f000 fc8e 	bl	80039d8 <_init>
 80030bc:	1b64      	subs	r4, r4, r5
 80030be:	10a4      	asrs	r4, r4, #2
 80030c0:	2600      	movs	r6, #0
 80030c2:	42a6      	cmp	r6, r4
 80030c4:	d105      	bne.n	80030d2 <__libc_init_array+0x2e>
 80030c6:	bd70      	pop	{r4, r5, r6, pc}
 80030c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80030cc:	4798      	blx	r3
 80030ce:	3601      	adds	r6, #1
 80030d0:	e7ee      	b.n	80030b0 <__libc_init_array+0xc>
 80030d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80030d6:	4798      	blx	r3
 80030d8:	3601      	adds	r6, #1
 80030da:	e7f2      	b.n	80030c2 <__libc_init_array+0x1e>
 80030dc:	08003a6c 	.word	0x08003a6c
 80030e0:	08003a6c 	.word	0x08003a6c
 80030e4:	08003a6c 	.word	0x08003a6c
 80030e8:	08003a70 	.word	0x08003a70

080030ec <memset>:
 80030ec:	4402      	add	r2, r0
 80030ee:	4603      	mov	r3, r0
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d100      	bne.n	80030f6 <memset+0xa>
 80030f4:	4770      	bx	lr
 80030f6:	f803 1b01 	strb.w	r1, [r3], #1
 80030fa:	e7f9      	b.n	80030f0 <memset+0x4>

080030fc <siprintf>:
 80030fc:	b40e      	push	{r1, r2, r3}
 80030fe:	b500      	push	{lr}
 8003100:	b09c      	sub	sp, #112	; 0x70
 8003102:	ab1d      	add	r3, sp, #116	; 0x74
 8003104:	9002      	str	r0, [sp, #8]
 8003106:	9006      	str	r0, [sp, #24]
 8003108:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800310c:	4809      	ldr	r0, [pc, #36]	; (8003134 <siprintf+0x38>)
 800310e:	9107      	str	r1, [sp, #28]
 8003110:	9104      	str	r1, [sp, #16]
 8003112:	4909      	ldr	r1, [pc, #36]	; (8003138 <siprintf+0x3c>)
 8003114:	f853 2b04 	ldr.w	r2, [r3], #4
 8003118:	9105      	str	r1, [sp, #20]
 800311a:	6800      	ldr	r0, [r0, #0]
 800311c:	9301      	str	r3, [sp, #4]
 800311e:	a902      	add	r1, sp, #8
 8003120:	f000 f868 	bl	80031f4 <_svfiprintf_r>
 8003124:	9b02      	ldr	r3, [sp, #8]
 8003126:	2200      	movs	r2, #0
 8003128:	701a      	strb	r2, [r3, #0]
 800312a:	b01c      	add	sp, #112	; 0x70
 800312c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003130:	b003      	add	sp, #12
 8003132:	4770      	bx	lr
 8003134:	2000000c 	.word	0x2000000c
 8003138:	ffff0208 	.word	0xffff0208

0800313c <__ssputs_r>:
 800313c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003140:	688e      	ldr	r6, [r1, #8]
 8003142:	429e      	cmp	r6, r3
 8003144:	4682      	mov	sl, r0
 8003146:	460c      	mov	r4, r1
 8003148:	4690      	mov	r8, r2
 800314a:	461f      	mov	r7, r3
 800314c:	d838      	bhi.n	80031c0 <__ssputs_r+0x84>
 800314e:	898a      	ldrh	r2, [r1, #12]
 8003150:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003154:	d032      	beq.n	80031bc <__ssputs_r+0x80>
 8003156:	6825      	ldr	r5, [r4, #0]
 8003158:	6909      	ldr	r1, [r1, #16]
 800315a:	eba5 0901 	sub.w	r9, r5, r1
 800315e:	6965      	ldr	r5, [r4, #20]
 8003160:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003164:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003168:	3301      	adds	r3, #1
 800316a:	444b      	add	r3, r9
 800316c:	106d      	asrs	r5, r5, #1
 800316e:	429d      	cmp	r5, r3
 8003170:	bf38      	it	cc
 8003172:	461d      	movcc	r5, r3
 8003174:	0553      	lsls	r3, r2, #21
 8003176:	d531      	bpl.n	80031dc <__ssputs_r+0xa0>
 8003178:	4629      	mov	r1, r5
 800317a:	f000 fb63 	bl	8003844 <_malloc_r>
 800317e:	4606      	mov	r6, r0
 8003180:	b950      	cbnz	r0, 8003198 <__ssputs_r+0x5c>
 8003182:	230c      	movs	r3, #12
 8003184:	f8ca 3000 	str.w	r3, [sl]
 8003188:	89a3      	ldrh	r3, [r4, #12]
 800318a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800318e:	81a3      	strh	r3, [r4, #12]
 8003190:	f04f 30ff 	mov.w	r0, #4294967295
 8003194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003198:	6921      	ldr	r1, [r4, #16]
 800319a:	464a      	mov	r2, r9
 800319c:	f000 fabe 	bl	800371c <memcpy>
 80031a0:	89a3      	ldrh	r3, [r4, #12]
 80031a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80031a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031aa:	81a3      	strh	r3, [r4, #12]
 80031ac:	6126      	str	r6, [r4, #16]
 80031ae:	6165      	str	r5, [r4, #20]
 80031b0:	444e      	add	r6, r9
 80031b2:	eba5 0509 	sub.w	r5, r5, r9
 80031b6:	6026      	str	r6, [r4, #0]
 80031b8:	60a5      	str	r5, [r4, #8]
 80031ba:	463e      	mov	r6, r7
 80031bc:	42be      	cmp	r6, r7
 80031be:	d900      	bls.n	80031c2 <__ssputs_r+0x86>
 80031c0:	463e      	mov	r6, r7
 80031c2:	6820      	ldr	r0, [r4, #0]
 80031c4:	4632      	mov	r2, r6
 80031c6:	4641      	mov	r1, r8
 80031c8:	f000 fab6 	bl	8003738 <memmove>
 80031cc:	68a3      	ldr	r3, [r4, #8]
 80031ce:	1b9b      	subs	r3, r3, r6
 80031d0:	60a3      	str	r3, [r4, #8]
 80031d2:	6823      	ldr	r3, [r4, #0]
 80031d4:	4433      	add	r3, r6
 80031d6:	6023      	str	r3, [r4, #0]
 80031d8:	2000      	movs	r0, #0
 80031da:	e7db      	b.n	8003194 <__ssputs_r+0x58>
 80031dc:	462a      	mov	r2, r5
 80031de:	f000 fba5 	bl	800392c <_realloc_r>
 80031e2:	4606      	mov	r6, r0
 80031e4:	2800      	cmp	r0, #0
 80031e6:	d1e1      	bne.n	80031ac <__ssputs_r+0x70>
 80031e8:	6921      	ldr	r1, [r4, #16]
 80031ea:	4650      	mov	r0, sl
 80031ec:	f000 fabe 	bl	800376c <_free_r>
 80031f0:	e7c7      	b.n	8003182 <__ssputs_r+0x46>
	...

080031f4 <_svfiprintf_r>:
 80031f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031f8:	4698      	mov	r8, r3
 80031fa:	898b      	ldrh	r3, [r1, #12]
 80031fc:	061b      	lsls	r3, r3, #24
 80031fe:	b09d      	sub	sp, #116	; 0x74
 8003200:	4607      	mov	r7, r0
 8003202:	460d      	mov	r5, r1
 8003204:	4614      	mov	r4, r2
 8003206:	d50e      	bpl.n	8003226 <_svfiprintf_r+0x32>
 8003208:	690b      	ldr	r3, [r1, #16]
 800320a:	b963      	cbnz	r3, 8003226 <_svfiprintf_r+0x32>
 800320c:	2140      	movs	r1, #64	; 0x40
 800320e:	f000 fb19 	bl	8003844 <_malloc_r>
 8003212:	6028      	str	r0, [r5, #0]
 8003214:	6128      	str	r0, [r5, #16]
 8003216:	b920      	cbnz	r0, 8003222 <_svfiprintf_r+0x2e>
 8003218:	230c      	movs	r3, #12
 800321a:	603b      	str	r3, [r7, #0]
 800321c:	f04f 30ff 	mov.w	r0, #4294967295
 8003220:	e0d1      	b.n	80033c6 <_svfiprintf_r+0x1d2>
 8003222:	2340      	movs	r3, #64	; 0x40
 8003224:	616b      	str	r3, [r5, #20]
 8003226:	2300      	movs	r3, #0
 8003228:	9309      	str	r3, [sp, #36]	; 0x24
 800322a:	2320      	movs	r3, #32
 800322c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003230:	f8cd 800c 	str.w	r8, [sp, #12]
 8003234:	2330      	movs	r3, #48	; 0x30
 8003236:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80033e0 <_svfiprintf_r+0x1ec>
 800323a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800323e:	f04f 0901 	mov.w	r9, #1
 8003242:	4623      	mov	r3, r4
 8003244:	469a      	mov	sl, r3
 8003246:	f813 2b01 	ldrb.w	r2, [r3], #1
 800324a:	b10a      	cbz	r2, 8003250 <_svfiprintf_r+0x5c>
 800324c:	2a25      	cmp	r2, #37	; 0x25
 800324e:	d1f9      	bne.n	8003244 <_svfiprintf_r+0x50>
 8003250:	ebba 0b04 	subs.w	fp, sl, r4
 8003254:	d00b      	beq.n	800326e <_svfiprintf_r+0x7a>
 8003256:	465b      	mov	r3, fp
 8003258:	4622      	mov	r2, r4
 800325a:	4629      	mov	r1, r5
 800325c:	4638      	mov	r0, r7
 800325e:	f7ff ff6d 	bl	800313c <__ssputs_r>
 8003262:	3001      	adds	r0, #1
 8003264:	f000 80aa 	beq.w	80033bc <_svfiprintf_r+0x1c8>
 8003268:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800326a:	445a      	add	r2, fp
 800326c:	9209      	str	r2, [sp, #36]	; 0x24
 800326e:	f89a 3000 	ldrb.w	r3, [sl]
 8003272:	2b00      	cmp	r3, #0
 8003274:	f000 80a2 	beq.w	80033bc <_svfiprintf_r+0x1c8>
 8003278:	2300      	movs	r3, #0
 800327a:	f04f 32ff 	mov.w	r2, #4294967295
 800327e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003282:	f10a 0a01 	add.w	sl, sl, #1
 8003286:	9304      	str	r3, [sp, #16]
 8003288:	9307      	str	r3, [sp, #28]
 800328a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800328e:	931a      	str	r3, [sp, #104]	; 0x68
 8003290:	4654      	mov	r4, sl
 8003292:	2205      	movs	r2, #5
 8003294:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003298:	4851      	ldr	r0, [pc, #324]	; (80033e0 <_svfiprintf_r+0x1ec>)
 800329a:	f7fc ffa9 	bl	80001f0 <memchr>
 800329e:	9a04      	ldr	r2, [sp, #16]
 80032a0:	b9d8      	cbnz	r0, 80032da <_svfiprintf_r+0xe6>
 80032a2:	06d0      	lsls	r0, r2, #27
 80032a4:	bf44      	itt	mi
 80032a6:	2320      	movmi	r3, #32
 80032a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80032ac:	0711      	lsls	r1, r2, #28
 80032ae:	bf44      	itt	mi
 80032b0:	232b      	movmi	r3, #43	; 0x2b
 80032b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80032b6:	f89a 3000 	ldrb.w	r3, [sl]
 80032ba:	2b2a      	cmp	r3, #42	; 0x2a
 80032bc:	d015      	beq.n	80032ea <_svfiprintf_r+0xf6>
 80032be:	9a07      	ldr	r2, [sp, #28]
 80032c0:	4654      	mov	r4, sl
 80032c2:	2000      	movs	r0, #0
 80032c4:	f04f 0c0a 	mov.w	ip, #10
 80032c8:	4621      	mov	r1, r4
 80032ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80032ce:	3b30      	subs	r3, #48	; 0x30
 80032d0:	2b09      	cmp	r3, #9
 80032d2:	d94e      	bls.n	8003372 <_svfiprintf_r+0x17e>
 80032d4:	b1b0      	cbz	r0, 8003304 <_svfiprintf_r+0x110>
 80032d6:	9207      	str	r2, [sp, #28]
 80032d8:	e014      	b.n	8003304 <_svfiprintf_r+0x110>
 80032da:	eba0 0308 	sub.w	r3, r0, r8
 80032de:	fa09 f303 	lsl.w	r3, r9, r3
 80032e2:	4313      	orrs	r3, r2
 80032e4:	9304      	str	r3, [sp, #16]
 80032e6:	46a2      	mov	sl, r4
 80032e8:	e7d2      	b.n	8003290 <_svfiprintf_r+0x9c>
 80032ea:	9b03      	ldr	r3, [sp, #12]
 80032ec:	1d19      	adds	r1, r3, #4
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	9103      	str	r1, [sp, #12]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	bfbb      	ittet	lt
 80032f6:	425b      	neglt	r3, r3
 80032f8:	f042 0202 	orrlt.w	r2, r2, #2
 80032fc:	9307      	strge	r3, [sp, #28]
 80032fe:	9307      	strlt	r3, [sp, #28]
 8003300:	bfb8      	it	lt
 8003302:	9204      	strlt	r2, [sp, #16]
 8003304:	7823      	ldrb	r3, [r4, #0]
 8003306:	2b2e      	cmp	r3, #46	; 0x2e
 8003308:	d10c      	bne.n	8003324 <_svfiprintf_r+0x130>
 800330a:	7863      	ldrb	r3, [r4, #1]
 800330c:	2b2a      	cmp	r3, #42	; 0x2a
 800330e:	d135      	bne.n	800337c <_svfiprintf_r+0x188>
 8003310:	9b03      	ldr	r3, [sp, #12]
 8003312:	1d1a      	adds	r2, r3, #4
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	9203      	str	r2, [sp, #12]
 8003318:	2b00      	cmp	r3, #0
 800331a:	bfb8      	it	lt
 800331c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003320:	3402      	adds	r4, #2
 8003322:	9305      	str	r3, [sp, #20]
 8003324:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80033f0 <_svfiprintf_r+0x1fc>
 8003328:	7821      	ldrb	r1, [r4, #0]
 800332a:	2203      	movs	r2, #3
 800332c:	4650      	mov	r0, sl
 800332e:	f7fc ff5f 	bl	80001f0 <memchr>
 8003332:	b140      	cbz	r0, 8003346 <_svfiprintf_r+0x152>
 8003334:	2340      	movs	r3, #64	; 0x40
 8003336:	eba0 000a 	sub.w	r0, r0, sl
 800333a:	fa03 f000 	lsl.w	r0, r3, r0
 800333e:	9b04      	ldr	r3, [sp, #16]
 8003340:	4303      	orrs	r3, r0
 8003342:	3401      	adds	r4, #1
 8003344:	9304      	str	r3, [sp, #16]
 8003346:	f814 1b01 	ldrb.w	r1, [r4], #1
 800334a:	4826      	ldr	r0, [pc, #152]	; (80033e4 <_svfiprintf_r+0x1f0>)
 800334c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003350:	2206      	movs	r2, #6
 8003352:	f7fc ff4d 	bl	80001f0 <memchr>
 8003356:	2800      	cmp	r0, #0
 8003358:	d038      	beq.n	80033cc <_svfiprintf_r+0x1d8>
 800335a:	4b23      	ldr	r3, [pc, #140]	; (80033e8 <_svfiprintf_r+0x1f4>)
 800335c:	bb1b      	cbnz	r3, 80033a6 <_svfiprintf_r+0x1b2>
 800335e:	9b03      	ldr	r3, [sp, #12]
 8003360:	3307      	adds	r3, #7
 8003362:	f023 0307 	bic.w	r3, r3, #7
 8003366:	3308      	adds	r3, #8
 8003368:	9303      	str	r3, [sp, #12]
 800336a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800336c:	4433      	add	r3, r6
 800336e:	9309      	str	r3, [sp, #36]	; 0x24
 8003370:	e767      	b.n	8003242 <_svfiprintf_r+0x4e>
 8003372:	fb0c 3202 	mla	r2, ip, r2, r3
 8003376:	460c      	mov	r4, r1
 8003378:	2001      	movs	r0, #1
 800337a:	e7a5      	b.n	80032c8 <_svfiprintf_r+0xd4>
 800337c:	2300      	movs	r3, #0
 800337e:	3401      	adds	r4, #1
 8003380:	9305      	str	r3, [sp, #20]
 8003382:	4619      	mov	r1, r3
 8003384:	f04f 0c0a 	mov.w	ip, #10
 8003388:	4620      	mov	r0, r4
 800338a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800338e:	3a30      	subs	r2, #48	; 0x30
 8003390:	2a09      	cmp	r2, #9
 8003392:	d903      	bls.n	800339c <_svfiprintf_r+0x1a8>
 8003394:	2b00      	cmp	r3, #0
 8003396:	d0c5      	beq.n	8003324 <_svfiprintf_r+0x130>
 8003398:	9105      	str	r1, [sp, #20]
 800339a:	e7c3      	b.n	8003324 <_svfiprintf_r+0x130>
 800339c:	fb0c 2101 	mla	r1, ip, r1, r2
 80033a0:	4604      	mov	r4, r0
 80033a2:	2301      	movs	r3, #1
 80033a4:	e7f0      	b.n	8003388 <_svfiprintf_r+0x194>
 80033a6:	ab03      	add	r3, sp, #12
 80033a8:	9300      	str	r3, [sp, #0]
 80033aa:	462a      	mov	r2, r5
 80033ac:	4b0f      	ldr	r3, [pc, #60]	; (80033ec <_svfiprintf_r+0x1f8>)
 80033ae:	a904      	add	r1, sp, #16
 80033b0:	4638      	mov	r0, r7
 80033b2:	f3af 8000 	nop.w
 80033b6:	1c42      	adds	r2, r0, #1
 80033b8:	4606      	mov	r6, r0
 80033ba:	d1d6      	bne.n	800336a <_svfiprintf_r+0x176>
 80033bc:	89ab      	ldrh	r3, [r5, #12]
 80033be:	065b      	lsls	r3, r3, #25
 80033c0:	f53f af2c 	bmi.w	800321c <_svfiprintf_r+0x28>
 80033c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80033c6:	b01d      	add	sp, #116	; 0x74
 80033c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033cc:	ab03      	add	r3, sp, #12
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	462a      	mov	r2, r5
 80033d2:	4b06      	ldr	r3, [pc, #24]	; (80033ec <_svfiprintf_r+0x1f8>)
 80033d4:	a904      	add	r1, sp, #16
 80033d6:	4638      	mov	r0, r7
 80033d8:	f000 f87a 	bl	80034d0 <_printf_i>
 80033dc:	e7eb      	b.n	80033b6 <_svfiprintf_r+0x1c2>
 80033de:	bf00      	nop
 80033e0:	08003a30 	.word	0x08003a30
 80033e4:	08003a3a 	.word	0x08003a3a
 80033e8:	00000000 	.word	0x00000000
 80033ec:	0800313d 	.word	0x0800313d
 80033f0:	08003a36 	.word	0x08003a36

080033f4 <_printf_common>:
 80033f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033f8:	4616      	mov	r6, r2
 80033fa:	4699      	mov	r9, r3
 80033fc:	688a      	ldr	r2, [r1, #8]
 80033fe:	690b      	ldr	r3, [r1, #16]
 8003400:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003404:	4293      	cmp	r3, r2
 8003406:	bfb8      	it	lt
 8003408:	4613      	movlt	r3, r2
 800340a:	6033      	str	r3, [r6, #0]
 800340c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003410:	4607      	mov	r7, r0
 8003412:	460c      	mov	r4, r1
 8003414:	b10a      	cbz	r2, 800341a <_printf_common+0x26>
 8003416:	3301      	adds	r3, #1
 8003418:	6033      	str	r3, [r6, #0]
 800341a:	6823      	ldr	r3, [r4, #0]
 800341c:	0699      	lsls	r1, r3, #26
 800341e:	bf42      	ittt	mi
 8003420:	6833      	ldrmi	r3, [r6, #0]
 8003422:	3302      	addmi	r3, #2
 8003424:	6033      	strmi	r3, [r6, #0]
 8003426:	6825      	ldr	r5, [r4, #0]
 8003428:	f015 0506 	ands.w	r5, r5, #6
 800342c:	d106      	bne.n	800343c <_printf_common+0x48>
 800342e:	f104 0a19 	add.w	sl, r4, #25
 8003432:	68e3      	ldr	r3, [r4, #12]
 8003434:	6832      	ldr	r2, [r6, #0]
 8003436:	1a9b      	subs	r3, r3, r2
 8003438:	42ab      	cmp	r3, r5
 800343a:	dc26      	bgt.n	800348a <_printf_common+0x96>
 800343c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003440:	1e13      	subs	r3, r2, #0
 8003442:	6822      	ldr	r2, [r4, #0]
 8003444:	bf18      	it	ne
 8003446:	2301      	movne	r3, #1
 8003448:	0692      	lsls	r2, r2, #26
 800344a:	d42b      	bmi.n	80034a4 <_printf_common+0xb0>
 800344c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003450:	4649      	mov	r1, r9
 8003452:	4638      	mov	r0, r7
 8003454:	47c0      	blx	r8
 8003456:	3001      	adds	r0, #1
 8003458:	d01e      	beq.n	8003498 <_printf_common+0xa4>
 800345a:	6823      	ldr	r3, [r4, #0]
 800345c:	68e5      	ldr	r5, [r4, #12]
 800345e:	6832      	ldr	r2, [r6, #0]
 8003460:	f003 0306 	and.w	r3, r3, #6
 8003464:	2b04      	cmp	r3, #4
 8003466:	bf08      	it	eq
 8003468:	1aad      	subeq	r5, r5, r2
 800346a:	68a3      	ldr	r3, [r4, #8]
 800346c:	6922      	ldr	r2, [r4, #16]
 800346e:	bf0c      	ite	eq
 8003470:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003474:	2500      	movne	r5, #0
 8003476:	4293      	cmp	r3, r2
 8003478:	bfc4      	itt	gt
 800347a:	1a9b      	subgt	r3, r3, r2
 800347c:	18ed      	addgt	r5, r5, r3
 800347e:	2600      	movs	r6, #0
 8003480:	341a      	adds	r4, #26
 8003482:	42b5      	cmp	r5, r6
 8003484:	d11a      	bne.n	80034bc <_printf_common+0xc8>
 8003486:	2000      	movs	r0, #0
 8003488:	e008      	b.n	800349c <_printf_common+0xa8>
 800348a:	2301      	movs	r3, #1
 800348c:	4652      	mov	r2, sl
 800348e:	4649      	mov	r1, r9
 8003490:	4638      	mov	r0, r7
 8003492:	47c0      	blx	r8
 8003494:	3001      	adds	r0, #1
 8003496:	d103      	bne.n	80034a0 <_printf_common+0xac>
 8003498:	f04f 30ff 	mov.w	r0, #4294967295
 800349c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034a0:	3501      	adds	r5, #1
 80034a2:	e7c6      	b.n	8003432 <_printf_common+0x3e>
 80034a4:	18e1      	adds	r1, r4, r3
 80034a6:	1c5a      	adds	r2, r3, #1
 80034a8:	2030      	movs	r0, #48	; 0x30
 80034aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80034ae:	4422      	add	r2, r4
 80034b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80034b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80034b8:	3302      	adds	r3, #2
 80034ba:	e7c7      	b.n	800344c <_printf_common+0x58>
 80034bc:	2301      	movs	r3, #1
 80034be:	4622      	mov	r2, r4
 80034c0:	4649      	mov	r1, r9
 80034c2:	4638      	mov	r0, r7
 80034c4:	47c0      	blx	r8
 80034c6:	3001      	adds	r0, #1
 80034c8:	d0e6      	beq.n	8003498 <_printf_common+0xa4>
 80034ca:	3601      	adds	r6, #1
 80034cc:	e7d9      	b.n	8003482 <_printf_common+0x8e>
	...

080034d0 <_printf_i>:
 80034d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034d4:	7e0f      	ldrb	r7, [r1, #24]
 80034d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80034d8:	2f78      	cmp	r7, #120	; 0x78
 80034da:	4691      	mov	r9, r2
 80034dc:	4680      	mov	r8, r0
 80034de:	460c      	mov	r4, r1
 80034e0:	469a      	mov	sl, r3
 80034e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80034e6:	d807      	bhi.n	80034f8 <_printf_i+0x28>
 80034e8:	2f62      	cmp	r7, #98	; 0x62
 80034ea:	d80a      	bhi.n	8003502 <_printf_i+0x32>
 80034ec:	2f00      	cmp	r7, #0
 80034ee:	f000 80d8 	beq.w	80036a2 <_printf_i+0x1d2>
 80034f2:	2f58      	cmp	r7, #88	; 0x58
 80034f4:	f000 80a3 	beq.w	800363e <_printf_i+0x16e>
 80034f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003500:	e03a      	b.n	8003578 <_printf_i+0xa8>
 8003502:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003506:	2b15      	cmp	r3, #21
 8003508:	d8f6      	bhi.n	80034f8 <_printf_i+0x28>
 800350a:	a101      	add	r1, pc, #4	; (adr r1, 8003510 <_printf_i+0x40>)
 800350c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003510:	08003569 	.word	0x08003569
 8003514:	0800357d 	.word	0x0800357d
 8003518:	080034f9 	.word	0x080034f9
 800351c:	080034f9 	.word	0x080034f9
 8003520:	080034f9 	.word	0x080034f9
 8003524:	080034f9 	.word	0x080034f9
 8003528:	0800357d 	.word	0x0800357d
 800352c:	080034f9 	.word	0x080034f9
 8003530:	080034f9 	.word	0x080034f9
 8003534:	080034f9 	.word	0x080034f9
 8003538:	080034f9 	.word	0x080034f9
 800353c:	08003689 	.word	0x08003689
 8003540:	080035ad 	.word	0x080035ad
 8003544:	0800366b 	.word	0x0800366b
 8003548:	080034f9 	.word	0x080034f9
 800354c:	080034f9 	.word	0x080034f9
 8003550:	080036ab 	.word	0x080036ab
 8003554:	080034f9 	.word	0x080034f9
 8003558:	080035ad 	.word	0x080035ad
 800355c:	080034f9 	.word	0x080034f9
 8003560:	080034f9 	.word	0x080034f9
 8003564:	08003673 	.word	0x08003673
 8003568:	682b      	ldr	r3, [r5, #0]
 800356a:	1d1a      	adds	r2, r3, #4
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	602a      	str	r2, [r5, #0]
 8003570:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003574:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003578:	2301      	movs	r3, #1
 800357a:	e0a3      	b.n	80036c4 <_printf_i+0x1f4>
 800357c:	6820      	ldr	r0, [r4, #0]
 800357e:	6829      	ldr	r1, [r5, #0]
 8003580:	0606      	lsls	r6, r0, #24
 8003582:	f101 0304 	add.w	r3, r1, #4
 8003586:	d50a      	bpl.n	800359e <_printf_i+0xce>
 8003588:	680e      	ldr	r6, [r1, #0]
 800358a:	602b      	str	r3, [r5, #0]
 800358c:	2e00      	cmp	r6, #0
 800358e:	da03      	bge.n	8003598 <_printf_i+0xc8>
 8003590:	232d      	movs	r3, #45	; 0x2d
 8003592:	4276      	negs	r6, r6
 8003594:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003598:	485e      	ldr	r0, [pc, #376]	; (8003714 <_printf_i+0x244>)
 800359a:	230a      	movs	r3, #10
 800359c:	e019      	b.n	80035d2 <_printf_i+0x102>
 800359e:	680e      	ldr	r6, [r1, #0]
 80035a0:	602b      	str	r3, [r5, #0]
 80035a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80035a6:	bf18      	it	ne
 80035a8:	b236      	sxthne	r6, r6
 80035aa:	e7ef      	b.n	800358c <_printf_i+0xbc>
 80035ac:	682b      	ldr	r3, [r5, #0]
 80035ae:	6820      	ldr	r0, [r4, #0]
 80035b0:	1d19      	adds	r1, r3, #4
 80035b2:	6029      	str	r1, [r5, #0]
 80035b4:	0601      	lsls	r1, r0, #24
 80035b6:	d501      	bpl.n	80035bc <_printf_i+0xec>
 80035b8:	681e      	ldr	r6, [r3, #0]
 80035ba:	e002      	b.n	80035c2 <_printf_i+0xf2>
 80035bc:	0646      	lsls	r6, r0, #25
 80035be:	d5fb      	bpl.n	80035b8 <_printf_i+0xe8>
 80035c0:	881e      	ldrh	r6, [r3, #0]
 80035c2:	4854      	ldr	r0, [pc, #336]	; (8003714 <_printf_i+0x244>)
 80035c4:	2f6f      	cmp	r7, #111	; 0x6f
 80035c6:	bf0c      	ite	eq
 80035c8:	2308      	moveq	r3, #8
 80035ca:	230a      	movne	r3, #10
 80035cc:	2100      	movs	r1, #0
 80035ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80035d2:	6865      	ldr	r5, [r4, #4]
 80035d4:	60a5      	str	r5, [r4, #8]
 80035d6:	2d00      	cmp	r5, #0
 80035d8:	bfa2      	ittt	ge
 80035da:	6821      	ldrge	r1, [r4, #0]
 80035dc:	f021 0104 	bicge.w	r1, r1, #4
 80035e0:	6021      	strge	r1, [r4, #0]
 80035e2:	b90e      	cbnz	r6, 80035e8 <_printf_i+0x118>
 80035e4:	2d00      	cmp	r5, #0
 80035e6:	d04d      	beq.n	8003684 <_printf_i+0x1b4>
 80035e8:	4615      	mov	r5, r2
 80035ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80035ee:	fb03 6711 	mls	r7, r3, r1, r6
 80035f2:	5dc7      	ldrb	r7, [r0, r7]
 80035f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80035f8:	4637      	mov	r7, r6
 80035fa:	42bb      	cmp	r3, r7
 80035fc:	460e      	mov	r6, r1
 80035fe:	d9f4      	bls.n	80035ea <_printf_i+0x11a>
 8003600:	2b08      	cmp	r3, #8
 8003602:	d10b      	bne.n	800361c <_printf_i+0x14c>
 8003604:	6823      	ldr	r3, [r4, #0]
 8003606:	07de      	lsls	r6, r3, #31
 8003608:	d508      	bpl.n	800361c <_printf_i+0x14c>
 800360a:	6923      	ldr	r3, [r4, #16]
 800360c:	6861      	ldr	r1, [r4, #4]
 800360e:	4299      	cmp	r1, r3
 8003610:	bfde      	ittt	le
 8003612:	2330      	movle	r3, #48	; 0x30
 8003614:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003618:	f105 35ff 	addle.w	r5, r5, #4294967295
 800361c:	1b52      	subs	r2, r2, r5
 800361e:	6122      	str	r2, [r4, #16]
 8003620:	f8cd a000 	str.w	sl, [sp]
 8003624:	464b      	mov	r3, r9
 8003626:	aa03      	add	r2, sp, #12
 8003628:	4621      	mov	r1, r4
 800362a:	4640      	mov	r0, r8
 800362c:	f7ff fee2 	bl	80033f4 <_printf_common>
 8003630:	3001      	adds	r0, #1
 8003632:	d14c      	bne.n	80036ce <_printf_i+0x1fe>
 8003634:	f04f 30ff 	mov.w	r0, #4294967295
 8003638:	b004      	add	sp, #16
 800363a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800363e:	4835      	ldr	r0, [pc, #212]	; (8003714 <_printf_i+0x244>)
 8003640:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003644:	6829      	ldr	r1, [r5, #0]
 8003646:	6823      	ldr	r3, [r4, #0]
 8003648:	f851 6b04 	ldr.w	r6, [r1], #4
 800364c:	6029      	str	r1, [r5, #0]
 800364e:	061d      	lsls	r5, r3, #24
 8003650:	d514      	bpl.n	800367c <_printf_i+0x1ac>
 8003652:	07df      	lsls	r7, r3, #31
 8003654:	bf44      	itt	mi
 8003656:	f043 0320 	orrmi.w	r3, r3, #32
 800365a:	6023      	strmi	r3, [r4, #0]
 800365c:	b91e      	cbnz	r6, 8003666 <_printf_i+0x196>
 800365e:	6823      	ldr	r3, [r4, #0]
 8003660:	f023 0320 	bic.w	r3, r3, #32
 8003664:	6023      	str	r3, [r4, #0]
 8003666:	2310      	movs	r3, #16
 8003668:	e7b0      	b.n	80035cc <_printf_i+0xfc>
 800366a:	6823      	ldr	r3, [r4, #0]
 800366c:	f043 0320 	orr.w	r3, r3, #32
 8003670:	6023      	str	r3, [r4, #0]
 8003672:	2378      	movs	r3, #120	; 0x78
 8003674:	4828      	ldr	r0, [pc, #160]	; (8003718 <_printf_i+0x248>)
 8003676:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800367a:	e7e3      	b.n	8003644 <_printf_i+0x174>
 800367c:	0659      	lsls	r1, r3, #25
 800367e:	bf48      	it	mi
 8003680:	b2b6      	uxthmi	r6, r6
 8003682:	e7e6      	b.n	8003652 <_printf_i+0x182>
 8003684:	4615      	mov	r5, r2
 8003686:	e7bb      	b.n	8003600 <_printf_i+0x130>
 8003688:	682b      	ldr	r3, [r5, #0]
 800368a:	6826      	ldr	r6, [r4, #0]
 800368c:	6961      	ldr	r1, [r4, #20]
 800368e:	1d18      	adds	r0, r3, #4
 8003690:	6028      	str	r0, [r5, #0]
 8003692:	0635      	lsls	r5, r6, #24
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	d501      	bpl.n	800369c <_printf_i+0x1cc>
 8003698:	6019      	str	r1, [r3, #0]
 800369a:	e002      	b.n	80036a2 <_printf_i+0x1d2>
 800369c:	0670      	lsls	r0, r6, #25
 800369e:	d5fb      	bpl.n	8003698 <_printf_i+0x1c8>
 80036a0:	8019      	strh	r1, [r3, #0]
 80036a2:	2300      	movs	r3, #0
 80036a4:	6123      	str	r3, [r4, #16]
 80036a6:	4615      	mov	r5, r2
 80036a8:	e7ba      	b.n	8003620 <_printf_i+0x150>
 80036aa:	682b      	ldr	r3, [r5, #0]
 80036ac:	1d1a      	adds	r2, r3, #4
 80036ae:	602a      	str	r2, [r5, #0]
 80036b0:	681d      	ldr	r5, [r3, #0]
 80036b2:	6862      	ldr	r2, [r4, #4]
 80036b4:	2100      	movs	r1, #0
 80036b6:	4628      	mov	r0, r5
 80036b8:	f7fc fd9a 	bl	80001f0 <memchr>
 80036bc:	b108      	cbz	r0, 80036c2 <_printf_i+0x1f2>
 80036be:	1b40      	subs	r0, r0, r5
 80036c0:	6060      	str	r0, [r4, #4]
 80036c2:	6863      	ldr	r3, [r4, #4]
 80036c4:	6123      	str	r3, [r4, #16]
 80036c6:	2300      	movs	r3, #0
 80036c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036cc:	e7a8      	b.n	8003620 <_printf_i+0x150>
 80036ce:	6923      	ldr	r3, [r4, #16]
 80036d0:	462a      	mov	r2, r5
 80036d2:	4649      	mov	r1, r9
 80036d4:	4640      	mov	r0, r8
 80036d6:	47d0      	blx	sl
 80036d8:	3001      	adds	r0, #1
 80036da:	d0ab      	beq.n	8003634 <_printf_i+0x164>
 80036dc:	6823      	ldr	r3, [r4, #0]
 80036de:	079b      	lsls	r3, r3, #30
 80036e0:	d413      	bmi.n	800370a <_printf_i+0x23a>
 80036e2:	68e0      	ldr	r0, [r4, #12]
 80036e4:	9b03      	ldr	r3, [sp, #12]
 80036e6:	4298      	cmp	r0, r3
 80036e8:	bfb8      	it	lt
 80036ea:	4618      	movlt	r0, r3
 80036ec:	e7a4      	b.n	8003638 <_printf_i+0x168>
 80036ee:	2301      	movs	r3, #1
 80036f0:	4632      	mov	r2, r6
 80036f2:	4649      	mov	r1, r9
 80036f4:	4640      	mov	r0, r8
 80036f6:	47d0      	blx	sl
 80036f8:	3001      	adds	r0, #1
 80036fa:	d09b      	beq.n	8003634 <_printf_i+0x164>
 80036fc:	3501      	adds	r5, #1
 80036fe:	68e3      	ldr	r3, [r4, #12]
 8003700:	9903      	ldr	r1, [sp, #12]
 8003702:	1a5b      	subs	r3, r3, r1
 8003704:	42ab      	cmp	r3, r5
 8003706:	dcf2      	bgt.n	80036ee <_printf_i+0x21e>
 8003708:	e7eb      	b.n	80036e2 <_printf_i+0x212>
 800370a:	2500      	movs	r5, #0
 800370c:	f104 0619 	add.w	r6, r4, #25
 8003710:	e7f5      	b.n	80036fe <_printf_i+0x22e>
 8003712:	bf00      	nop
 8003714:	08003a41 	.word	0x08003a41
 8003718:	08003a52 	.word	0x08003a52

0800371c <memcpy>:
 800371c:	440a      	add	r2, r1
 800371e:	4291      	cmp	r1, r2
 8003720:	f100 33ff 	add.w	r3, r0, #4294967295
 8003724:	d100      	bne.n	8003728 <memcpy+0xc>
 8003726:	4770      	bx	lr
 8003728:	b510      	push	{r4, lr}
 800372a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800372e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003732:	4291      	cmp	r1, r2
 8003734:	d1f9      	bne.n	800372a <memcpy+0xe>
 8003736:	bd10      	pop	{r4, pc}

08003738 <memmove>:
 8003738:	4288      	cmp	r0, r1
 800373a:	b510      	push	{r4, lr}
 800373c:	eb01 0402 	add.w	r4, r1, r2
 8003740:	d902      	bls.n	8003748 <memmove+0x10>
 8003742:	4284      	cmp	r4, r0
 8003744:	4623      	mov	r3, r4
 8003746:	d807      	bhi.n	8003758 <memmove+0x20>
 8003748:	1e43      	subs	r3, r0, #1
 800374a:	42a1      	cmp	r1, r4
 800374c:	d008      	beq.n	8003760 <memmove+0x28>
 800374e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003752:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003756:	e7f8      	b.n	800374a <memmove+0x12>
 8003758:	4402      	add	r2, r0
 800375a:	4601      	mov	r1, r0
 800375c:	428a      	cmp	r2, r1
 800375e:	d100      	bne.n	8003762 <memmove+0x2a>
 8003760:	bd10      	pop	{r4, pc}
 8003762:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003766:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800376a:	e7f7      	b.n	800375c <memmove+0x24>

0800376c <_free_r>:
 800376c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800376e:	2900      	cmp	r1, #0
 8003770:	d044      	beq.n	80037fc <_free_r+0x90>
 8003772:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003776:	9001      	str	r0, [sp, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	f1a1 0404 	sub.w	r4, r1, #4
 800377e:	bfb8      	it	lt
 8003780:	18e4      	addlt	r4, r4, r3
 8003782:	f000 f913 	bl	80039ac <__malloc_lock>
 8003786:	4a1e      	ldr	r2, [pc, #120]	; (8003800 <_free_r+0x94>)
 8003788:	9801      	ldr	r0, [sp, #4]
 800378a:	6813      	ldr	r3, [r2, #0]
 800378c:	b933      	cbnz	r3, 800379c <_free_r+0x30>
 800378e:	6063      	str	r3, [r4, #4]
 8003790:	6014      	str	r4, [r2, #0]
 8003792:	b003      	add	sp, #12
 8003794:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003798:	f000 b90e 	b.w	80039b8 <__malloc_unlock>
 800379c:	42a3      	cmp	r3, r4
 800379e:	d908      	bls.n	80037b2 <_free_r+0x46>
 80037a0:	6825      	ldr	r5, [r4, #0]
 80037a2:	1961      	adds	r1, r4, r5
 80037a4:	428b      	cmp	r3, r1
 80037a6:	bf01      	itttt	eq
 80037a8:	6819      	ldreq	r1, [r3, #0]
 80037aa:	685b      	ldreq	r3, [r3, #4]
 80037ac:	1949      	addeq	r1, r1, r5
 80037ae:	6021      	streq	r1, [r4, #0]
 80037b0:	e7ed      	b.n	800378e <_free_r+0x22>
 80037b2:	461a      	mov	r2, r3
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	b10b      	cbz	r3, 80037bc <_free_r+0x50>
 80037b8:	42a3      	cmp	r3, r4
 80037ba:	d9fa      	bls.n	80037b2 <_free_r+0x46>
 80037bc:	6811      	ldr	r1, [r2, #0]
 80037be:	1855      	adds	r5, r2, r1
 80037c0:	42a5      	cmp	r5, r4
 80037c2:	d10b      	bne.n	80037dc <_free_r+0x70>
 80037c4:	6824      	ldr	r4, [r4, #0]
 80037c6:	4421      	add	r1, r4
 80037c8:	1854      	adds	r4, r2, r1
 80037ca:	42a3      	cmp	r3, r4
 80037cc:	6011      	str	r1, [r2, #0]
 80037ce:	d1e0      	bne.n	8003792 <_free_r+0x26>
 80037d0:	681c      	ldr	r4, [r3, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	6053      	str	r3, [r2, #4]
 80037d6:	4421      	add	r1, r4
 80037d8:	6011      	str	r1, [r2, #0]
 80037da:	e7da      	b.n	8003792 <_free_r+0x26>
 80037dc:	d902      	bls.n	80037e4 <_free_r+0x78>
 80037de:	230c      	movs	r3, #12
 80037e0:	6003      	str	r3, [r0, #0]
 80037e2:	e7d6      	b.n	8003792 <_free_r+0x26>
 80037e4:	6825      	ldr	r5, [r4, #0]
 80037e6:	1961      	adds	r1, r4, r5
 80037e8:	428b      	cmp	r3, r1
 80037ea:	bf04      	itt	eq
 80037ec:	6819      	ldreq	r1, [r3, #0]
 80037ee:	685b      	ldreq	r3, [r3, #4]
 80037f0:	6063      	str	r3, [r4, #4]
 80037f2:	bf04      	itt	eq
 80037f4:	1949      	addeq	r1, r1, r5
 80037f6:	6021      	streq	r1, [r4, #0]
 80037f8:	6054      	str	r4, [r2, #4]
 80037fa:	e7ca      	b.n	8003792 <_free_r+0x26>
 80037fc:	b003      	add	sp, #12
 80037fe:	bd30      	pop	{r4, r5, pc}
 8003800:	20000120 	.word	0x20000120

08003804 <sbrk_aligned>:
 8003804:	b570      	push	{r4, r5, r6, lr}
 8003806:	4e0e      	ldr	r6, [pc, #56]	; (8003840 <sbrk_aligned+0x3c>)
 8003808:	460c      	mov	r4, r1
 800380a:	6831      	ldr	r1, [r6, #0]
 800380c:	4605      	mov	r5, r0
 800380e:	b911      	cbnz	r1, 8003816 <sbrk_aligned+0x12>
 8003810:	f000 f8bc 	bl	800398c <_sbrk_r>
 8003814:	6030      	str	r0, [r6, #0]
 8003816:	4621      	mov	r1, r4
 8003818:	4628      	mov	r0, r5
 800381a:	f000 f8b7 	bl	800398c <_sbrk_r>
 800381e:	1c43      	adds	r3, r0, #1
 8003820:	d00a      	beq.n	8003838 <sbrk_aligned+0x34>
 8003822:	1cc4      	adds	r4, r0, #3
 8003824:	f024 0403 	bic.w	r4, r4, #3
 8003828:	42a0      	cmp	r0, r4
 800382a:	d007      	beq.n	800383c <sbrk_aligned+0x38>
 800382c:	1a21      	subs	r1, r4, r0
 800382e:	4628      	mov	r0, r5
 8003830:	f000 f8ac 	bl	800398c <_sbrk_r>
 8003834:	3001      	adds	r0, #1
 8003836:	d101      	bne.n	800383c <sbrk_aligned+0x38>
 8003838:	f04f 34ff 	mov.w	r4, #4294967295
 800383c:	4620      	mov	r0, r4
 800383e:	bd70      	pop	{r4, r5, r6, pc}
 8003840:	20000124 	.word	0x20000124

08003844 <_malloc_r>:
 8003844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003848:	1ccd      	adds	r5, r1, #3
 800384a:	f025 0503 	bic.w	r5, r5, #3
 800384e:	3508      	adds	r5, #8
 8003850:	2d0c      	cmp	r5, #12
 8003852:	bf38      	it	cc
 8003854:	250c      	movcc	r5, #12
 8003856:	2d00      	cmp	r5, #0
 8003858:	4607      	mov	r7, r0
 800385a:	db01      	blt.n	8003860 <_malloc_r+0x1c>
 800385c:	42a9      	cmp	r1, r5
 800385e:	d905      	bls.n	800386c <_malloc_r+0x28>
 8003860:	230c      	movs	r3, #12
 8003862:	603b      	str	r3, [r7, #0]
 8003864:	2600      	movs	r6, #0
 8003866:	4630      	mov	r0, r6
 8003868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800386c:	4e2e      	ldr	r6, [pc, #184]	; (8003928 <_malloc_r+0xe4>)
 800386e:	f000 f89d 	bl	80039ac <__malloc_lock>
 8003872:	6833      	ldr	r3, [r6, #0]
 8003874:	461c      	mov	r4, r3
 8003876:	bb34      	cbnz	r4, 80038c6 <_malloc_r+0x82>
 8003878:	4629      	mov	r1, r5
 800387a:	4638      	mov	r0, r7
 800387c:	f7ff ffc2 	bl	8003804 <sbrk_aligned>
 8003880:	1c43      	adds	r3, r0, #1
 8003882:	4604      	mov	r4, r0
 8003884:	d14d      	bne.n	8003922 <_malloc_r+0xde>
 8003886:	6834      	ldr	r4, [r6, #0]
 8003888:	4626      	mov	r6, r4
 800388a:	2e00      	cmp	r6, #0
 800388c:	d140      	bne.n	8003910 <_malloc_r+0xcc>
 800388e:	6823      	ldr	r3, [r4, #0]
 8003890:	4631      	mov	r1, r6
 8003892:	4638      	mov	r0, r7
 8003894:	eb04 0803 	add.w	r8, r4, r3
 8003898:	f000 f878 	bl	800398c <_sbrk_r>
 800389c:	4580      	cmp	r8, r0
 800389e:	d13a      	bne.n	8003916 <_malloc_r+0xd2>
 80038a0:	6821      	ldr	r1, [r4, #0]
 80038a2:	3503      	adds	r5, #3
 80038a4:	1a6d      	subs	r5, r5, r1
 80038a6:	f025 0503 	bic.w	r5, r5, #3
 80038aa:	3508      	adds	r5, #8
 80038ac:	2d0c      	cmp	r5, #12
 80038ae:	bf38      	it	cc
 80038b0:	250c      	movcc	r5, #12
 80038b2:	4629      	mov	r1, r5
 80038b4:	4638      	mov	r0, r7
 80038b6:	f7ff ffa5 	bl	8003804 <sbrk_aligned>
 80038ba:	3001      	adds	r0, #1
 80038bc:	d02b      	beq.n	8003916 <_malloc_r+0xd2>
 80038be:	6823      	ldr	r3, [r4, #0]
 80038c0:	442b      	add	r3, r5
 80038c2:	6023      	str	r3, [r4, #0]
 80038c4:	e00e      	b.n	80038e4 <_malloc_r+0xa0>
 80038c6:	6822      	ldr	r2, [r4, #0]
 80038c8:	1b52      	subs	r2, r2, r5
 80038ca:	d41e      	bmi.n	800390a <_malloc_r+0xc6>
 80038cc:	2a0b      	cmp	r2, #11
 80038ce:	d916      	bls.n	80038fe <_malloc_r+0xba>
 80038d0:	1961      	adds	r1, r4, r5
 80038d2:	42a3      	cmp	r3, r4
 80038d4:	6025      	str	r5, [r4, #0]
 80038d6:	bf18      	it	ne
 80038d8:	6059      	strne	r1, [r3, #4]
 80038da:	6863      	ldr	r3, [r4, #4]
 80038dc:	bf08      	it	eq
 80038de:	6031      	streq	r1, [r6, #0]
 80038e0:	5162      	str	r2, [r4, r5]
 80038e2:	604b      	str	r3, [r1, #4]
 80038e4:	4638      	mov	r0, r7
 80038e6:	f104 060b 	add.w	r6, r4, #11
 80038ea:	f000 f865 	bl	80039b8 <__malloc_unlock>
 80038ee:	f026 0607 	bic.w	r6, r6, #7
 80038f2:	1d23      	adds	r3, r4, #4
 80038f4:	1af2      	subs	r2, r6, r3
 80038f6:	d0b6      	beq.n	8003866 <_malloc_r+0x22>
 80038f8:	1b9b      	subs	r3, r3, r6
 80038fa:	50a3      	str	r3, [r4, r2]
 80038fc:	e7b3      	b.n	8003866 <_malloc_r+0x22>
 80038fe:	6862      	ldr	r2, [r4, #4]
 8003900:	42a3      	cmp	r3, r4
 8003902:	bf0c      	ite	eq
 8003904:	6032      	streq	r2, [r6, #0]
 8003906:	605a      	strne	r2, [r3, #4]
 8003908:	e7ec      	b.n	80038e4 <_malloc_r+0xa0>
 800390a:	4623      	mov	r3, r4
 800390c:	6864      	ldr	r4, [r4, #4]
 800390e:	e7b2      	b.n	8003876 <_malloc_r+0x32>
 8003910:	4634      	mov	r4, r6
 8003912:	6876      	ldr	r6, [r6, #4]
 8003914:	e7b9      	b.n	800388a <_malloc_r+0x46>
 8003916:	230c      	movs	r3, #12
 8003918:	603b      	str	r3, [r7, #0]
 800391a:	4638      	mov	r0, r7
 800391c:	f000 f84c 	bl	80039b8 <__malloc_unlock>
 8003920:	e7a1      	b.n	8003866 <_malloc_r+0x22>
 8003922:	6025      	str	r5, [r4, #0]
 8003924:	e7de      	b.n	80038e4 <_malloc_r+0xa0>
 8003926:	bf00      	nop
 8003928:	20000120 	.word	0x20000120

0800392c <_realloc_r>:
 800392c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003930:	4680      	mov	r8, r0
 8003932:	4614      	mov	r4, r2
 8003934:	460e      	mov	r6, r1
 8003936:	b921      	cbnz	r1, 8003942 <_realloc_r+0x16>
 8003938:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800393c:	4611      	mov	r1, r2
 800393e:	f7ff bf81 	b.w	8003844 <_malloc_r>
 8003942:	b92a      	cbnz	r2, 8003950 <_realloc_r+0x24>
 8003944:	f7ff ff12 	bl	800376c <_free_r>
 8003948:	4625      	mov	r5, r4
 800394a:	4628      	mov	r0, r5
 800394c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003950:	f000 f838 	bl	80039c4 <_malloc_usable_size_r>
 8003954:	4284      	cmp	r4, r0
 8003956:	4607      	mov	r7, r0
 8003958:	d802      	bhi.n	8003960 <_realloc_r+0x34>
 800395a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800395e:	d812      	bhi.n	8003986 <_realloc_r+0x5a>
 8003960:	4621      	mov	r1, r4
 8003962:	4640      	mov	r0, r8
 8003964:	f7ff ff6e 	bl	8003844 <_malloc_r>
 8003968:	4605      	mov	r5, r0
 800396a:	2800      	cmp	r0, #0
 800396c:	d0ed      	beq.n	800394a <_realloc_r+0x1e>
 800396e:	42bc      	cmp	r4, r7
 8003970:	4622      	mov	r2, r4
 8003972:	4631      	mov	r1, r6
 8003974:	bf28      	it	cs
 8003976:	463a      	movcs	r2, r7
 8003978:	f7ff fed0 	bl	800371c <memcpy>
 800397c:	4631      	mov	r1, r6
 800397e:	4640      	mov	r0, r8
 8003980:	f7ff fef4 	bl	800376c <_free_r>
 8003984:	e7e1      	b.n	800394a <_realloc_r+0x1e>
 8003986:	4635      	mov	r5, r6
 8003988:	e7df      	b.n	800394a <_realloc_r+0x1e>
	...

0800398c <_sbrk_r>:
 800398c:	b538      	push	{r3, r4, r5, lr}
 800398e:	4d06      	ldr	r5, [pc, #24]	; (80039a8 <_sbrk_r+0x1c>)
 8003990:	2300      	movs	r3, #0
 8003992:	4604      	mov	r4, r0
 8003994:	4608      	mov	r0, r1
 8003996:	602b      	str	r3, [r5, #0]
 8003998:	f7fc fffa 	bl	8000990 <_sbrk>
 800399c:	1c43      	adds	r3, r0, #1
 800399e:	d102      	bne.n	80039a6 <_sbrk_r+0x1a>
 80039a0:	682b      	ldr	r3, [r5, #0]
 80039a2:	b103      	cbz	r3, 80039a6 <_sbrk_r+0x1a>
 80039a4:	6023      	str	r3, [r4, #0]
 80039a6:	bd38      	pop	{r3, r4, r5, pc}
 80039a8:	20000128 	.word	0x20000128

080039ac <__malloc_lock>:
 80039ac:	4801      	ldr	r0, [pc, #4]	; (80039b4 <__malloc_lock+0x8>)
 80039ae:	f000 b811 	b.w	80039d4 <__retarget_lock_acquire_recursive>
 80039b2:	bf00      	nop
 80039b4:	2000012c 	.word	0x2000012c

080039b8 <__malloc_unlock>:
 80039b8:	4801      	ldr	r0, [pc, #4]	; (80039c0 <__malloc_unlock+0x8>)
 80039ba:	f000 b80c 	b.w	80039d6 <__retarget_lock_release_recursive>
 80039be:	bf00      	nop
 80039c0:	2000012c 	.word	0x2000012c

080039c4 <_malloc_usable_size_r>:
 80039c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039c8:	1f18      	subs	r0, r3, #4
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	bfbc      	itt	lt
 80039ce:	580b      	ldrlt	r3, [r1, r0]
 80039d0:	18c0      	addlt	r0, r0, r3
 80039d2:	4770      	bx	lr

080039d4 <__retarget_lock_acquire_recursive>:
 80039d4:	4770      	bx	lr

080039d6 <__retarget_lock_release_recursive>:
 80039d6:	4770      	bx	lr

080039d8 <_init>:
 80039d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039da:	bf00      	nop
 80039dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039de:	bc08      	pop	{r3}
 80039e0:	469e      	mov	lr, r3
 80039e2:	4770      	bx	lr

080039e4 <_fini>:
 80039e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039e6:	bf00      	nop
 80039e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039ea:	bc08      	pop	{r3}
 80039ec:	469e      	mov	lr, r3
 80039ee:	4770      	bx	lr
