
<!--
This XML file (created on Mon Oct 16 09:18:34 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>6.0</ver>
<schema>quartus_version_6.0_build_202.xsd</schema>
<license>
	<host_id>00123f4b0b3f</host_id>
	<nic_id>00123f4b0b3f</nic_id>
	<cdrive_id>882dfa9e</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>6.0</version>
	<build>Build 202</build>
	<service_pack_label>1</service_pack_label>
	<binary_type>32</binary_type>
	<module>quartus_tan</module>
	<edition>Web Edition</edition>
	<eval>Licensed</eval>
	<compilation_end_time>Mon Oct 16 09:18:34 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>2</proc_count>
		<cpu_freq units="MHz">3391</cpu_freq>
	</cpu>
	<ram units="MB">1023</ram>
</machine>
<project>C:/DE2/NiosIItwoProcessor/TwoProcessor</project>
<revision>TwoProcessor</revision>
<compilation_summary>
	<flow_status>Successful - Mon Oct 16 09:18:33 2006</flow_status>
	<quartus_ii_version>6.0 Build 202 06/20/2006 SP 1 SJ Web Edition</quartus_ii_version>
	<revision_name>TwoProcessor</revision_name>
	<top_level_entity_name>TwoProcessor</top_level_entity_name>
	<family>Cyclone II</family>
	<device>EP2C35F672C6</device>
	<timing_models>Final</timing_models>
	<met_timing_requirements>Yes</met_timing_requirements>
	<total_logic_elements>4,145 / 33,216 ( 12 % )</total_logic_elements>
	<total_registers>2570</total_registers>
	<total_pins>60 / 475 ( 13 % )</total_pins>
	<total_virtual_pins>0</total_virtual_pins>
	<total_memory_bits>300,000 / 483,840 ( 62 % )</total_memory_bits>
	<embedded_multiplier_9_bit_elements>8 / 70 ( 11 % )</embedded_multiplier_9_bit_elements>
	<total_plls>0 / 4 ( 0 % )</total_plls>
</compilation_summary>
<mep_data>
	<command_line>quartus_tan --read_settings_files=off --write_settings_files=off TwoProcessor -c TwoProcessor --timing_analysis_only</command_line>
</mep_data>
<software_data>
	<smart_recompile>off</smart_recompile>
</software_data>
<messages>
	<warning>Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details</warning>
	<warning>Warning: Found pins functioning as undefined clocks and/or memory enables</warning>
	<warning>Warning: Timing Analysis is analyzing one or more combinational loops as latches</warning>
	<warning>Warning: Node &quot;TwoProc:mytwo|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|st_updatedr~8&quot; is a latch</warning>
	<warning>Warning: Node &quot;TwoProc:mytwo|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|st_updateir~7&quot; is a latch</warning>
	<info>Info: Quartus II Timing Analyzer was successful. 0 errors, 7 warnings</info>
	<info>Info: Elapsed time: 00:00:06</info>
	<info>Info: Processing ended: Mon Oct 16 09:18:33 2006</info>
	<info>Info: th for register &quot;pzdyqx:nabboc|FNUJ6967&quot; (data pin = &quot;altera_internal_jtag&quot;, clock pin = &quot;altera_internal_jtag~CLKDRUSER&quot;) is 1.216 ns</info>
	<info>Info: - Shortest pin to register delay is 4.371 ns</info>
</messages>
<clock_settings_summary>
	<row>
		<clock_node_name>CLOCK_50</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
	<row>
		<clock_node_name>altera_internal_jtag~TCKUTAP</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
	<row>
		<clock_node_name>altera_internal_jtag~UPDATEUSER</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
	<row>
		<clock_node_name>altera_internal_jtag~CLKDRUSER</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
</clock_settings_summary>
<performance>
	<nonclk>
		<type>Worst-case tsu</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>5.820 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case tco</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>10.919 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case tpd</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>2.612 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case th</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>1.216 ns</actual>
	</nonclk>
	<clk>
		<name>CLOCK_50</name>
		<slack>N/A</slack>
		<required>None</required>
		<actual>81.97 MHz ( period = 12.200 ns )</actual>
	</clk>
	<clk>
		<name>altera_internal_jtag~TCKUTAP</name>
		<slack>N/A</slack>
		<required>None</required>
		<actual>185.49 MHz ( period = 5.391 ns )</actual>
	</clk>
	<clk>
		<name>altera_internal_jtag~CLKDRUSER</name>
		<slack>N/A</slack>
		<required>None</required>
		<actual>464.68 MHz ( period = 2.152 ns )</actual>
	</clk>
	<clk>
		<name>altera_internal_jtag~UPDATEUSER</name>
		<slack>N/A</slack>
		<required>None</required>
		<actual>Restricted to 500.00 MHz ( period = 2.000 ns )</actual>
	</clk>
</performance>
</talkback>
