{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 16 14:57:54 2021 " "Info: Processing started: Tue Mar 16 14:57:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rom -c rom " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rom -c rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rom.vhd 2 1 " "Warning: Using design file rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YH0001111100000000000000000000YH rom.vhd(44) " "Error (10482): VHDL error at rom.vhd(44): object \"YH0001111100000000000000000000YH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 44 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YHinitialYH rom.vhd(43) " "Error (10482): VHDL error at rom.vhd(43): object \"YHinitialYH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 43 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YH0001111100000000000000000000YH rom.vhd(43) " "Error (10482): VHDL error at rom.vhd(43): object \"YH0001111100000000000000000000YH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 43 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YHinitialYH rom.vhd(42) " "Error (10482): VHDL error at rom.vhd(42): object \"YHinitialYH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 42 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YH0001111100000000000000000000YH rom.vhd(42) " "Error (10482): VHDL error at rom.vhd(42): object \"YH0001111100000000000000000000YH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 42 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YHinitialYH rom.vhd(41) " "Error (10482): VHDL error at rom.vhd(41): object \"YHinitialYH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 41 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YH0001111100000000000000000000YH rom.vhd(41) " "Error (10482): VHDL error at rom.vhd(41): object \"YH0001111100000000000000000000YH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 41 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YHinitialYH rom.vhd(40) " "Error (10482): VHDL error at rom.vhd(40): object \"YHinitialYH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 40 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YH0001111100000000000000000000YH rom.vhd(40) " "Error (10482): VHDL error at rom.vhd(40): object \"YH0001111100000000000000000000YH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 40 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YHinitialYH rom.vhd(39) " "Error (10482): VHDL error at rom.vhd(39): object \"YHinitialYH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 39 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YH0001111100000000000000000000YH rom.vhd(39) " "Error (10482): VHDL error at rom.vhd(39): object \"YH0001111100000000000000000000YH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 39 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YHinitialYH rom.vhd(38) " "Error (10482): VHDL error at rom.vhd(38): object \"YHinitialYH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 38 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YH0001111100000000000000000000YH rom.vhd(38) " "Error (10482): VHDL error at rom.vhd(38): object \"YH0001111100000000000000000000YH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 38 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YHinitialYH rom.vhd(37) " "Error (10482): VHDL error at rom.vhd(37): object \"YHinitialYH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 37 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YH0001111100000000000000000000YH rom.vhd(37) " "Error (10482): VHDL error at rom.vhd(37): object \"YH0001111100000000000000000000YH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 37 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YHinitialYH rom.vhd(36) " "Error (10482): VHDL error at rom.vhd(36): object \"YHinitialYH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 36 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YH0001111100000000000000000000YH rom.vhd(36) " "Error (10482): VHDL error at rom.vhd(36): object \"YH0001111100000000000000000000YH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 36 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YHinitialYH rom.vhd(35) " "Error (10482): VHDL error at rom.vhd(35): object \"YHinitialYH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 35 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "YH0001111100000000000000000000YH rom.vhd(35) " "Error (10482): VHDL error at rom.vhd(35): object \"YH0001111100000000000000000000YH\" is used but not declared" {  } { { "rom.vhd" "" { Text "D:/Documents/计算机系统原理实验/rom/rom.vhd" 35 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Error: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 16 14:57:55 2021 " "Error: Processing ended: Tue Mar 16 14:57:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
