Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Users/bryan/Quartus/ENEL453_Lab3/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
Warning (10268): Verilog HDL information at debounce.sv(40): always construct contains both blocking and non-blocking assignments File: C:/Users/bryan/Quartus/ENEL453_Lab3/debounce.sv Line: 40
Warning (10268): Verilog HDL information at binary_bcd.sv(35): always construct contains both blocking and non-blocking assignments File: C:/Users/bryan/Quartus/ENEL453_Lab3/binary_bcd.sv Line: 35
