{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628818822799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628818822799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 22:40:22 2021 " "Processing started: Thu Aug 12 22:40:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628818822799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628818822799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_2 -c ex_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex_2 -c ex_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628818822799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628818823466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628818823466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_2-behavioral " "Found design unit 1: ex_2-behavioral" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628818838208 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_2 " "Found entity 1: ex_2" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628818838208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628818838208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex_2 " "Elaborating entity \"ex_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628818838273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628818839078 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628818839721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628818839721 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[3\] " "No output dependent on input pin \"selector\[3\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[4\] " "No output dependent on input pin \"selector\[4\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[5\] " "No output dependent on input pin \"selector\[5\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[6\] " "No output dependent on input pin \"selector\[6\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[7\] " "No output dependent on input pin \"selector\[7\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[8\] " "No output dependent on input pin \"selector\[8\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[9\] " "No output dependent on input pin \"selector\[9\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[10\] " "No output dependent on input pin \"selector\[10\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[11\] " "No output dependent on input pin \"selector\[11\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[12\] " "No output dependent on input pin \"selector\[12\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[13\] " "No output dependent on input pin \"selector\[13\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[14\] " "No output dependent on input pin \"selector\[14\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[15\] " "No output dependent on input pin \"selector\[15\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[16\] " "No output dependent on input pin \"selector\[16\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[17\] " "No output dependent on input pin \"selector\[17\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[18\] " "No output dependent on input pin \"selector\[18\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[19\] " "No output dependent on input pin \"selector\[19\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[20\] " "No output dependent on input pin \"selector\[20\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[21\] " "No output dependent on input pin \"selector\[21\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[22\] " "No output dependent on input pin \"selector\[22\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[23\] " "No output dependent on input pin \"selector\[23\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[24\] " "No output dependent on input pin \"selector\[24\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[25\] " "No output dependent on input pin \"selector\[25\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[26\] " "No output dependent on input pin \"selector\[26\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[27\] " "No output dependent on input pin \"selector\[27\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[28\] " "No output dependent on input pin \"selector\[28\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[29\] " "No output dependent on input pin \"selector\[29\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[30\] " "No output dependent on input pin \"selector\[30\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector\[31\] " "No output dependent on input pin \"selector\[31\]\"" {  } { { "ex_2.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_2/ex_2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628818839943 "|ex_2|selector[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628818839943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628818839946 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628818839946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628818839946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628818839946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628818839973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 12 22:40:39 2021 " "Processing ended: Thu Aug 12 22:40:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628818839973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628818839973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628818839973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628818839973 ""}
