<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: 構造体 EmulEnv</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceX86ISA.html">X86ISA</a>::<a class="el" href="structX86ISA_1_1EmulEnv.html">EmulEnv</a>
  </div>
</div>
<div class="contents">
<h1>構造体 EmulEnv</h1><!-- doxytag: class="X86ISA::EmulEnv" -->
<p><code>#include &lt;<a class="el" href="emulenv_8hh_source.html">emulenv.hh</a>&gt;</code></p>

<p><a href="structX86ISA_1_1EmulEnv-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html#a150178afb4bf886ad49be8f31f98e14b">EmulEnv</a> (<a class="el" href="namespaceX86ISA.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _reg, <a class="el" href="namespaceX86ISA.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _regm, int _dataSize, int _addressSize, int _stackSize)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html#ae8a901694f1a63aaa9cf3c28faabe4ed">doModRM</a> (const <a class="el" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp;machInst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html#a1551fe2bf04bbf608dbcf23167211192">setSeg</a> (const <a class="el" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp;machInst)</td></tr>
<tr><td colspan="2"><h2>Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceX86ISA.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html#ab3cfff93a9eaf4043816e6667f4f4b5c">reg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceX86ISA.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html#a23102d8465dd60d680f731af9a84f689">regm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795">SegmentRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html#af746478528438f57577dbfd5f772079e">seg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html#a616c0a72f0e4af38b93c736773ac7210">scale</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceX86ISA.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html#a4873352bf9ab22e599f727e0140b6cc0">index</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceX86ISA.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html#a8c8e474bb8d2c6f7162455416b488e50">dataSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html#a634857712134690946c76d27713b6fa4">addressSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html#aa19ead659daf6b0a04ef9cd9ad3f1d8d">stackSize</a></td></tr>
</table>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a150178afb4bf886ad49be8f31f98e14b"></a><!-- doxytag: member="X86ISA::EmulEnv::EmulEnv" ref="a150178afb4bf886ad49be8f31f98e14b" args="(RegIndex _reg, RegIndex _regm, int _dataSize, int _addressSize, int _stackSize)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structX86ISA_1_1EmulEnv.html">EmulEnv</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceX86ISA.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceX86ISA.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>_regm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>_dataSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>_addressSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>_stackSize</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00063"></a>00063                                                                  :
<a name="l00064"></a>00064             <a class="code" href="structX86ISA_1_1EmulEnv.html#ab3cfff93a9eaf4043816e6667f4f4b5c">reg</a>(_reg), <a class="code" href="structX86ISA_1_1EmulEnv.html#a23102d8465dd60d680f731af9a84f689">regm</a>(_regm), <a class="code" href="structX86ISA_1_1EmulEnv.html#af746478528438f57577dbfd5f772079e">seg</a>(<a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795a970af2f7bb70e46baa6ea6f84680dc68">SEGMENT_REG_DS</a>),
<a name="l00065"></a>00065             <a class="code" href="structX86ISA_1_1EmulEnv.html#a616c0a72f0e4af38b93c736773ac7210">scale</a>(0), <a class="code" href="structX86ISA_1_1EmulEnv.html#a4873352bf9ab22e599f727e0140b6cc0">index</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791baae068f35aef4de2a5673ad98a5dbcb49">NUM_INTREGS</a>),
<a name="l00066"></a>00066             <a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a>(<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791baae068f35aef4de2a5673ad98a5dbcb49">NUM_INTREGS</a>),
<a name="l00067"></a>00067             <a class="code" href="structX86ISA_1_1EmulEnv.html#a8c8e474bb8d2c6f7162455416b488e50">dataSize</a>(_dataSize), <a class="code" href="structX86ISA_1_1EmulEnv.html#a634857712134690946c76d27713b6fa4">addressSize</a>(_addressSize),
<a name="l00068"></a>00068             <a class="code" href="structX86ISA_1_1EmulEnv.html#aa19ead659daf6b0a04ef9cd9ad3f1d8d">stackSize</a>(_stackSize)
<a name="l00069"></a>00069         {;}

</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="ae8a901694f1a63aaa9cf3c28faabe4ed"></a><!-- doxytag: member="X86ISA::EmulEnv::doModRM" ref="ae8a901694f1a63aaa9cf3c28faabe4ed" args="(const ExtMachInst &amp;machInst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void doModRM </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>machInst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00048"></a>00048 {
<a name="l00049"></a>00049     assert(machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a375b5371f85938240bbc2cc9384ff42b">modRM</a>.mod != 3);
<a name="l00050"></a>00050     <span class="comment">//Use the SIB byte for addressing if the modrm byte calls for it.</span>
<a name="l00051"></a>00051     <span class="keywordflow">if</span> (machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a375b5371f85938240bbc2cc9384ff42b">modRM</a>.rm == 4 &amp;&amp; machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#aaff1bd964b905dbe543c06ee011c7462">addrSize</a> != 2) {
<a name="l00052"></a>00052         <a class="code" href="structX86ISA_1_1EmulEnv.html#a616c0a72f0e4af38b93c736773ac7210">scale</a> = 1 &lt;&lt; machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#ad4324932256063057593479e8749451a">sib</a>.scale;
<a name="l00053"></a>00053         <a class="code" href="structX86ISA_1_1EmulEnv.html#a4873352bf9ab22e599f727e0140b6cc0">index</a> = machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#ad4324932256063057593479e8749451a">sib</a>.index | (machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#aa92db536231767bdd06da2405c873fa5">rex</a>.x &lt;&lt; 3);
<a name="l00054"></a>00054         <a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a> = machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#ad4324932256063057593479e8749451a">sib</a>.base | (machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#aa92db536231767bdd06da2405c873fa5">rex</a>.b &lt;&lt; 3);
<a name="l00055"></a>00055         <span class="comment">//In this special case, we don&apos;t use a base. The displacement also</span>
<a name="l00056"></a>00056         <span class="comment">//changes, but that&apos;s managed by the decoder.</span>
<a name="l00057"></a>00057         <span class="keywordflow">if</span> (machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#ad4324932256063057593479e8749451a">sib</a>.base == INTREG_RBP &amp;&amp; machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a375b5371f85938240bbc2cc9384ff42b">modRM</a>.mod == 0)
<a name="l00058"></a>00058             <a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a> = <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791baae068f35aef4de2a5673ad98a5dbcb49">NUM_INTREGS</a>;
<a name="l00059"></a>00059         <span class="comment">//In -this- special case, we don&apos;t use an index.</span>
<a name="l00060"></a>00060         <span class="keywordflow">if</span> (<a class="code" href="structX86ISA_1_1EmulEnv.html#a4873352bf9ab22e599f727e0140b6cc0">index</a> == INTREG_RSP)
<a name="l00061"></a>00061             <a class="code" href="structX86ISA_1_1EmulEnv.html#a4873352bf9ab22e599f727e0140b6cc0">index</a> = <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791baae068f35aef4de2a5673ad98a5dbcb49">NUM_INTREGS</a>;
<a name="l00062"></a>00062     } <span class="keywordflow">else</span> {
<a name="l00063"></a>00063         <span class="keywordflow">if</span> (machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#aaff1bd964b905dbe543c06ee011c7462">addrSize</a> == 2) {
<a name="l00064"></a>00064             <span class="keywordtype">unsigned</span> <a class="code" href="namespaceX86ISA.html#a7244bd0e5dc7ef7a4db0febe6e585746">rm</a> = machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a375b5371f85938240bbc2cc9384ff42b">modRM</a>.rm;
<a name="l00065"></a>00065             <span class="keywordflow">if</span> (rm &lt;= 3) {
<a name="l00066"></a>00066                 <a class="code" href="structX86ISA_1_1EmulEnv.html#a616c0a72f0e4af38b93c736773ac7210">scale</a> = 1;
<a name="l00067"></a>00067                 <span class="keywordflow">if</span> (rm &lt; 2) {
<a name="l00068"></a>00068                     <a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a> = INTREG_RBX;
<a name="l00069"></a>00069                 } <span class="keywordflow">else</span> {
<a name="l00070"></a>00070                     <a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a> = INTREG_RBP;
<a name="l00071"></a>00071                 }
<a name="l00072"></a>00072                 <a class="code" href="structX86ISA_1_1EmulEnv.html#a4873352bf9ab22e599f727e0140b6cc0">index</a> = (rm % 2) ? INTREG_RDI : INTREG_RSI;
<a name="l00073"></a>00073             } <span class="keywordflow">else</span> {
<a name="l00074"></a>00074                 <a class="code" href="structX86ISA_1_1EmulEnv.html#a616c0a72f0e4af38b93c736773ac7210">scale</a> = 0;
<a name="l00075"></a>00075                 <span class="keywordflow">switch</span> (rm) {
<a name="l00076"></a>00076                   <span class="keywordflow">case</span> 4:
<a name="l00077"></a>00077                     <a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a> = INTREG_RSI;
<a name="l00078"></a>00078                     <span class="keywordflow">break</span>;
<a name="l00079"></a>00079                   <span class="keywordflow">case</span> 5:
<a name="l00080"></a>00080                     <a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a> = INTREG_RDI;
<a name="l00081"></a>00081                     <span class="keywordflow">break</span>;
<a name="l00082"></a>00082                   <span class="keywordflow">case</span> 6:
<a name="l00083"></a>00083                     <a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a> = INTREG_RBP;
<a name="l00084"></a>00084                     <span class="keywordflow">break</span>;
<a name="l00085"></a>00085                   <span class="keywordflow">case</span> 7:
<a name="l00086"></a>00086                     <a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a> = INTREG_RBX;
<a name="l00087"></a>00087                     <span class="keywordflow">break</span>;
<a name="l00088"></a>00088                 }
<a name="l00089"></a>00089             }
<a name="l00090"></a>00090         } <span class="keywordflow">else</span> {
<a name="l00091"></a>00091             <a class="code" href="structX86ISA_1_1EmulEnv.html#a616c0a72f0e4af38b93c736773ac7210">scale</a> = 0;
<a name="l00092"></a>00092             <a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a> = machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a375b5371f85938240bbc2cc9384ff42b">modRM</a>.rm | (machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#aa92db536231767bdd06da2405c873fa5">rex</a>.b &lt;&lt; 3);
<a name="l00093"></a>00093             <span class="keywordflow">if</span> (machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a375b5371f85938240bbc2cc9384ff42b">modRM</a>.mod == 0 &amp;&amp; machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a375b5371f85938240bbc2cc9384ff42b">modRM</a>.rm == 5) {
<a name="l00094"></a>00094                 <span class="comment">//Since we need to use a different encoding of this</span>
<a name="l00095"></a>00095                 <span class="comment">//instruction anyway, just ignore the base in those cases</span>
<a name="l00096"></a>00096                 <a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a> = <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791baae068f35aef4de2a5673ad98a5dbcb49">NUM_INTREGS</a>;
<a name="l00097"></a>00097             }
<a name="l00098"></a>00098         }
<a name="l00099"></a>00099     }
<a name="l00100"></a>00100     <span class="comment">//Figure out what segment to use. This won&apos;t be entirely accurate since</span>
<a name="l00101"></a>00101     <span class="comment">//the presence of a displacement is supposed to make the instruction</span>
<a name="l00102"></a>00102     <span class="comment">//default to the data segment.</span>
<a name="l00103"></a>00103     <span class="keywordflow">if</span> ((<a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a> != INTREG_RBP &amp;&amp; <a class="code" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a> != INTREG_RSP) || machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#a65845942a375312c889d80674ababdbc">dispSize</a>) {
<a name="l00104"></a>00104         <a class="code" href="structX86ISA_1_1EmulEnv.html#af746478528438f57577dbfd5f772079e">seg</a> = <a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795a970af2f7bb70e46baa6ea6f84680dc68">SEGMENT_REG_DS</a>;
<a name="l00105"></a>00105         <span class="comment">//Handle any segment override that might have been in the instruction</span>
<a name="l00106"></a>00106         <span class="keywordtype">int</span> segFromInst = machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#ae6eac40de20d4dfad6119c149fa08bdf">legacy</a>.seg;
<a name="l00107"></a>00107         <span class="keywordflow">if</span> (segFromInst)
<a name="l00108"></a>00108             <a class="code" href="structX86ISA_1_1EmulEnv.html#af746478528438f57577dbfd5f772079e">seg</a> = (<a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795">SegmentRegIndex</a>)(segFromInst - 1);
<a name="l00109"></a>00109     } <span class="keywordflow">else</span> {
<a name="l00110"></a>00110         <a class="code" href="structX86ISA_1_1EmulEnv.html#af746478528438f57577dbfd5f772079e">seg</a> = <a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795aeeeafdcd5c36f63e75f11705bc26103d">SEGMENT_REG_SS</a>;
<a name="l00111"></a>00111     }
<a name="l00112"></a>00112 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1551fe2bf04bbf608dbcf23167211192"></a><!-- doxytag: member="X86ISA::EmulEnv::setSeg" ref="a1551fe2bf04bbf608dbcf23167211192" args="(const ExtMachInst &amp;machInst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setSeg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>machInst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00115"></a>00115 {
<a name="l00116"></a>00116     <a class="code" href="structX86ISA_1_1EmulEnv.html#af746478528438f57577dbfd5f772079e">seg</a> = <a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795a970af2f7bb70e46baa6ea6f84680dc68">SEGMENT_REG_DS</a>;
<a name="l00117"></a>00117     <span class="comment">//Handle any segment override that might have been in the instruction</span>
<a name="l00118"></a>00118     <span class="keywordtype">int</span> segFromInst = machInst.<a class="code" href="structX86ISA_1_1ExtMachInst.html#ae6eac40de20d4dfad6119c149fa08bdf">legacy</a>.seg;
<a name="l00119"></a>00119     <span class="keywordflow">if</span> (segFromInst)
<a name="l00120"></a>00120         <a class="code" href="structX86ISA_1_1EmulEnv.html#af746478528438f57577dbfd5f772079e">seg</a> = (<a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795">SegmentRegIndex</a>)(segFromInst - 1);
<a name="l00121"></a>00121 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a634857712134690946c76d27713b6fa4"></a><!-- doxytag: member="X86ISA::EmulEnv::addressSize" ref="a634857712134690946c76d27713b6fa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="structX86ISA_1_1EmulEnv.html#a634857712134690946c76d27713b6fa4">addressSize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acd7cdac3bd7929336e8da2a081692dc3"></a><!-- doxytag: member="X86ISA::EmulEnv::base" ref="acd7cdac3bd7929336e8da2a081692dc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceX86ISA.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="el" href="structX86ISA_1_1EmulEnv.html#acd7cdac3bd7929336e8da2a081692dc3">base</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c8e474bb8d2c6f7162455416b488e50"></a><!-- doxytag: member="X86ISA::EmulEnv::dataSize" ref="a8c8e474bb8d2c6f7162455416b488e50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="structX86ISA_1_1EmulEnv.html#a8c8e474bb8d2c6f7162455416b488e50">dataSize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4873352bf9ab22e599f727e0140b6cc0"></a><!-- doxytag: member="X86ISA::EmulEnv::index" ref="a4873352bf9ab22e599f727e0140b6cc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceX86ISA.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="el" href="structX86ISA_1_1EmulEnv.html#a4873352bf9ab22e599f727e0140b6cc0">index</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3cfff93a9eaf4043816e6667f4f4b5c"></a><!-- doxytag: member="X86ISA::EmulEnv::reg" ref="ab3cfff93a9eaf4043816e6667f4f4b5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceX86ISA.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="el" href="structX86ISA_1_1EmulEnv.html#ab3cfff93a9eaf4043816e6667f4f4b5c">reg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a23102d8465dd60d680f731af9a84f689"></a><!-- doxytag: member="X86ISA::EmulEnv::regm" ref="a23102d8465dd60d680f731af9a84f689" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceX86ISA.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="el" href="structX86ISA_1_1EmulEnv.html#a23102d8465dd60d680f731af9a84f689">regm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a616c0a72f0e4af38b93c736773ac7210"></a><!-- doxytag: member="X86ISA::EmulEnv::scale" ref="a616c0a72f0e4af38b93c736773ac7210" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structX86ISA_1_1EmulEnv.html#a616c0a72f0e4af38b93c736773ac7210">scale</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af746478528438f57577dbfd5f772079e"></a><!-- doxytag: member="X86ISA::EmulEnv::seg" ref="af746478528438f57577dbfd5f772079e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795">SegmentRegIndex</a> <a class="el" href="structX86ISA_1_1EmulEnv.html#af746478528438f57577dbfd5f772079e">seg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa19ead659daf6b0a04ef9cd9ad3f1d8d"></a><!-- doxytag: member="X86ISA::EmulEnv::stackSize" ref="aa19ead659daf6b0a04ef9cd9ad3f1d8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="structX86ISA_1_1EmulEnv.html#aa19ead659daf6b0a04ef9cd9ad3f1d8d">stackSize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>この構造体の説明は次のファイルから生成されました:<ul>
<li>arch/x86/<a class="el" href="emulenv_8hh_source.html">emulenv.hh</a></li>
<li>arch/x86/<a class="el" href="emulenv_8cc.html">emulenv.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
