<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="ie=edge">

<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="author" content="Nam Nguyen">
<meta name="description" content="Making an 8-bit computer in Verilog FPGA" />
<meta name="keywords" content="homepage, blog, tech, engineering, portfolio, cybersecurity, embedded systems, electronics, programming, hardware, fpga" />
<meta name="robots" content="noodp" />
<meta name="theme-color" content="" />
<link rel="canonical" href="https://namberino.github.io/posts/2024/02/8-bit-computer-in-fpga/" />


    <title>
        
            8-bit Computer in FPGA :: Nam&#39;s Journal 
        
    </title>





  <link rel="stylesheet" href="/main.min.07ea7ac7da67e2e153a7dfa2457bc6a19cca824288d175e223fadc579041bc51.css" integrity="sha256-B&#43;p6x9pn4uFTp9&#43;iRXvGoZzKgkKI0XXiI/rcV5BBvFE=" crossorigin="anonymous">





    <link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
    <link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">
    <link rel="manifest" href="/site.webmanifest">
    <link rel="mask-icon" href="/safari-pinned-tab.svg" color="">
    <link rel="shortcut icon" href="/favicon.ico">
    <meta name="msapplication-TileColor" content="">



  <meta itemprop="name" content="8-bit Computer in FPGA">
  <meta itemprop="description" content="Making an 8-bit computer in Verilog FPGA">
  <meta itemprop="datePublished" content="2024-02-26T10:01:26+07:00">
  <meta itemprop="dateModified" content="2024-02-26T10:01:26+07:00">
  <meta itemprop="wordCount" content="2620">
  <meta itemprop="image" content="https://namberino.github.io/">
  <meta itemprop="keywords" content="Programming,Hardware,Fpga">

  <meta name="twitter:card" content="summary_large_image">
  <meta name="twitter:image" content="https://namberino.github.io/">
  <meta name="twitter:title" content="8-bit Computer in FPGA">
  <meta name="twitter:description" content="Making an 8-bit computer in Verilog FPGA">



    <meta property="og:url" content="https://namberino.github.io/posts/2024/02/8-bit-computer-in-fpga/">
  <meta property="og:site_name" content="Nam&#39;s Journal">
  <meta property="og:title" content="8-bit Computer in FPGA">
  <meta property="og:description" content="Making an 8-bit computer in Verilog FPGA">
  <meta property="og:locale" content="en">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2024-02-26T10:01:26+07:00">
    <meta property="article:modified_time" content="2024-02-26T10:01:26+07:00">
    <meta property="article:tag" content="Programming">
    <meta property="article:tag" content="Hardware">
    <meta property="article:tag" content="Fpga">
    <meta property="og:image" content="https://namberino.github.io/">






    <meta property="article:published_time" content="2024-02-26 10:01:26 &#43;0700 &#43;07" />













<script>
    document.addEventListener("DOMContentLoaded", function() {
        renderMathInElement(document.body, {
            delimiters: [
                {left: "$$", right: "$$", display: true},
                {left: "$", right: "$", display: false}
            ]
        });
    });
</script>

    </head>

    
        <body>
    
    
        <div class="container">
            <header class="header">
    <span class="header__inner">
        <a href="/" style="text-decoration: none;">
    <div class="logo">
        
            <span class="logo__mark">></span>
            <span class="logo__text ">
                nam@journal</span>
            <span class="logo__cursor" style=
                  "
                   
                   ">
            </span>
        
    </div>
</a>


        <span class="header__right">
                <nav class="menu">
    <ul class="menu__inner"><li><a href="/about/">About</a></li><li><a href="/posts/">Posts</a></li>
    </ul>
</nav>

                <span class="menu-trigger">
                    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
                        <path d="M0 0h24v24H0z" fill="none"/>
                        <path d="M3 18h18v-2H3v2zm0-5h18v-2H3v2zm0-7v2h18V6H3z"/>
                    </svg>
                </span>
                <span class="theme-toggle not-selectable"><svg class="theme-toggler" width="24" height="24" viewBox="0 0 48 48" fill="none" xmlns="http://www.w3.org/2000/svg">
   <path d="M22 41C32.4934 41 41 32.4934 41 22C41 11.5066 32.4934 3 22
   3C11.5066 3 3 11.5066 3 22C3 32.4934 11.5066 41 22 41ZM7 22C7
   13.7157 13.7157 7 22 7V37C13.7157 37 7 30.2843 7 22Z"/>
 </svg></span>
                <span class="theme-toggle not-selectable" style="margin-left: 1.5rem; margin-right: 1rem;">
    
        
            
            <a class="active language" style="text-decoration: underline;"> EN </a>
            
                <div style="margin-left: 0.12rem; margin-right: 0.12rem;"> | </div>
            
        
    
        
            
                <a href="https://namberino.github.io/vi/posts/2024/02/d%E1%BB%B1-%C3%A1n-m%C3%A1y-t%C3%ADnh-8-bit-tr%C3%AAn-fpga/" style="text-decoration: none;"> VI </a>
            
        
    

</span>
        </span>
    </span>
</header>


            <div class="content">
                
  <main class="post">

    <div class="post-info">
      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-clock">
          <circle cx="12" cy="12" r="10"></circle>
          <polyline points="12 6 12 12 16 14"></polyline>
        </svg>
        13 minutes

         | Also available in
          
              <a href="https://namberino.github.io/vi/posts/2024/02/d%E1%BB%B1-%C3%A1n-m%C3%A1y-t%C3%ADnh-8-bit-tr%C3%AAn-fpga/"><span class="flag fi fi-"></span></a>
          
        
      </p>
    </div>

    <article>
      <h1 class="post-title">
        <a href="https://namberino.github.io/posts/2024/02/8-bit-computer-in-fpga/">8-bit Computer in FPGA</a>
      </h1>

      
        <div class="post-excerpt">Making an 8-bit computer in Verilog FPGA</div>
      

      
        <hr />
        <aside id="toc">
          <div class="toc-title">Table of Contents</div>
          <nav id="TableOfContents">
  <ul>
    <li><a href="#the-toolchain">The toolchain</a></li>
    <li><a href="#the-architecture">The architecture</a></li>
    <li><a href="#the-components">The components</a></li>
    <li><a href="#the-execution-stages">The execution stages</a></li>
    <li><a href="#the-instructions">The instructions</a></li>
    <li><a href="#the-verilog-modules">The Verilog modules</a>
      <ul>
        <li><a href="#the-clock">The clock</a></li>
        <li><a href="#the-program-counter">The program counter</a></li>
        <li><a href="#the-instruction-register">The instruction register</a></li>
        <li><a href="#the-accumulator-a-register">The accumulator (A register)</a></li>
        <li><a href="#the-b-register">The B register</a></li>
        <li><a href="#the-adder">The adder</a></li>
        <li><a href="#the-memory">The memory</a></li>
        <li><a href="#the-controller">The controller</a></li>
        <li><a href="#the-top-module">The top module</a></li>
        <li><a href="#the-top-module-testbench">The top module testbench</a></li>
      </ul>
    </li>
    <li><a href="#the-program">The program</a></li>
    <li><a href="#references">References</a></li>
  </ul>
</nav>
        </aside>
        <hr />

      

      <div class="post-content">
        <p>Computers are mysterious. These machines have always been so enigmatic to most people. I can guarantee that if you ask someone on the road how computers work, they would most likely just answer &ldquo;<em>I don&rsquo;t know</em>&rdquo;.</p>
<p>I was like that for a long time, even after I started learning programming. So I decided that I will learn how a computer works by building one.</p>
<p>At first, I was thinking about building a breadboard computer like <a href="https://www.youtube.com/playlist?list=PLowKtXNTBypGqImE405J2565dvjafglHU">Ben Eater</a>. But then I realized that I don&rsquo;t really have access to a lot of the components that Ben used where I live so I decided to make this computer using software, and since I just started learning <strong>Verilog</strong>, I decided to put my <strong>Verilog</strong> skill to the test by making this computer.</p>
<hr>
<h2 id="the-toolchain">The toolchain</h2>
<p>For this project, I decided to use some open source toolchain for FPGA. When I was doing some research, I found <a href="https://github.com/FPGAwars/apio"><em>Apio</em></a>, which is an open source ecosystem of FPGA tools, so I decided to use <em>Apio</em> for this project.</p>
<p>Here&rsquo;s how you install Apio:</p>
<ul>
<li>Install <a href="https://www.python.org/downloads/">Python</a></li>
<li>Install Apio with <code>pip</code> (if the <code>pip</code> command is not available, run <code>easy_install pip</code>)</li>
</ul>
<pre tabindex="0"><code>$ pip install -U apio
</code></pre><ul>
<li>Install necessary packages:</li>
</ul>
<pre tabindex="0"><code>$ apio install -a
</code></pre><p>Now you can use Apio for your project. Check out Apio&rsquo;s <a href="https://apiodoc.readthedocs.io/en/stable/source/quick_start.html">quick start</a> page to learn how to use it.</p>
<hr>
<h2 id="the-architecture">The architecture</h2>
<p>I based this computer&rsquo;s architecture on the <em>SAP-1</em> in <a href="https://www.amazon.com/Digital-Computer-Electronics-Jerald-Malvino-dp-0074622358/dp/0074622358/ref=dp_ob_image_bk">Digital Computer Electronics</a>.</p>
<p><img src="/img/8bit-computer/8bit-architecture.png" alt="8bit architecture pic"></p>
<p>The modules share some common signal path: <em>clk</em>, <em>rst</em> and <em>out</em>.</p>
<ul>
<li><em>clk</em>: The clock signal</li>
<li><em>rst</em>: The reset signal (resets everything back to 0)</li>
<li><em>out</em>: The output of each modules (connected to the bus for communication between modules)</li>
</ul>
<p>I combined the <em>MAR</em> module from the original <em>SAP-1</em> architecture with the <em>RAM</em> module to make the memory module. Some signals may also have different names as I&rsquo;m basing the architecture of this computer off of my memory of the <em>SAP-1</em> architecture.</p>
<p>This won&rsquo;t be an exact copy of the <em>SAP-1</em> but it&rsquo;s close enough and it&rsquo;s still a functioning 8-bit computer.</p>
<p>So let&rsquo;s get to making this computer.</p>
<hr>
<h2 id="the-components">The components</h2>
<p>Let&rsquo;s see how each components of the computer works:</p>
<ol>
<li><em>The bus</em>: This is where all the data is sent through. It is 8-bit wide and it is how components communicate with and send data to each other. The bus have <em>enable</em> signals that will allow it to multiplex between the different outputs of the modules.</li>
<li><em>The clock</em>: This module synchronizes all the components. Think of it like a conductor leading an orchestra. This component will output the <em>clk_in</em> signal if <em>hlt</em> is low, and output 0 if <em>hlt</em> is high. The <em>hlt</em> signal is used to implement the <strong>HLT</strong> instruction later on.</li>
<li><em>The program counter</em>: This module holds the next instruction to be executed. This module counts from <code>0x0</code> to <code>0xF</code> as there&rsquo;s only 16 bytes of memory in this computer. The <em>inc</em> signal tells this module to increment the value in itself by 1.</li>
<li><em>The instruction register</em>: This module loads the instruction from memory and seperates the opcode and the data. The upper 4 bits of the instruction is the opcode and the lower 4 bits is the address of the data. For the instructions that don&rsquo;t require data (like <strong>HLT</strong>), the lower 4 bits will be ignored.</li>
<li><em>The accumulator (A register)</em>: This is the main register of the computer. This stores the intermediate data during an execution. This needs a <em>load</em> signal to load values into it from the bus.</li>
<li><em>The B register</em>: This a buffer register used to perform arithmetic operations. It&rsquo;s basically a supporting register for the A register. It holds the number to be added to or subtracted from the A register. It also accepts a <em>load</em> signal to load values into it from the bus.</li>
<li><em>The adder</em>: This module is responsible for doing all the math in this computer. It can add (A + B) or subtract (A - B). It doesn&rsquo;t use the clock signal as it is constantly calculating and outputing the result based on the A and B values.</li>
<li><em>The memory</em>: There&rsquo;s 16 bytes of memory in this computer. The memory has a 4-bit register called the <em>Memory Address Register</em> or <em>MAR</em> for short, which temporarily holds a memory address of data or instruction in memory. This stored address is sent to the <em>RAM</em> where data and instructions are read from. It takes the computer 2 cycles to read from memory: 1st cycle will load an address from the bus into the <em>MAR</em>, 2nd cycle will use the value in the <em>MAR</em> to address into the <em>RAM</em> and output the value. This computer will initialize the memory by loading from a file called <em>program.bin</em></li>
<li><em>The controller</em>: This is the most complicated part about the computer. It will decide what the computer will do next by asserting different control signals in a 12-bit control word at different execution stages. We&rsquo;ll talk about the different control signals and execution stages later on.</li>
</ol>
<h2 id="the-execution-stages">The execution stages</h2>
<p>Instruction execution occurs in a series of <em>stages</em> (each stage takes 1 clock cycle). This computer has <strong>6</strong> stages (0 to 5). It counts up to 5 then goes back to 0 then continue (counts using a 3-bit register)</p>
<p>Opcode is passed from the <em>instruction register</em> into the <em>controller</em> to do things based on what instruction is. Output of the <em>controller</em> is the 12 control signals used to control all the other modules. Different stages of different instructions will assert different signals to accomplish different things.</p>
<p>Control signals:</p>
<ul>
<li><em>hlt</em>: halt execution</li>
<li><em>pc_inc</em>: increment program counter</li>
<li><em>pc_en</em>: put value of the pc onto the bus</li>
<li><em>mar_load</em>: load address into memory address register</li>
<li><em>mem_en</em>: put value from memory into the bus</li>
<li><em>ir_load</em>: load value from bus into intruction register</li>
<li><em>ir_en</em>: put value in ir onto the bus</li>
<li><em>a_load</em>: load value from bus into A register</li>
<li><em>a_en</em>: put value in A onto the bus</li>
<li><em>b_load</em>: load value from bus into B register</li>
<li><em>adder_sub</em>: subtract value in B from A</li>
<li><em>adder_en</em>: put value in adder onto the bus</li>
</ul>
<h2 id="the-instructions">The instructions</h2>
<p>This computer has 4 instructions:</p>
<table>
  <thead>
      <tr>
          <th style="text-align: center">Opcode</th>
          <th>Instruction</th>
          <th>Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: center"><em>0000</em></td>
          <td><strong>LDA $x</strong></td>
          <td>Load value at memory location <em>$x</em> into A</td>
      </tr>
      <tr>
          <td style="text-align: center"><em>0001</em></td>
          <td><strong>ADD $x</strong></td>
          <td>Add value at memory location <em>$x</em> with value in A and store the sum in A</td>
      </tr>
      <tr>
          <td style="text-align: center"><em>0010</em></td>
          <td><strong>SUB $x</strong></td>
          <td>Subtract value at memory location <em>$x</em> from value in A and store the difference in A</td>
      </tr>
      <tr>
          <td style="text-align: center"><em>1111</em></td>
          <td><strong>HLT</strong></td>
          <td>Halt program execution</td>
      </tr>
  </tbody>
</table>
<p>Every instruction has the same first 3 stages:</p>
<ul>
<li><strong>Stage 0</strong>: Put the <em>PC</em> onto bus and load that value into <em>MAR</em> (<em>pc_en</em> -&gt; <em>mar_load</em>)</li>
<li><strong>Stage 1</strong>: Increment <em>PC</em> (<em>pc_inc</em>)</li>
<li><strong>Stage 2</strong>: Put value in memory at the <em>MAR</em> address onto the bus and load that into the <em>IR</em> (<em>mem_en</em> -&gt; <em>ir_load</em>)</li>
</ul>
<p>Next 3 stages differs from instruction to instruction:</p>
<table>
  <thead>
      <tr>
          <th>Stage</th>
          <th>LDA</th>
          <th>ADD</th>
          <th>SUB</th>
          <th>HLT</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td><strong>Stage 3</strong></td>
          <td>Put instruction operand onto the bus and load that value into MAR (<em>ir_en</em> -&gt; <em>mar_load</em>)</td>
          <td>Put instruction operand onto the bus and load that value into MAR (<em>ir_en</em> -&gt; <em>mar_load</em>)</td>
          <td>Put instruction operand onto the bus and load that value into MAR (<em>ir_en</em> -&gt; <em>mar_load</em>)</td>
          <td>Halt the clock (<em>hlt</em>)</td>
      </tr>
      <tr>
          <td><strong>Stage 4</strong></td>
          <td>Put value in memory at the MAR address onto the bus and load that into the A register (<em>mem_en</em> -&gt; <em>a_load</em>)</td>
          <td>Put value in memory at the MAR address onto the bus and load that into the B register (<em>mem_en</em> -&gt; <em>b_load</em>)</td>
          <td>Put value in memory at the MAR address onto the bus and load that into the B register (<em>mem_en</em> -&gt; <em>b_load</em>)</td>
          <td>Idle</td>
      </tr>
      <tr>
          <td><strong>Stage 5</strong></td>
          <td>Idle</td>
          <td>Put value in the adder onto the bus and load that into the A register (<em>adder_en</em> -&gt; <em>a_load</em>)</td>
          <td>Subtract then put the value in the adder onto the bus and load that into the A register (<em>adder_sub</em> -&gt; <em>adder_en</em> -&gt; <em>a_load</em>)</td>
          <td>Idle</td>
      </tr>
  </tbody>
</table>
<h2 id="the-verilog-modules">The Verilog modules</h2>
<p>These modules will be programmed in <em>Verilog</em>. There will be a top module that will be used to connect all of these components together. There will also be a top module testbench to test out the design and check if the computer is working or not.</p>
<h3 id="the-clock">The clock</h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> clock(
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> hlt, <span style="color:#75715e">// halt signal
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>	<span style="color:#66d9ef">input</span> clk_in,
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">output</span> clk_out
</span></span><span style="display:flex;"><span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">assign</span> clk_out <span style="color:#f92672">=</span> hlt <span style="color:#f92672">?</span> <span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b0</span> <span style="color:#f92672">:</span> clk_in;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><h3 id="the-program-counter">The program counter</h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> pc(
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> clk,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> rst,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> inc,
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">output</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] out
</span></span><span style="display:flex;"><span>);
</span></span><span style="display:flex;"><span>	
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">reg</span>[<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] pc;
</span></span><span style="display:flex;"><span>	
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">always</span> @ (<span style="color:#66d9ef">posedge</span> clk, <span style="color:#66d9ef">posedge</span> rst)
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">if</span> (rst)
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			pc <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;b0</span>;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (inc)
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			pc <span style="color:#f92672">&lt;=</span> pc <span style="color:#f92672">+</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">assign</span> out <span style="color:#f92672">=</span> pc;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><h3 id="the-instruction-register">The instruction register</h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> ir(
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> clk, 
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> rst,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> load,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] bus,
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">output</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] out
</span></span><span style="display:flex;"><span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">reg</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] ir;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">always</span> @ (<span style="color:#66d9ef">posedge</span> clk, <span style="color:#66d9ef">posedge</span> rst)
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">if</span> (rst)
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			ir <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0</span>;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (load)
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			ir <span style="color:#f92672">&lt;=</span> bus;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">assign</span> out <span style="color:#f92672">=</span> ir;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><h3 id="the-accumulator-a-register">The accumulator (A register)</h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> reg_a(
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> clk,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> rst,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> load,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] bus,
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">output</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] out
</span></span><span style="display:flex;"><span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">reg</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] reg_a;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">always</span> @ (<span style="color:#66d9ef">posedge</span> clk, <span style="color:#66d9ef">posedge</span> rst)
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">if</span> (rst)
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			reg_a <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0</span>;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (load)
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			reg_a <span style="color:#f92672">&lt;=</span> bus;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">assign</span> out <span style="color:#f92672">=</span> reg_a;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><h3 id="the-b-register">The B register</h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> reg_b(
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> clk,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> rst,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> load,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] bus,
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">output</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] out
</span></span><span style="display:flex;"><span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">reg</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] reg_b;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">always</span> @ (<span style="color:#66d9ef">posedge</span> clk, <span style="color:#66d9ef">posedge</span> rst)
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">if</span> (rst)
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			reg_b <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0</span>;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (load)
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			reg_b <span style="color:#f92672">&lt;=</span> bus;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">assign</span> out <span style="color:#f92672">=</span> reg_b;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><h3 id="the-adder">The adder</h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> adder(
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] a,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] b,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> sub,
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">output</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] out
</span></span><span style="display:flex;"><span>);
</span></span><span style="display:flex;"><span>	
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">assign</span> out <span style="color:#f92672">=</span> sub <span style="color:#f92672">?</span> a <span style="color:#f92672">-</span> b <span style="color:#f92672">:</span> a <span style="color:#f92672">+</span> b;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><h3 id="the-memory">The memory</h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> memory(
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> clk,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> rst,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> load,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] bus,
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">output</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] out
</span></span><span style="display:flex;"><span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#75715e">// setting memory
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>	<span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>		$readmemh(<span style="color:#e6db74">&#34;program.bin&#34;</span>, ram);
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">reg</span>[<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] mar;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">reg</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] ram[<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span><span style="color:#ae81ff">15</span>];		<span style="color:#75715e">// 16 8-bit wide elements
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">always</span> @ (<span style="color:#66d9ef">posedge</span> clk, <span style="color:#66d9ef">posedge</span> rst)
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">if</span> (rst)
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			mar <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;b0</span>;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (load)
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			mar <span style="color:#f92672">&lt;=</span> bus[<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>];
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">assign</span> out <span style="color:#f92672">=</span> ram[mar];
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><h3 id="the-controller">The controller</h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#75715e">/*
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">Control signals:
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">	hlt: halt execution
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">	pc_inc: increment program counter
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">	pc_en: put value of the pc onto the bus
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">	mar_load: load address into memory address register
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">	mem_en: put value from memory into the bus
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">	ir_load: load value from bus into intruction register
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">	ir_en: put value in ir onto the bus
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">	a_load: load value from bus into A register
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">	a_en: put value in A onto the bus
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">	b_load: load value from bus into B register
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">	adder_sub: subtract value in B from A
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">	adder_en: put value in adder onto the bus
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">*/</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">module</span> controller(
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> clk,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> rst,
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span>[<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] opcode,
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">output</span>[<span style="color:#ae81ff">11</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] out
</span></span><span style="display:flex;"><span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> HLT <span style="color:#f92672">=</span> <span style="color:#ae81ff">11</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> PC_INC <span style="color:#f92672">=</span> <span style="color:#ae81ff">10</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> PC_EN <span style="color:#f92672">=</span> <span style="color:#ae81ff">9</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> MAR_LOAD <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> MEM_EN <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> IR_LOAD <span style="color:#f92672">=</span> <span style="color:#ae81ff">6</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> IR_EN <span style="color:#f92672">=</span> <span style="color:#ae81ff">5</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> A_LOAD <span style="color:#f92672">=</span> <span style="color:#ae81ff">4</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> A_EN <span style="color:#f92672">=</span> <span style="color:#ae81ff">3</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> B_LOAD <span style="color:#f92672">=</span> <span style="color:#ae81ff">2</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> ADDER_SUB <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> ADDER_EN <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> OP_LDA <span style="color:#f92672">=</span> <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;b0000</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> OP_ADD <span style="color:#f92672">=</span> <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;b0001</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> OP_SUB <span style="color:#f92672">=</span> <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;b0010</span>;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">localparam</span> OP_HLT <span style="color:#f92672">=</span> <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;b1111</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">reg</span>[<span style="color:#ae81ff">2</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] stage;
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">reg</span>[<span style="color:#ae81ff">11</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] ctrl_word;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">always</span> @ (<span style="color:#66d9ef">posedge</span> clk, <span style="color:#66d9ef">posedge</span> rst)
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">if</span> (rst)
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			stage <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> 
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			<span style="color:#66d9ef">if</span> (stage <span style="color:#f92672">==</span> <span style="color:#ae81ff">5</span>)
</span></span><span style="display:flex;"><span>			<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>				stage <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>			<span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span>
</span></span><span style="display:flex;"><span>			<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>				stage <span style="color:#f92672">&lt;=</span> stage <span style="color:#f92672">+</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>			<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">always</span> @ (<span style="color:#f92672">*</span>)
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>		ctrl_word <span style="color:#f92672">=</span> <span style="color:#ae81ff">12</span><span style="color:#ae81ff">&#39;b0</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">case</span> (stage)
</span></span><span style="display:flex;"><span>			<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span>
</span></span><span style="display:flex;"><span>				<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>					ctrl_word[PC_EN] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>					ctrl_word[MAR_LOAD] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>				<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>			<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span>
</span></span><span style="display:flex;"><span>				<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>					ctrl_word[PC_INC] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>				<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>			<span style="color:#ae81ff">2</span><span style="color:#f92672">:</span> 
</span></span><span style="display:flex;"><span>				<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>					ctrl_word[MEM_EN] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>					ctrl_word[IR_LOAD] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>				<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>			<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span>
</span></span><span style="display:flex;"><span>				<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>					<span style="color:#66d9ef">case</span> (opcode)
</span></span><span style="display:flex;"><span>						OP_LDA: 
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                                ctrl_word[IR_EN] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                                ctrl_word[MAR_LOAD] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>                        OP_ADD: 
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                                ctrl_word[IR_EN] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                                ctrl_word[MAR_LOAD] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>                        OP_SUB: 
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                                ctrl_word[IR_EN] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                                ctrl_word[MAR_LOAD] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>                        OP_HLT: 
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                                ctrl_word[HLT] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>                    <span style="color:#66d9ef">endcase</span>
</span></span><span style="display:flex;"><span>				<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>            <span style="color:#ae81ff">4</span><span style="color:#f92672">:</span> 
</span></span><span style="display:flex;"><span>                <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                    <span style="color:#66d9ef">case</span> (opcode)
</span></span><span style="display:flex;"><span>                        OP_LDA: 
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                                ctrl_word[MEM_EN] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                                ctrl_word[A_LOAD] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>                        OP_ADD: 
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                                ctrl_word[MEM_EN] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                                ctrl_word[B_LOAD] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>                        OP_SUB: 
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                                ctrl_word[MEM_EN] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                                ctrl_word[B_LOAD] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>                    <span style="color:#66d9ef">endcase</span>
</span></span><span style="display:flex;"><span>                <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>            <span style="color:#ae81ff">5</span><span style="color:#f92672">:</span> 
</span></span><span style="display:flex;"><span>                <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                    <span style="color:#66d9ef">case</span> (opcode)
</span></span><span style="display:flex;"><span>                        OP_ADD: 
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                                ctrl_word[ADDER_EN] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                                ctrl_word[A_LOAD] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>                        OP_SUB:
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                                ctrl_word[ADDER_SUB] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                                ctrl_word[ADDER_EN] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                                ctrl_word[A_LOAD] <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>                            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>                    <span style="color:#66d9ef">endcase</span>
</span></span><span style="display:flex;"><span>                <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">endcase</span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">assign</span> out <span style="color:#f92672">=</span> ctrl_word;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><h3 id="the-top-module">The top module</h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> top_design(
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">input</span> CLK
</span></span><span style="display:flex;"><span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">reg</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] bus;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	<span style="color:#75715e">// multiplex between the output of the different modules
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>	<span style="color:#66d9ef">always</span> @ (<span style="color:#f92672">*</span>)
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">if</span> (ir_en) 
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			bus <span style="color:#f92672">=</span> ir_out;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (adder_en) 
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			bus <span style="color:#f92672">=</span> adder_out;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (a_en) 
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			bus <span style="color:#f92672">=</span> a_out;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (mem_en) 
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			bus <span style="color:#f92672">=</span> mem_out;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (pc_en) 
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			bus <span style="color:#f92672">=</span> pc_out;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> 
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>			bus <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0</span>;
</span></span><span style="display:flex;"><span>		<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>	<span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// generate clock signal
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">wire</span> rst;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> hlt;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> clk;
</span></span><span style="display:flex;"><span>    clock clock (
</span></span><span style="display:flex;"><span>        .hlt(hlt),
</span></span><span style="display:flex;"><span>        .clk_in(CLK),
</span></span><span style="display:flex;"><span>        .clk_out(clk)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// program counter
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">wire</span> pc_inc;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> pc_en;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] pc_out;
</span></span><span style="display:flex;"><span>    pc pc(
</span></span><span style="display:flex;"><span>        .clk(clk),
</span></span><span style="display:flex;"><span>        .rst(rst),
</span></span><span style="display:flex;"><span>        .inc(pc_inc),
</span></span><span style="display:flex;"><span>        .out(pc_out)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// memory
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">wire</span> mar_load;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> mem_en;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] mem_out;
</span></span><span style="display:flex;"><span>    memory mem(
</span></span><span style="display:flex;"><span>        .clk(clk),
</span></span><span style="display:flex;"><span>        .rst(rst),
</span></span><span style="display:flex;"><span>        .load(mar_load),
</span></span><span style="display:flex;"><span>        .bus(bus),
</span></span><span style="display:flex;"><span>        .out(mem_out)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// A register (accumulator)
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">wire</span> a_load;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> a_en;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] a_out;
</span></span><span style="display:flex;"><span>    reg_a reg_a(
</span></span><span style="display:flex;"><span>        .clk(clk),
</span></span><span style="display:flex;"><span>        .rst(rst),
</span></span><span style="display:flex;"><span>        .load(a_load),
</span></span><span style="display:flex;"><span>        .bus(bus),
</span></span><span style="display:flex;"><span>        .out(a_out)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// B register
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">wire</span> b_load;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] b_out;
</span></span><span style="display:flex;"><span>    reg_b reg_b(
</span></span><span style="display:flex;"><span>        .clk(clk),
</span></span><span style="display:flex;"><span>        .rst(rst),
</span></span><span style="display:flex;"><span>        .load(b_load),
</span></span><span style="display:flex;"><span>        .bus(bus),
</span></span><span style="display:flex;"><span>        .out(b_out)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// adder 
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">wire</span> adder_sub;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> adder_en;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] adder_out;
</span></span><span style="display:flex;"><span>    adder adder(
</span></span><span style="display:flex;"><span>        .a(a_out),
</span></span><span style="display:flex;"><span>        .b(b_out),
</span></span><span style="display:flex;"><span>        .sub(adder_sub),
</span></span><span style="display:flex;"><span>        .out(adder_out)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// instruction register
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">wire</span> ir_load;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> ir_en;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] ir_out;
</span></span><span style="display:flex;"><span>    ir ir(
</span></span><span style="display:flex;"><span>        .clk(clk),
</span></span><span style="display:flex;"><span>        .rst(rst),
</span></span><span style="display:flex;"><span>        .load(ir_load),
</span></span><span style="display:flex;"><span>        .bus(bus),
</span></span><span style="display:flex;"><span>        .out(ir_out)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// controller
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    controller controller(
</span></span><span style="display:flex;"><span>        .clk(clk),
</span></span><span style="display:flex;"><span>        .rst(rst),
</span></span><span style="display:flex;"><span>        .opcode(ir_out[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">4</span>]), <span style="color:#75715e">// upper 4 bits
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>        .out(
</span></span><span style="display:flex;"><span>        {
</span></span><span style="display:flex;"><span>            hlt,
</span></span><span style="display:flex;"><span>            pc_inc,
</span></span><span style="display:flex;"><span>            pc_en,
</span></span><span style="display:flex;"><span>            mar_load,
</span></span><span style="display:flex;"><span>            mem_en,
</span></span><span style="display:flex;"><span>            ir_load,
</span></span><span style="display:flex;"><span>            ir_en,
</span></span><span style="display:flex;"><span>            a_load,
</span></span><span style="display:flex;"><span>            a_en,
</span></span><span style="display:flex;"><span>            b_load,
</span></span><span style="display:flex;"><span>            adder_sub,
</span></span><span style="display:flex;"><span>            adder_en
</span></span><span style="display:flex;"><span>        })
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><h3 id="the-top-module-testbench">The top module testbench</h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> top_design_tb();
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        $dumpfile(<span style="color:#e6db74">&#34;top_design_tb.vcd&#34;</span>);
</span></span><span style="display:flex;"><span>        $dumpvars(<span style="color:#ae81ff">0</span>, top_design_tb);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        <span style="color:#75715e">// pulse reset signal
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>        rst <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
</span></span><span style="display:flex;"><span>        #<span style="color:#ae81ff">1</span>
</span></span><span style="display:flex;"><span>        rst <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// multiplexer
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">4</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] bus_en <span style="color:#f92672">=</span> {pc_en, mem_en, ir_en, a_en, adder_en};
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">reg</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] bus;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">always</span> @ (<span style="color:#f92672">*</span>) 
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">case</span> (bus_en)
</span></span><span style="display:flex;"><span>            <span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00001</span><span style="color:#f92672">:</span> bus <span style="color:#f92672">=</span> adder_out;
</span></span><span style="display:flex;"><span>            <span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00010</span><span style="color:#f92672">:</span> bus <span style="color:#f92672">=</span> a_out;
</span></span><span style="display:flex;"><span>            <span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b00100</span><span style="color:#f92672">:</span> bus <span style="color:#f92672">=</span> ir_out;
</span></span><span style="display:flex;"><span>            <span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b01000</span><span style="color:#f92672">:</span> bus <span style="color:#f92672">=</span> mem_out;
</span></span><span style="display:flex;"><span>            <span style="color:#ae81ff">5</span><span style="color:#ae81ff">&#39;b10000</span><span style="color:#f92672">:</span> bus <span style="color:#f92672">=</span> pc_out;
</span></span><span style="display:flex;"><span>            <span style="color:#66d9ef">default</span><span style="color:#f92672">:</span> bus <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0</span>;
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">endcase</span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">// clock signal
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">reg</span> clk_in <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">integer</span> i;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">for</span> (i <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>; i <span style="color:#f92672">&lt;</span> <span style="color:#ae81ff">128</span>; i<span style="color:#f92672">++</span>)
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>            #<span style="color:#ae81ff">1</span>
</span></span><span style="display:flex;"><span>            clk_in <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>clk_in;
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> clk;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> hlt;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">reg</span> rst;
</span></span><span style="display:flex;"><span>    clock clock(
</span></span><span style="display:flex;"><span>        .hlt(hlt),
</span></span><span style="display:flex;"><span>        .clk_in(clk_in),
</span></span><span style="display:flex;"><span>        .clk_out(clk)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> pc_inc;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> pc_en;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] pc_out;
</span></span><span style="display:flex;"><span>    pc pc(
</span></span><span style="display:flex;"><span>        .clk(clk),
</span></span><span style="display:flex;"><span>        .rst(rst),
</span></span><span style="display:flex;"><span>        .inc(pc_inc),
</span></span><span style="display:flex;"><span>        .out(pc_out)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> mar_load;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> mem_en;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] mem_out;
</span></span><span style="display:flex;"><span>    memory mem(
</span></span><span style="display:flex;"><span>        .clk(clk),
</span></span><span style="display:flex;"><span>        .rst(rst),
</span></span><span style="display:flex;"><span>        .load(mar_load),
</span></span><span style="display:flex;"><span>        .bus(bus),
</span></span><span style="display:flex;"><span>        .out(mem_out)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> a_load;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> a_en;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] a_out;
</span></span><span style="display:flex;"><span>    reg_a reg_a(
</span></span><span style="display:flex;"><span>        .clk(clk),
</span></span><span style="display:flex;"><span>        .rst(rst),
</span></span><span style="display:flex;"><span>        .load(a_load),
</span></span><span style="display:flex;"><span>        .bus(bus),
</span></span><span style="display:flex;"><span>        .out(a_out)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> b_load;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] b_out;
</span></span><span style="display:flex;"><span>    reg_b reg_b(
</span></span><span style="display:flex;"><span>        .clk(clk),
</span></span><span style="display:flex;"><span>        .rst(rst),
</span></span><span style="display:flex;"><span>        .load(b_load),
</span></span><span style="display:flex;"><span>        .bus(bus),
</span></span><span style="display:flex;"><span>        .out(b_out)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> adder_sub;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> adder_en;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] adder_out;
</span></span><span style="display:flex;"><span>    adder adder(
</span></span><span style="display:flex;"><span>        .a(a_out),
</span></span><span style="display:flex;"><span>        .b(b_out),
</span></span><span style="display:flex;"><span>        .sub(adder_sub),
</span></span><span style="display:flex;"><span>        .out(adder_out)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> ir_load;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span> ir_en;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">wire</span>[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] ir_out;
</span></span><span style="display:flex;"><span>    ir ir(
</span></span><span style="display:flex;"><span>        .clk(clk),
</span></span><span style="display:flex;"><span>        .rst(rst),
</span></span><span style="display:flex;"><span>        .load(ir_load),
</span></span><span style="display:flex;"><span>        .bus(bus),
</span></span><span style="display:flex;"><span>        .out(ir_out)
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    controller controller(
</span></span><span style="display:flex;"><span>        .clk(clk),
</span></span><span style="display:flex;"><span>        .rst(rst),
</span></span><span style="display:flex;"><span>        .opcode(ir_out[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">4</span>]),
</span></span><span style="display:flex;"><span>        .out(
</span></span><span style="display:flex;"><span>        {
</span></span><span style="display:flex;"><span>            hlt,
</span></span><span style="display:flex;"><span>            pc_inc,
</span></span><span style="display:flex;"><span>            pc_en,
</span></span><span style="display:flex;"><span>            mar_load,
</span></span><span style="display:flex;"><span>            mem_en,
</span></span><span style="display:flex;"><span>            ir_load,
</span></span><span style="display:flex;"><span>            ir_en,
</span></span><span style="display:flex;"><span>            a_load,
</span></span><span style="display:flex;"><span>            a_en,
</span></span><span style="display:flex;"><span>            b_load,
</span></span><span style="display:flex;"><span>            adder_sub,
</span></span><span style="display:flex;"><span>            adder_en
</span></span><span style="display:flex;"><span>        })
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div><h2 id="the-program">The program</h2>
<p>Finally, to program the computer, we can program the bytes directly into a file named <code>program.bin</code>. This file will get loaded into the memory module when the computer starts. Here&rsquo;s an example program:</p>
<pre tabindex="0"><code class="language-bin" data-lang="bin">0D 2E 1F F0 00 00 00 00 00 00 00 00 00 05 04 02
</code></pre><p>This is the annotated version of the example program:</p>
<pre tabindex="0"><code class="language-bin" data-lang="bin">$0      0D      // LDA $D   Load A with the value at address $D
$1      1E      // ADD $E   Add the value at address $E to A
$2      2F      // SUB $F   Subtract the value at address $F from A
$3      F0      // HLT      Stop execution
$4      00      // Padding byte
$5      00      // Padding byte
$6      00      // Padding byte
$7      00      // Padding byte
$8      00      // Padding byte
$9      00      // Padding byte
$A      00      // Padding byte
$B      00      // Padding byte
$C      00      // Padding byte
$D      05      // Data
$E      04      // Data
$F      02      // Data
</code></pre><p>And after all of that, we have the end result, a functioning 8-bit computer:</p>
<p><img src="/img/8bit-computer/8bit-computer-waveforms.png" alt="8bit computer waveforms"></p>
<p>We can see that the data in <em>reg_a</em> is getting added and subtracted with the data in <em>reg_b</em> just like how we programmed it in <code>program.bin</code>.</p>
<blockquote>
<p>You can find the source code <a href="https://github.com/namberino/fpga-computer/tree/8bit">here</a>.</p></blockquote>
<h2 id="references">References</h2>
<ul>
<li><a href="https://www.youtube.com/playlist?list=PLowKtXNTBypGqImE405J2565dvjafglHU">Ben Eater&rsquo;s 8-bit computer series</a></li>
<li><a href="https://www.amazon.com/Digital-Computer-Electronics-Jerald-Malvino-dp-0074622358/dp/0074622358/ref=dp_ob_title_bk">Digital Computer Electronics</a></li>
<li><a href="https://drive.google.com/file/d/17fH-JBU5OX_4AG123AO47y879YxzmDwX/view">SAP-1 Implementation Report</a></li>
</ul>

      </div>
    </article>

    <hr />

    <div class="post-info">
      
    <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-tag meta-icon"><path d="M20.59 13.41l-7.17 7.17a2 2 0 0 1-2.83 0L2 12V2h10l8.59 8.59a2 2 0 0 1 0 2.82z"></path><line x1="7" y1="7" x2="7" y2="7"></line></svg>

        <span class="tag"><a href="https://namberino.github.io/tags/programming/">programming</a></span>
        <span class="tag"><a href="https://namberino.github.io/tags/hardware/">hardware</a></span>
        <span class="tag"><a href="https://namberino.github.io/tags/fpga/">fpga</a></span>
        
    </p>

      

      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-file-text">
          <path d="M14 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V8z"></path>
          <polyline points="14 2 14 8 20 8"></polyline>
          <line x1="16" y1="13" x2="8" y2="13"></line>
          <line x1="16" y1="17" x2="8" y2="17"></line>
          <polyline points="10 9 9 9 8 9"></polyline>
        </svg>
        2620 Words
      </p>

      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-calendar">
          <rect x="3" y="4" width="18" height="18" rx="2" ry="2"></rect>
          <line x1="16" y1="2" x2="16" y2="6"></line>
          <line x1="8" y1="2" x2="8" y2="6"></line>
          <line x1="3" y1="10" x2="21" y2="10"></line>
        </svg>
        
          2024-02-26 10:01
        

         
          
        
      </p>
    </div>
      <hr />
      <div class="sharing-buttons">
        
<a class="resp-sharing-button__link" href="https://facebook.com/sharer/sharer.php?u=https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f" target="_blank" rel="noopener" aria-label="" title="Share on facebook">
  <div class="resp-sharing-button resp-sharing-button--facebook resp-sharing-button--small"><div aria-hidden="true" class="resp-sharing-button__icon resp-sharing-button__icon--solid">
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M18 2h-3a5 5 0 0 0-5 5v3H7v4h3v8h4v-8h3l1-4h-4V7a1 1 0 0 1 1-1h3z"></path></svg>
    </div>
  </div>
</a>


<a class="resp-sharing-button__link" href="https://twitter.com/intent/tweet/?url=https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f" target="_blank" rel="noopener" aria-label="" title="Share on twitter">
  <div class="resp-sharing-button resp-sharing-button--twitter resp-sharing-button--small">
      <div aria-hidden="true" class="resp-sharing-button__icon resp-sharing-button__icon--solid">
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M23 3a10.9 10.9 0 0 1-3.14 1.53 4.48 4.48 0 0 0-7.86 3v1A10.66 10.66 0 0 1 3 4s-4 9 5 13a11.64 11.64 0 0 1-7 2c9 5 20 0 20-11.5a4.5 4.5 0 0 0-.08-.83A7.72 7.72 0 0 0 23 3z"></path></svg>
    </div>
  </div>
</a>


<a class="resp-sharing-button__link" href="https://www.tumblr.com/widgets/share/tool?posttype=link&amp;title=8-bit%20Computer%20in%20FPGA&amp;caption=8-bit%20Computer%20in%20FPGA&amp;canonicalUrl=https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f" target="_blank" rel="noopener" aria-label="" title="Share on tumblr">
  <div class="resp-sharing-button resp-sharing-button--tumblr resp-sharing-button--small">
    <div aria-hidden="true" class="resp-sharing-button__icon resp-sharing-button__icon--solid">
      <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="currentColor" stroke="none" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M14.563 24c-5.093 0-7.031-3.756-7.031-6.411V9.747H5.116V6.648c3.63-1.313 4.512-4.596 4.71-6.469C9.84.051 9.941 0 9.999 0h3.517v6.114h4.801v3.633h-4.82v7.47c.016 1.001.375 2.371 2.207 2.371h.09c.631-.02 1.486-.205 1.936-.419l1.156 3.425c-.436.636-2.4 1.374-4.156 1.404h-.178l.011.002z"/></svg>
    </div>
  </div>
</a>


<a class="resp-sharing-button__link" href="mailto:?subject=8-bit%20Computer%20in%20FPGA&amp;body=https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f" target="_self" rel="noopener" aria-label="" title="Share via email">
  <div class="resp-sharing-button resp-sharing-button--email resp-sharing-button--small"><div aria-hidden="true" class="resp-sharing-button__icon resp-sharing-button__icon--solid">
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M4 4h16c1.1 0 2 .9 2 2v12c0 1.1-.9 2-2 2H4c-1.1 0-2-.9-2-2V6c0-1.1.9-2 2-2z"></path><polyline points="22,6 12,13 2,6"></polyline></svg>
    </div>
  </div>
</a>


<a class="resp-sharing-button__link" href="https://pinterest.com/pin/create/button/?url=https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f&amp;media=https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f;description=8-bit%20Computer%20in%20FPGA" target="_blank" rel="noopener" aria-label="" title="Share on pinterest">
  <div class="resp-sharing-button resp-sharing-button--pinterest resp-sharing-button--small"><div aria-hidden="true" class="resp-sharing-button__icon resp-sharing-button__icon--solid">
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="currentColor" stroke="none"><path d="M12.017 0C5.396 0 .029 5.367.029 11.987c0 5.079 3.158 9.417 7.618 11.162-.105-.949-.199-2.403.041-3.439.219-.937 1.406-5.957 1.406-5.957s-.359-.72-.359-1.781c0-1.663.967-2.911 2.168-2.911 1.024 0 1.518.769 1.518 1.688 0 1.029-.653 2.567-.992 3.992-.285 1.193.6 2.165 1.775 2.165 2.128 0 3.768-2.245 3.768-5.487 0-2.861-2.063-4.869-5.008-4.869-3.41 0-5.409 2.562-5.409 5.199 0 1.033.394 2.143.889 2.741.099.12.112.225.085.345-.09.375-.293 1.199-.334 1.363-.053.225-.172.271-.401.165-1.495-.69-2.433-2.878-2.433-4.646 0-3.776 2.748-7.252 7.92-7.252 4.158 0 7.392 2.967 7.392 6.923 0 4.135-2.607 7.462-6.233 7.462-1.214 0-2.354-.629-2.758-1.379l-.749 2.848c-.269 1.045-1.004 2.352-1.498 3.146 1.123.345 2.306.535 3.55.535 6.607 0 11.985-5.365 11.985-11.987C23.97 5.39 18.592.026 11.985.026L12.017 0z"/></svg>
    </div>
  </div>
</a>


<a class="resp-sharing-button__link" href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f&amp;title=8-bit%20Computer%20in%20FPGA&amp;summary=8-bit%20Computer%20in%20FPGA&amp;source=https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f" target="_blank" rel="noopener" aria-label="" title="Share on linkedin">
  <div class="resp-sharing-button resp-sharing-button--linkedin resp-sharing-button--small"><div aria-hidden="true" class="resp-sharing-button__icon resp-sharing-button__icon--solid">
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M16 8a6 6 0 0 1 6 6v7h-4v-7a2 2 0 0 0-2-2 2 2 0 0 0-2 2v7h-4v-7a6 6 0 0 1 6-6z"></path><rect x="2" y="9" width="4" height="12"></rect><circle cx="4" cy="4" r="2"></circle></svg>
    </div>
  </div>
</a>


<a class="resp-sharing-button__link" href="https://reddit.com/submit/?url=https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f&amp;resubmit=true&amp;title=8-bit%20Computer%20in%20FPGA" target="_blank" rel="noopener" aria-label="" title="Share on reddit">
  <div class="resp-sharing-button resp-sharing-button--reddit resp-sharing-button--small"><div aria-hidden="true" class="resp-sharing-button__icon resp-sharing-button__icon--solid">
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="currentColor" stroke="none"><path d="M12 0A12 12 0 0 0 0 12a12 12 0 0 0 12 12 12 12 0 0 0 12-12A12 12 0 0 0 12 0zm5.01 4.744c.688 0 1.25.561 1.25 1.249a1.25 1.25 0 0 1-2.498.056l-2.597-.547-.8 3.747c1.824.07 3.48.632 4.674 1.488.308-.309.73-.491 1.207-.491.968 0 1.754.786 1.754 1.754 0 .716-.435 1.333-1.01 1.614a3.111 3.111 0 0 1 .042.52c0 2.694-3.13 4.87-7.004 4.87-3.874 0-7.004-2.176-7.004-4.87 0-.183.015-.366.043-.534A1.748 1.748 0 0 1 4.028 12c0-.968.786-1.754 1.754-1.754.463 0 .898.196 1.207.49 1.207-.883 2.878-1.43 4.744-1.487l.885-4.182a.342.342 0 0 1 .14-.197.35.35 0 0 1 .238-.042l2.906.617a1.214 1.214 0 0 1 1.108-.701zM9.25 12C8.561 12 8 12.562 8 13.25c0 .687.561 1.248 1.25 1.248.687 0 1.248-.561 1.248-1.249 0-.688-.561-1.249-1.249-1.249zm5.5 0c-.687 0-1.248.561-1.248 1.25 0 .687.561 1.248 1.249 1.248.688 0 1.249-.561 1.249-1.249 0-.687-.562-1.249-1.25-1.249zm-5.466 3.99a.327.327 0 0 0-.231.094.33.33 0 0 0 0 .463c.842.842 2.484.913 2.961.913.477 0 2.105-.056 2.961-.913a.361.361 0 0 0 .029-.463.33.33 0 0 0-.464 0c-.547.533-1.684.73-2.512.73-.828 0-1.979-.196-2.512-.73a.326.326 0 0 0-.232-.095z"/></svg>
    </div>
  </div>
</a>


<a class="resp-sharing-button__link" href="https://www.xing.com/app/user?op=share;url=https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f;title=8-bit%20Computer%20in%20FPGA" target="_blank" rel="noopener" aria-label="" title="Share on xing">
  <div class="resp-sharing-button resp-sharing-button--xing resp-sharing-button--small"><div aria-hidden="true" class="resp-sharing-button__icon resp-sharing-button__icon--solid">
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="currentColor" stroke="none"><path d="M18.188 0c-.517 0-.741.325-.927.66 0 0-7.455 13.224-7.702 13.657.015.024 4.919 9.023 4.919 9.023.17.308.436.66.967.66h3.454c.211 0 .375-.078.463-.22.089-.151.089-.346-.009-.536l-4.879-8.916c-.004-.006-.004-.016 0-.022L22.139.756c.095-.191.097-.387.006-.535C22.056.078 21.894 0 21.686 0h-3.498zM3.648 4.74c-.211 0-.385.074-.473.216-.09.149-.078.339.02.531l2.34 4.05c.004.01.004.016 0 .021L1.86 16.051c-.099.188-.093.381 0 .529.085.142.239.234.45.234h3.461c.518 0 .766-.348.945-.667l3.734-6.609-2.378-4.155c-.172-.315-.434-.659-.962-.659H3.648v.016z"/></svg>
    </div>
  </div>
</a>


<a class="resp-sharing-button__link" href="whatsapp://send?text=8-bit%20Computer%20in%20FPGA%20https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f" target="_blank" rel="noopener" aria-label="" title="Share on whatsapp">
  <div class="resp-sharing-button resp-sharing-button--whatsapp resp-sharing-button--small"><div aria-hidden="true" class="resp-sharing-button__icon resp-sharing-button__icon--solid">
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="currentColor" stroke="none" stroke-width="1" stroke-linecap="round" stroke-linejoin="round"><path d="M17.472 14.382c-.297-.149-1.758-.867-2.03-.967-.273-.099-.471-.148-.67.15-.197.297-.767.966-.94 1.164-.173.199-.347.223-.644.075-.297-.15-1.255-.463-2.39-1.475-.883-.788-1.48-1.761-1.653-2.059-.173-.297-.018-.458.13-.606.134-.133.298-.347.446-.52.149-.174.198-.298.298-.497.099-.198.05-.371-.025-.52-.075-.149-.669-1.612-.916-2.207-.242-.579-.487-.5-.669-.51-.173-.008-.371-.01-.57-.01-.198 0-.52.074-.792.372-.272.297-1.04 1.016-1.04 2.479 0 1.462 1.065 2.875 1.213 3.074.149.198 2.096 3.2 5.077 4.487.709.306 1.262.489 1.694.625.712.227 1.36.195 1.871.118.571-.085 1.758-.719 2.006-1.413.248-.694.248-1.289.173-1.413-.074-.124-.272-.198-.57-.347m-5.421 7.403h-.004a9.87 9.87 0 01-5.031-1.378l-.361-.214-3.741.982.998-3.648-.235-.374a9.86 9.86 0 01-1.51-5.26c.001-5.45 4.436-9.884 9.888-9.884 2.64 0 5.122 1.03 6.988 2.898a9.825 9.825 0 012.893 6.994c-.003 5.45-4.437 9.884-9.885 9.884m8.413-18.297A11.815 11.815 0 0012.05 0C5.495 0 .16 5.335.157 11.892c0 2.096.547 4.142 1.588 5.945L.057 24l6.305-1.654a11.882 11.882 0 005.683 1.448h.005c6.554 0 11.89-5.335 11.893-11.893a11.821 11.821 0 00-3.48-8.413Z"/></svg>
    </div>
  </div>
</a>


<a class="resp-sharing-button__link" href="https://news.ycombinator.com/submitlink?u=https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f&amp;t=8-bit%20Computer%20in%20FPGA" target="_blank" rel="noopener" aria-label="" title="Share on hacker news">
  <div class="resp-sharing-button resp-sharing-button--hackernews resp-sharing-button--small"><div aria-hidden="true" class="resp-sharing-button__icon resp-sharing-button__icon--solid">
			<svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="currentColor" stroke="none"><path d="M0 24V0h24v24H0zM6.951 5.896l4.112 7.708v5.064h1.583v-4.972l4.148-7.799h-1.749l-2.457 4.875c-.372.745-.688 1.434-.688 1.434s-.297-.708-.651-1.434L8.831 5.896h-1.88z"/></svg>
    </div>
  </div>
</a>


<a class="resp-sharing-button__link" href="https://telegram.me/share/url?text=8-bit%20Computer%20in%20FPGA&amp;url=https%3a%2f%2fnamberino.github.io%2fposts%2f2024%2f02%2f8-bit-computer-in-fpga%2f" target="_blank" rel="noopener" aria-label="" title="Share on telegram">
  <div class="resp-sharing-button resp-sharing-button--telegram resp-sharing-button--small"><div aria-hidden="true" class="resp-sharing-button__icon resp-sharing-button__icon--solid">
      <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><line x1="22" y1="2" x2="11" y2="13"></line><polygon points="22 2 15 22 11 13 2 9 22 2"></polygon></svg>
    </div>
  </div>
</a>

      </div>

    
    <div class="pagination">
        

        <div class="pagination__buttons">
            
            <span class="button previous">
                <a href="https://namberino.github.io/posts/2024/04/esxiargs-an-analysis/">
                    <span class="button__icon"></span>
                    <span class="button__text">ESXiArgs: An Analysis</span>
                </a>
            </span>
            

            
            <span class="button next">
                <a href="https://namberino.github.io/posts/2024/02/the-worlds-most-harmless-ransomware/">
                    <span class="button__text">The world&#39;s most harmless ransomware</span>
                    <span class="button__icon"></span>
                </a>
            </span>
            
        </div>
    </div>


    

    

    

  </main>

            </div>

            
                <footer class="footer">
    
    
</footer>

            
        </div>

        



<script type="text/javascript" src="/bundle.min.ad54ad97364f77ede35def9096b162bb1f0b3973aa50b080f5e82fa147f6882e2a7200d7535adbf9b51bebf939f1c1ca9bbe6be87530092aca720eac4a226fda.js" integrity="sha512-rVStlzZPd&#43;3jXe&#43;QlrFiux8LOXOqULCA9egvoUf2iC4qcgDXU1rb&#43;bUb6/k58cHKm75r6HUwCSrKcg6sSiJv2g=="></script>




    </body>
</html>
