

================================================================
== Vivado HLS Report for 'stitchNeighbors'
================================================================
* Date:           Thu Jul 16 04:54:13 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        towerMerge
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgc2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.17|     1.653|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [towerMerge.cpp:5]   --->   Operation 2 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%Bi_data_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Bi_data_V)" [./towerMerge.h:31->towerMerge.cpp:8]   --->   Operation 3 'read' 'Bi_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%Ai_data_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Ai_data_V)" [./towerMerge.h:31->towerMerge.cpp:8]   --->   Operation 4 'read' 'Ai_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %Ai_data_V_read, i32 20, i32 22)" [./towerMerge.h:31->towerMerge.cpp:8]   --->   Operation 5 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.56ns)   --->   "%icmp_ln879 = icmp eq i3 %trunc_ln, -4" [towerMerge.cpp:8]   --->   Operation 6 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %Bi_data_V_read, i32 20, i32 22)" [./towerMerge.h:31->towerMerge.cpp:8]   --->   Operation 7 'partselect' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.56ns)   --->   "%icmp_ln879_1 = icmp eq i3 %trunc_ln1503_1, 0" [towerMerge.cpp:8]   --->   Operation 8 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1503_2 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %Ai_data_V_read, i32 23, i32 25)" [./towerMerge.h:32->towerMerge.cpp:8]   --->   Operation 9 'partselect' 'trunc_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln1503_3 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %Bi_data_V_read, i32 23, i32 25)" [./towerMerge.h:32->towerMerge.cpp:8]   --->   Operation 10 'partselect' 'trunc_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.56ns)   --->   "%phiStitch = icmp eq i3 %trunc_ln1503_2, %trunc_ln1503_3" [towerMerge.cpp:8]   --->   Operation 11 'icmp' 'phiStitch' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i32 %Ai_data_V_read to i10" [./towerMerge.h:29->towerMerge.cpp:34]   --->   Operation 12 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln1503_4 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %Ai_data_V_read, i32 10, i32 19)" [./towerMerge.h:30->towerMerge.cpp:34]   --->   Operation 13 'partselect' 'trunc_ln1503_4' <Predicate = (and_ln879_1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i32 %Bi_data_V_read to i10" [./towerMerge.h:29->towerMerge.cpp:35]   --->   Operation 14 'trunc' 'trunc_ln214_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln1503_8 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %Bi_data_V_read, i32 10, i32 19)" [./towerMerge.h:30->towerMerge.cpp:35]   --->   Operation 15 'partselect' 'trunc_ln1503_8' <Predicate = (and_ln879_1)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_V = zext i10 %trunc_ln214 to i11" [towerMerge.cpp:11]   --->   Operation 16 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rhs_V = zext i10 %trunc_ln214_1 to i11" [towerMerge.cpp:11]   --->   Operation 17 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.93ns)   --->   "%ret_V = add i11 %lhs_V, %rhs_V" [towerMerge.cpp:11]   --->   Operation 18 'add' 'ret_V' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%icmp_ln895 = icmp ugt i10 %trunc_ln214, %trunc_ln214_1" [towerMerge.cpp:12]   --->   Operation 19 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 0.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V, i32 10)" [towerMerge.cpp:14]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %Ai_data_V_read, i32 23, i32 31)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:24]   --->   Operation 21 'partselect' 'tmp_2' <Predicate = (and_ln879_1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln1356_2 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i3.i10.i10(i9 %tmp_2, i3 0, i10 %trunc_ln1503_4, i10 0)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:24]   --->   Operation 22 'bitconcatenate' 'or_ln1356_2' <Predicate = (and_ln879_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_V_1 = or i32 %or_ln1356_2, 4194304" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:24]   --->   Operation 23 'or' 'ret_V_1' <Predicate = (and_ln879_1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%ret_V_2 = or i32 %or_ln1356_2, 4195327" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:15]   --->   Operation 24 'or' 'ret_V_2' <Predicate = (tmp & and_ln895 & !and_ln895_2 & and_ln879_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%add_ln209 = add i10 %trunc_ln214_1, %trunc_ln214" [towerMerge.cpp:18]   --->   Operation 25 'add' 'add_ln209' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%ret_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i3.i10.i10(i9 %tmp_2, i3 -4, i10 %trunc_ln1503_4, i10 %add_ln209)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:18]   --->   Operation 26 'bitconcatenate' 'ret_V_3' <Predicate = (!tmp & and_ln895 & !and_ln895_2 & and_ln879_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %Bi_data_V_read, i32 26, i32 31)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:26]   --->   Operation 27 'partselect' 'tmp_5' <Predicate = (and_ln879_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_V_6 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i3.i3.i10.i10(i6 %tmp_5, i3 %trunc_ln1503_2, i3 0, i10 %trunc_ln1503_8, i10 0)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:26]   --->   Operation 28 'bitconcatenate' 'ret_V_6' <Predicate = (and_ln879_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_4)   --->   "%ret_V_4 = or i32 %ret_V_6, 1023" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:26]   --->   Operation 29 'or' 'ret_V_4' <Predicate = (and_ln895_2 & and_ln879_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_4)   --->   "%ret_V_5 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i3.i3.i10.i10(i6 %tmp_5, i3 %trunc_ln1503_2, i3 0, i10 %trunc_ln1503_8, i10 %add_ln209)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:29]   --->   Operation 30 'bitconcatenate' 'ret_V_5' <Predicate = (!and_ln895 & !and_ln895_2 & and_ln879_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%select_ln895 = select i1 %tmp, i32 %ret_V_2, i32 %ret_V_3" [towerMerge.cpp:14]   --->   Operation 31 'select' 'select_ln895' <Predicate = (and_ln895 & !and_ln895_2 & and_ln879_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_1)   --->   "%and_ln879 = and i1 %icmp_ln879_1, %phiStitch" [towerMerge.cpp:8]   --->   Operation 32 'and' 'and_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln879_1 = and i1 %and_ln879, %icmp_ln879" [towerMerge.cpp:8]   --->   Operation 33 'and' 'and_ln879_1' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.14ns)   --->   "%and_ln895 = and i1 %and_ln879_1, %icmp_ln895" [towerMerge.cpp:12]   --->   Operation 34 'and' 'and_ln895' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln895_1 = select i1 %and_ln895, i32 %select_ln895, i32 %ret_V_1" [towerMerge.cpp:12]   --->   Operation 35 'select' 'select_ln895_1' <Predicate = (!and_ln895_2 & and_ln879_1)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln895_2)   --->   "%xor_ln895 = xor i1 %icmp_ln895, true" [towerMerge.cpp:12]   --->   Operation 36 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln895_2)   --->   "%and_ln895_1 = and i1 %tmp, %xor_ln895" [towerMerge.cpp:25]   --->   Operation 37 'and' 'and_ln895_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln895_2 = and i1 %and_ln895_1, %and_ln879_1" [towerMerge.cpp:25]   --->   Operation 38 'and' 'and_ln895_2' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln879)   --->   "%select_ln895_2 = select i1 %and_ln895_2, i32 %ret_V_1, i32 %select_ln895_1" [towerMerge.cpp:25]   --->   Operation 39 'select' 'select_ln895_2' <Predicate = (and_ln879_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln879 = select i1 %and_ln879_1, i32 %select_ln895_2, i32 %Ai_data_V_read" [towerMerge.cpp:8]   --->   Operation 40 'select' 'select_ln879' <Predicate = true> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_4)   --->   "%select_ln895_3 = select i1 %and_ln895, i32 %ret_V_6, i32 %ret_V_5" [towerMerge.cpp:12]   --->   Operation 41 'select' 'select_ln895_3' <Predicate = (!and_ln895_2 & and_ln879_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln895_4 = select i1 %and_ln895_2, i32 %ret_V_4, i32 %select_ln895_3" [towerMerge.cpp:25]   --->   Operation 42 'select' 'select_ln895_4' <Predicate = (and_ln879_1)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln879_1 = select i1 %and_ln879_1, i32 %select_ln895_4, i32 %Bi_data_V_read" [towerMerge.cpp:8]   --->   Operation 43 'select' 'select_ln879_1' <Predicate = true> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %select_ln879, 0" [towerMerge.cpp:37]   --->   Operation 44 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %select_ln879_1, 1" [towerMerge.cpp:37]   --->   Operation 45 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [towerMerge.cpp:37]   --->   Operation 46 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Ai_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Bi_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln5 (specpipeline  ) [ 00]
Bi_data_V_read   (read          ) [ 00]
Ai_data_V_read   (read          ) [ 00]
trunc_ln         (partselect    ) [ 00]
icmp_ln879       (icmp          ) [ 00]
trunc_ln1503_1   (partselect    ) [ 00]
icmp_ln879_1     (icmp          ) [ 00]
trunc_ln1503_2   (partselect    ) [ 00]
trunc_ln1503_3   (partselect    ) [ 00]
phiStitch        (icmp          ) [ 00]
trunc_ln214      (trunc         ) [ 00]
trunc_ln1503_4   (partselect    ) [ 00]
trunc_ln214_1    (trunc         ) [ 00]
trunc_ln1503_8   (partselect    ) [ 00]
lhs_V            (zext          ) [ 00]
rhs_V            (zext          ) [ 00]
ret_V            (add           ) [ 00]
icmp_ln895       (icmp          ) [ 00]
tmp              (bitselect     ) [ 01]
tmp_2            (partselect    ) [ 00]
or_ln1356_2      (bitconcatenate) [ 00]
ret_V_1          (or            ) [ 00]
ret_V_2          (or            ) [ 00]
add_ln209        (add           ) [ 00]
ret_V_3          (bitconcatenate) [ 00]
tmp_5            (partselect    ) [ 00]
ret_V_6          (bitconcatenate) [ 00]
ret_V_4          (or            ) [ 00]
ret_V_5          (bitconcatenate) [ 00]
select_ln895     (select        ) [ 00]
and_ln879        (and           ) [ 00]
and_ln879_1      (and           ) [ 01]
and_ln895        (and           ) [ 01]
select_ln895_1   (select        ) [ 00]
xor_ln895        (xor           ) [ 00]
and_ln895_1      (and           ) [ 00]
and_ln895_2      (and           ) [ 01]
select_ln895_2   (select        ) [ 00]
select_ln879     (select        ) [ 00]
select_ln895_3   (select        ) [ 00]
select_ln895_4   (select        ) [ 00]
select_ln879_1   (select        ) [ 00]
mrv              (insertvalue   ) [ 00]
mrv_1            (insertvalue   ) [ 00]
ret_ln37         (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Ai_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ai_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Bi_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bi_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i9.i3.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i6.i3.i3.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="Bi_data_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Bi_data_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="Ai_data_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ai_data_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="trunc_ln_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="0" index="3" bw="6" slack="0"/>
<pin id="79" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln879_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="3" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln1503_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="0" index="3" bw="6" slack="0"/>
<pin id="95" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln879_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln1503_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="0" index="3" bw="6" slack="0"/>
<pin id="111" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="trunc_ln1503_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="0" index="3" bw="6" slack="0"/>
<pin id="121" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="phiStitch_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="phiStitch/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln214_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln214/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln1503_4_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="0" index="3" bw="6" slack="0"/>
<pin id="141" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_4/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln214_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln214_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln1503_8_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="0" index="3" bw="6" slack="0"/>
<pin id="155" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_8/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="lhs_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="rhs_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="ret_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln895_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="0" index="3" bw="6" slack="0"/>
<pin id="193" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="or_ln1356_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="9" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="0" index="3" bw="10" slack="0"/>
<pin id="203" dir="0" index="4" bw="1" slack="0"/>
<pin id="204" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1356_2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="ret_V_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="24" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ret_V_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="24" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln209_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="10" slack="0"/>
<pin id="225" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="ret_V_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="9" slack="0"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="0" index="3" bw="10" slack="0"/>
<pin id="233" dir="0" index="4" bw="10" slack="0"/>
<pin id="234" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="ret_V_6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="0" index="3" bw="1" slack="0"/>
<pin id="255" dir="0" index="4" bw="10" slack="0"/>
<pin id="256" dir="0" index="5" bw="1" slack="0"/>
<pin id="257" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="ret_V_4_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="ret_V_5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="6" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="0" index="3" bw="1" slack="0"/>
<pin id="275" dir="0" index="4" bw="10" slack="0"/>
<pin id="276" dir="0" index="5" bw="10" slack="0"/>
<pin id="277" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln895_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="and_ln879_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="and_ln879_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="and_ln895_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln895/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln895_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895_1/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="xor_ln895_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="and_ln895_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln895_1/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="and_ln895_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln895_2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln895_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895_2/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln879_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln895_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="32" slack="0"/>
<pin id="356" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895_3/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln895_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="32" slack="0"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895_4/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln879_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_1/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="mrv_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="mrv_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="68" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="88"><net_src comp="74" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="62" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="104"><net_src comp="90" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="68" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="62" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="130"><net_src comp="106" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="116" pin="4"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="68" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="68" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="62" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="62" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="132" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="146" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="160" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="132" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="146" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="168" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="68" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="188" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="136" pin="4"/><net_sink comp="198" pin=3"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="214"><net_src comp="198" pin="5"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="198" pin="5"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="146" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="132" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="188" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="136" pin="4"/><net_sink comp="228" pin=3"/></net>

<net id="239"><net_src comp="222" pin="2"/><net_sink comp="228" pin=4"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="62" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="240" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="106" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="262"><net_src comp="150" pin="4"/><net_sink comp="250" pin=4"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="250" pin=5"/></net>

<net id="268"><net_src comp="250" pin="6"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="240" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="106" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="282"><net_src comp="150" pin="4"/><net_sink comp="270" pin=4"/></net>

<net id="283"><net_src comp="222" pin="2"/><net_sink comp="270" pin=5"/></net>

<net id="289"><net_src comp="180" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="216" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="228" pin="5"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="100" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="126" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="84" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="174" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="284" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="210" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="174" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="180" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="298" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="210" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="310" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="298" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="336" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="68" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="304" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="250" pin="6"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="270" pin="6"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="330" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="264" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="352" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="298" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="360" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="62" pin="2"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="344" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="368" pin="3"/><net_sink comp="382" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: stitchNeighbors : Ai_data_V | {1 }
	Port: stitchNeighbors : Bi_data_V | {1 }
  - Chain level:
	State 1
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		phiStitch : 1
		lhs_V : 1
		rhs_V : 1
		ret_V : 2
		icmp_ln895 : 1
		tmp : 3
		or_ln1356_2 : 1
		ret_V_1 : 2
		ret_V_2 : 2
		add_ln209 : 1
		ret_V_3 : 2
		ret_V_6 : 1
		ret_V_4 : 2
		ret_V_5 : 2
		select_ln895 : 4
		and_ln879 : 2
		and_ln879_1 : 2
		and_ln895 : 2
		select_ln895_1 : 5
		xor_ln895 : 2
		and_ln895_1 : 4
		and_ln895_2 : 4
		select_ln895_2 : 4
		select_ln879 : 5
		select_ln895_3 : 2
		select_ln895_4 : 4
		select_ln879_1 : 5
		mrv : 6
		mrv_1 : 7
		ret_ln37 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |    select_ln895_fu_284    |    0    |    32   |
|          |   select_ln895_1_fu_310   |    0    |    32   |
|          |   select_ln895_2_fu_336   |    0    |    32   |
|  select  |    select_ln879_fu_344    |    0    |    32   |
|          |   select_ln895_3_fu_352   |    0    |    32   |
|          |   select_ln895_4_fu_360   |    0    |    32   |
|          |   select_ln879_1_fu_368   |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln879_fu_84     |    0    |    9    |
|   icmp   |    icmp_ln879_1_fu_100    |    0    |    9    |
|          |      phiStitch_fu_126     |    0    |    9    |
|          |     icmp_ln895_fu_174     |    0    |    13   |
|----------|---------------------------|---------|---------|
|    add   |        ret_V_fu_168       |    0    |    17   |
|          |      add_ln209_fu_222     |    0    |    17   |
|----------|---------------------------|---------|---------|
|          |      and_ln879_fu_292     |    0    |    2    |
|          |     and_ln879_1_fu_298    |    0    |    2    |
|    and   |      and_ln895_fu_304     |    0    |    2    |
|          |     and_ln895_1_fu_324    |    0    |    2    |
|          |     and_ln895_2_fu_330    |    0    |    2    |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln895_fu_318     |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | Bi_data_V_read_read_fu_62 |    0    |    0    |
|          | Ai_data_V_read_read_fu_68 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       trunc_ln_fu_74      |    0    |    0    |
|          |    trunc_ln1503_1_fu_90   |    0    |    0    |
|          |   trunc_ln1503_2_fu_106   |    0    |    0    |
|partselect|   trunc_ln1503_3_fu_116   |    0    |    0    |
|          |   trunc_ln1503_4_fu_136   |    0    |    0    |
|          |   trunc_ln1503_8_fu_150   |    0    |    0    |
|          |        tmp_2_fu_188       |    0    |    0    |
|          |        tmp_5_fu_240       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln214_fu_132    |    0    |    0    |
|          |    trunc_ln214_1_fu_146   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |        lhs_V_fu_160       |    0    |    0    |
|          |        rhs_V_fu_164       |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_180        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     or_ln1356_2_fu_198    |    0    |    0    |
|bitconcatenate|       ret_V_3_fu_228      |    0    |    0    |
|          |       ret_V_6_fu_250      |    0    |    0    |
|          |       ret_V_5_fu_270      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       ret_V_1_fu_210      |    0    |    0    |
|    or    |       ret_V_2_fu_216      |    0    |    0    |
|          |       ret_V_4_fu_264      |    0    |    0    |
|----------|---------------------------|---------|---------|
|insertvalue|         mrv_fu_376        |    0    |    0    |
|          |        mrv_1_fu_382       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   310   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   310  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   310  |
+-----------+--------+--------+
