<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonGenRegisterInfo.inc source code [llvm/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::Hexagon::RegisterPressureSets "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonGenRegisterInfo.inc.html'>HexagonGenRegisterInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Target Register Enum Values                                                *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h.html#107" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h.html#107" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>class</b> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass" id="llvm::MCRegisterClass">MCRegisterClass</a>;</td></tr>
<tr><th id="16">16</th><td><b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass">MCRegisterClass</a> <dfn class="decl" id="llvm::HexagonMCRegisterClasses" title='llvm::HexagonMCRegisterClasses' data-ref="llvm::HexagonMCRegisterClasses" data-ref-filename="llvm..HexagonMCRegisterClasses">HexagonMCRegisterClasses</dfn>[];</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">Hexagon</span> {</td></tr>
<tr><th id="19">19</th><td><b>enum</b> {</td></tr>
<tr><th id="20">20</th><td>  <dfn class="enum" id="llvm::Hexagon::NoRegister" title='llvm::Hexagon::NoRegister' data-ref="llvm::Hexagon::NoRegister" data-ref-filename="llvm..Hexagon..NoRegister">NoRegister</dfn>,</td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::Hexagon::CS" title='llvm::Hexagon::CS' data-ref="llvm::Hexagon::CS" data-ref-filename="llvm..Hexagon..CS">CS</dfn> = <var>1</var>,</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::Hexagon::FRAMEKEY" title='llvm::Hexagon::FRAMEKEY' data-ref="llvm::Hexagon::FRAMEKEY" data-ref-filename="llvm..Hexagon..FRAMEKEY">FRAMEKEY</dfn> = <var>2</var>,</td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::Hexagon::FRAMELIMIT" title='llvm::Hexagon::FRAMELIMIT' data-ref="llvm::Hexagon::FRAMELIMIT" data-ref-filename="llvm..Hexagon..FRAMELIMIT">FRAMELIMIT</dfn> = <var>3</var>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::Hexagon::GELR" title='llvm::Hexagon::GELR' data-ref="llvm::Hexagon::GELR" data-ref-filename="llvm..Hexagon..GELR">GELR</dfn> = <var>4</var>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::Hexagon::GOSP" title='llvm::Hexagon::GOSP' data-ref="llvm::Hexagon::GOSP" data-ref-filename="llvm..Hexagon..GOSP">GOSP</dfn> = <var>5</var>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::Hexagon::GP" title='llvm::Hexagon::GP' data-ref="llvm::Hexagon::GP" data-ref-filename="llvm..Hexagon..GP">GP</dfn> = <var>6</var>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::Hexagon::GPCYCLEHI" title='llvm::Hexagon::GPCYCLEHI' data-ref="llvm::Hexagon::GPCYCLEHI" data-ref-filename="llvm..Hexagon..GPCYCLEHI">GPCYCLEHI</dfn> = <var>7</var>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::Hexagon::GPCYCLELO" title='llvm::Hexagon::GPCYCLELO' data-ref="llvm::Hexagon::GPCYCLELO" data-ref-filename="llvm..Hexagon..GPCYCLELO">GPCYCLELO</dfn> = <var>8</var>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::Hexagon::GSR" title='llvm::Hexagon::GSR' data-ref="llvm::Hexagon::GSR" data-ref-filename="llvm..Hexagon..GSR">GSR</dfn> = <var>9</var>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::Hexagon::PC" title='llvm::Hexagon::PC' data-ref="llvm::Hexagon::PC" data-ref-filename="llvm..Hexagon..PC">PC</dfn> = <var>10</var>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::Hexagon::PKTCOUNT" title='llvm::Hexagon::PKTCOUNT' data-ref="llvm::Hexagon::PKTCOUNT" data-ref-filename="llvm..Hexagon..PKTCOUNT">PKTCOUNT</dfn> = <var>11</var>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::Hexagon::PKTCOUNTHI" title='llvm::Hexagon::PKTCOUNTHI' data-ref="llvm::Hexagon::PKTCOUNTHI" data-ref-filename="llvm..Hexagon..PKTCOUNTHI">PKTCOUNTHI</dfn> = <var>12</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::Hexagon::PKTCOUNTLO" title='llvm::Hexagon::PKTCOUNTLO' data-ref="llvm::Hexagon::PKTCOUNTLO" data-ref-filename="llvm..Hexagon..PKTCOUNTLO">PKTCOUNTLO</dfn> = <var>13</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::Hexagon::UGP" title='llvm::Hexagon::UGP' data-ref="llvm::Hexagon::UGP" data-ref-filename="llvm..Hexagon..UGP">UGP</dfn> = <var>14</var>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::Hexagon::UPCYCLE" title='llvm::Hexagon::UPCYCLE' data-ref="llvm::Hexagon::UPCYCLE" data-ref-filename="llvm..Hexagon..UPCYCLE">UPCYCLE</dfn> = <var>15</var>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::Hexagon::UPCYCLEHI" title='llvm::Hexagon::UPCYCLEHI' data-ref="llvm::Hexagon::UPCYCLEHI" data-ref-filename="llvm..Hexagon..UPCYCLEHI">UPCYCLEHI</dfn> = <var>16</var>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::Hexagon::UPCYCLELO" title='llvm::Hexagon::UPCYCLELO' data-ref="llvm::Hexagon::UPCYCLELO" data-ref-filename="llvm..Hexagon..UPCYCLELO">UPCYCLELO</dfn> = <var>17</var>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::Hexagon::USR" title='llvm::Hexagon::USR' data-ref="llvm::Hexagon::USR" data-ref-filename="llvm..Hexagon..USR">USR</dfn> = <var>18</var>,</td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::Hexagon::USR_OVF" title='llvm::Hexagon::USR_OVF' data-ref="llvm::Hexagon::USR_OVF" data-ref-filename="llvm..Hexagon..USR_OVF">USR_OVF</dfn> = <var>19</var>,</td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::Hexagon::UTIMER" title='llvm::Hexagon::UTIMER' data-ref="llvm::Hexagon::UTIMER" data-ref-filename="llvm..Hexagon..UTIMER">UTIMER</dfn> = <var>20</var>,</td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::Hexagon::UTIMERHI" title='llvm::Hexagon::UTIMERHI' data-ref="llvm::Hexagon::UTIMERHI" data-ref-filename="llvm..Hexagon..UTIMERHI">UTIMERHI</dfn> = <var>21</var>,</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::Hexagon::UTIMERLO" title='llvm::Hexagon::UTIMERLO' data-ref="llvm::Hexagon::UTIMERLO" data-ref-filename="llvm..Hexagon..UTIMERLO">UTIMERLO</dfn> = <var>22</var>,</td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::Hexagon::VTMP" title='llvm::Hexagon::VTMP' data-ref="llvm::Hexagon::VTMP" data-ref-filename="llvm..Hexagon..VTMP">VTMP</dfn> = <var>23</var>,</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::Hexagon::C5" title='llvm::Hexagon::C5' data-ref="llvm::Hexagon::C5" data-ref-filename="llvm..Hexagon..C5">C5</dfn> = <var>24</var>,</td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::Hexagon::C8" title='llvm::Hexagon::C8' data-ref="llvm::Hexagon::C8" data-ref-filename="llvm..Hexagon..C8">C8</dfn> = <var>25</var>,</td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::Hexagon::CS0" title='llvm::Hexagon::CS0' data-ref="llvm::Hexagon::CS0" data-ref-filename="llvm..Hexagon..CS0">CS0</dfn> = <var>26</var>,</td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::Hexagon::CS1" title='llvm::Hexagon::CS1' data-ref="llvm::Hexagon::CS1" data-ref-filename="llvm..Hexagon..CS1">CS1</dfn> = <var>27</var>,</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::Hexagon::D0" title='llvm::Hexagon::D0' data-ref="llvm::Hexagon::D0" data-ref-filename="llvm..Hexagon..D0">D0</dfn> = <var>28</var>,</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::Hexagon::D1" title='llvm::Hexagon::D1' data-ref="llvm::Hexagon::D1" data-ref-filename="llvm..Hexagon..D1">D1</dfn> = <var>29</var>,</td></tr>
<tr><th id="50">50</th><td>  <dfn class="enum" id="llvm::Hexagon::D2" title='llvm::Hexagon::D2' data-ref="llvm::Hexagon::D2" data-ref-filename="llvm..Hexagon..D2">D2</dfn> = <var>30</var>,</td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::Hexagon::D3" title='llvm::Hexagon::D3' data-ref="llvm::Hexagon::D3" data-ref-filename="llvm..Hexagon..D3">D3</dfn> = <var>31</var>,</td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::Hexagon::D4" title='llvm::Hexagon::D4' data-ref="llvm::Hexagon::D4" data-ref-filename="llvm..Hexagon..D4">D4</dfn> = <var>32</var>,</td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::Hexagon::D5" title='llvm::Hexagon::D5' data-ref="llvm::Hexagon::D5" data-ref-filename="llvm..Hexagon..D5">D5</dfn> = <var>33</var>,</td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::Hexagon::D6" title='llvm::Hexagon::D6' data-ref="llvm::Hexagon::D6" data-ref-filename="llvm..Hexagon..D6">D6</dfn> = <var>34</var>,</td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::Hexagon::D7" title='llvm::Hexagon::D7' data-ref="llvm::Hexagon::D7" data-ref-filename="llvm..Hexagon..D7">D7</dfn> = <var>35</var>,</td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::Hexagon::D8" title='llvm::Hexagon::D8' data-ref="llvm::Hexagon::D8" data-ref-filename="llvm..Hexagon..D8">D8</dfn> = <var>36</var>,</td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::Hexagon::D9" title='llvm::Hexagon::D9' data-ref="llvm::Hexagon::D9" data-ref-filename="llvm..Hexagon..D9">D9</dfn> = <var>37</var>,</td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::Hexagon::D10" title='llvm::Hexagon::D10' data-ref="llvm::Hexagon::D10" data-ref-filename="llvm..Hexagon..D10">D10</dfn> = <var>38</var>,</td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::Hexagon::D11" title='llvm::Hexagon::D11' data-ref="llvm::Hexagon::D11" data-ref-filename="llvm..Hexagon..D11">D11</dfn> = <var>39</var>,</td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::Hexagon::D12" title='llvm::Hexagon::D12' data-ref="llvm::Hexagon::D12" data-ref-filename="llvm..Hexagon..D12">D12</dfn> = <var>40</var>,</td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="llvm::Hexagon::D13" title='llvm::Hexagon::D13' data-ref="llvm::Hexagon::D13" data-ref-filename="llvm..Hexagon..D13">D13</dfn> = <var>41</var>,</td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::Hexagon::D14" title='llvm::Hexagon::D14' data-ref="llvm::Hexagon::D14" data-ref-filename="llvm..Hexagon..D14">D14</dfn> = <var>42</var>,</td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="llvm::Hexagon::D15" title='llvm::Hexagon::D15' data-ref="llvm::Hexagon::D15" data-ref-filename="llvm..Hexagon..D15">D15</dfn> = <var>43</var>,</td></tr>
<tr><th id="64">64</th><td>  <dfn class="enum" id="llvm::Hexagon::G3" title='llvm::Hexagon::G3' data-ref="llvm::Hexagon::G3" data-ref-filename="llvm..Hexagon..G3">G3</dfn> = <var>44</var>,</td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="llvm::Hexagon::G4" title='llvm::Hexagon::G4' data-ref="llvm::Hexagon::G4" data-ref-filename="llvm..Hexagon..G4">G4</dfn> = <var>45</var>,</td></tr>
<tr><th id="66">66</th><td>  <dfn class="enum" id="llvm::Hexagon::G5" title='llvm::Hexagon::G5' data-ref="llvm::Hexagon::G5" data-ref-filename="llvm..Hexagon..G5">G5</dfn> = <var>46</var>,</td></tr>
<tr><th id="67">67</th><td>  <dfn class="enum" id="llvm::Hexagon::G6" title='llvm::Hexagon::G6' data-ref="llvm::Hexagon::G6" data-ref-filename="llvm..Hexagon..G6">G6</dfn> = <var>47</var>,</td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::Hexagon::G7" title='llvm::Hexagon::G7' data-ref="llvm::Hexagon::G7" data-ref-filename="llvm..Hexagon..G7">G7</dfn> = <var>48</var>,</td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::Hexagon::G8" title='llvm::Hexagon::G8' data-ref="llvm::Hexagon::G8" data-ref-filename="llvm..Hexagon..G8">G8</dfn> = <var>49</var>,</td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="llvm::Hexagon::G9" title='llvm::Hexagon::G9' data-ref="llvm::Hexagon::G9" data-ref-filename="llvm..Hexagon..G9">G9</dfn> = <var>50</var>,</td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::Hexagon::G10" title='llvm::Hexagon::G10' data-ref="llvm::Hexagon::G10" data-ref-filename="llvm..Hexagon..G10">G10</dfn> = <var>51</var>,</td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::Hexagon::G11" title='llvm::Hexagon::G11' data-ref="llvm::Hexagon::G11" data-ref-filename="llvm..Hexagon..G11">G11</dfn> = <var>52</var>,</td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="llvm::Hexagon::G12" title='llvm::Hexagon::G12' data-ref="llvm::Hexagon::G12" data-ref-filename="llvm..Hexagon..G12">G12</dfn> = <var>53</var>,</td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="llvm::Hexagon::G13" title='llvm::Hexagon::G13' data-ref="llvm::Hexagon::G13" data-ref-filename="llvm..Hexagon..G13">G13</dfn> = <var>54</var>,</td></tr>
<tr><th id="75">75</th><td>  <dfn class="enum" id="llvm::Hexagon::G14" title='llvm::Hexagon::G14' data-ref="llvm::Hexagon::G14" data-ref-filename="llvm..Hexagon..G14">G14</dfn> = <var>55</var>,</td></tr>
<tr><th id="76">76</th><td>  <dfn class="enum" id="llvm::Hexagon::G15" title='llvm::Hexagon::G15' data-ref="llvm::Hexagon::G15" data-ref-filename="llvm..Hexagon..G15">G15</dfn> = <var>56</var>,</td></tr>
<tr><th id="77">77</th><td>  <dfn class="enum" id="llvm::Hexagon::G20" title='llvm::Hexagon::G20' data-ref="llvm::Hexagon::G20" data-ref-filename="llvm..Hexagon..G20">G20</dfn> = <var>57</var>,</td></tr>
<tr><th id="78">78</th><td>  <dfn class="enum" id="llvm::Hexagon::G21" title='llvm::Hexagon::G21' data-ref="llvm::Hexagon::G21" data-ref-filename="llvm..Hexagon..G21">G21</dfn> = <var>58</var>,</td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="llvm::Hexagon::G22" title='llvm::Hexagon::G22' data-ref="llvm::Hexagon::G22" data-ref-filename="llvm..Hexagon..G22">G22</dfn> = <var>59</var>,</td></tr>
<tr><th id="80">80</th><td>  <dfn class="enum" id="llvm::Hexagon::G23" title='llvm::Hexagon::G23' data-ref="llvm::Hexagon::G23" data-ref-filename="llvm..Hexagon..G23">G23</dfn> = <var>60</var>,</td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="llvm::Hexagon::G30" title='llvm::Hexagon::G30' data-ref="llvm::Hexagon::G30" data-ref-filename="llvm..Hexagon..G30">G30</dfn> = <var>61</var>,</td></tr>
<tr><th id="82">82</th><td>  <dfn class="enum" id="llvm::Hexagon::G31" title='llvm::Hexagon::G31' data-ref="llvm::Hexagon::G31" data-ref-filename="llvm..Hexagon..G31">G31</dfn> = <var>62</var>,</td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="llvm::Hexagon::GPMUCNT0" title='llvm::Hexagon::GPMUCNT0' data-ref="llvm::Hexagon::GPMUCNT0" data-ref-filename="llvm..Hexagon..GPMUCNT0">GPMUCNT0</dfn> = <var>63</var>,</td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="llvm::Hexagon::GPMUCNT1" title='llvm::Hexagon::GPMUCNT1' data-ref="llvm::Hexagon::GPMUCNT1" data-ref-filename="llvm..Hexagon..GPMUCNT1">GPMUCNT1</dfn> = <var>64</var>,</td></tr>
<tr><th id="85">85</th><td>  <dfn class="enum" id="llvm::Hexagon::GPMUCNT2" title='llvm::Hexagon::GPMUCNT2' data-ref="llvm::Hexagon::GPMUCNT2" data-ref-filename="llvm..Hexagon..GPMUCNT2">GPMUCNT2</dfn> = <var>65</var>,</td></tr>
<tr><th id="86">86</th><td>  <dfn class="enum" id="llvm::Hexagon::GPMUCNT3" title='llvm::Hexagon::GPMUCNT3' data-ref="llvm::Hexagon::GPMUCNT3" data-ref-filename="llvm..Hexagon..GPMUCNT3">GPMUCNT3</dfn> = <var>66</var>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::Hexagon::GPMUCNT4" title='llvm::Hexagon::GPMUCNT4' data-ref="llvm::Hexagon::GPMUCNT4" data-ref-filename="llvm..Hexagon..GPMUCNT4">GPMUCNT4</dfn> = <var>67</var>,</td></tr>
<tr><th id="88">88</th><td>  <dfn class="enum" id="llvm::Hexagon::GPMUCNT5" title='llvm::Hexagon::GPMUCNT5' data-ref="llvm::Hexagon::GPMUCNT5" data-ref-filename="llvm..Hexagon..GPMUCNT5">GPMUCNT5</dfn> = <var>68</var>,</td></tr>
<tr><th id="89">89</th><td>  <dfn class="enum" id="llvm::Hexagon::GPMUCNT6" title='llvm::Hexagon::GPMUCNT6' data-ref="llvm::Hexagon::GPMUCNT6" data-ref-filename="llvm..Hexagon..GPMUCNT6">GPMUCNT6</dfn> = <var>69</var>,</td></tr>
<tr><th id="90">90</th><td>  <dfn class="enum" id="llvm::Hexagon::GPMUCNT7" title='llvm::Hexagon::GPMUCNT7' data-ref="llvm::Hexagon::GPMUCNT7" data-ref-filename="llvm..Hexagon..GPMUCNT7">GPMUCNT7</dfn> = <var>70</var>,</td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="llvm::Hexagon::LC0" title='llvm::Hexagon::LC0' data-ref="llvm::Hexagon::LC0" data-ref-filename="llvm..Hexagon..LC0">LC0</dfn> = <var>71</var>,</td></tr>
<tr><th id="92">92</th><td>  <dfn class="enum" id="llvm::Hexagon::LC1" title='llvm::Hexagon::LC1' data-ref="llvm::Hexagon::LC1" data-ref-filename="llvm..Hexagon..LC1">LC1</dfn> = <var>72</var>,</td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="llvm::Hexagon::M0" title='llvm::Hexagon::M0' data-ref="llvm::Hexagon::M0" data-ref-filename="llvm..Hexagon..M0">M0</dfn> = <var>73</var>,</td></tr>
<tr><th id="94">94</th><td>  <dfn class="enum" id="llvm::Hexagon::M1" title='llvm::Hexagon::M1' data-ref="llvm::Hexagon::M1" data-ref-filename="llvm..Hexagon..M1">M1</dfn> = <var>74</var>,</td></tr>
<tr><th id="95">95</th><td>  <dfn class="enum" id="llvm::Hexagon::P0" title='llvm::Hexagon::P0' data-ref="llvm::Hexagon::P0" data-ref-filename="llvm..Hexagon..P0">P0</dfn> = <var>75</var>,</td></tr>
<tr><th id="96">96</th><td>  <dfn class="enum" id="llvm::Hexagon::P1" title='llvm::Hexagon::P1' data-ref="llvm::Hexagon::P1" data-ref-filename="llvm..Hexagon..P1">P1</dfn> = <var>76</var>,</td></tr>
<tr><th id="97">97</th><td>  <dfn class="enum" id="llvm::Hexagon::P2" title='llvm::Hexagon::P2' data-ref="llvm::Hexagon::P2" data-ref-filename="llvm..Hexagon..P2">P2</dfn> = <var>77</var>,</td></tr>
<tr><th id="98">98</th><td>  <dfn class="enum" id="llvm::Hexagon::P3" title='llvm::Hexagon::P3' data-ref="llvm::Hexagon::P3" data-ref-filename="llvm..Hexagon..P3">P3</dfn> = <var>78</var>,</td></tr>
<tr><th id="99">99</th><td>  <dfn class="enum" id="llvm::Hexagon::Q0" title='llvm::Hexagon::Q0' data-ref="llvm::Hexagon::Q0" data-ref-filename="llvm..Hexagon..Q0">Q0</dfn> = <var>79</var>,</td></tr>
<tr><th id="100">100</th><td>  <dfn class="enum" id="llvm::Hexagon::Q1" title='llvm::Hexagon::Q1' data-ref="llvm::Hexagon::Q1" data-ref-filename="llvm..Hexagon..Q1">Q1</dfn> = <var>80</var>,</td></tr>
<tr><th id="101">101</th><td>  <dfn class="enum" id="llvm::Hexagon::Q2" title='llvm::Hexagon::Q2' data-ref="llvm::Hexagon::Q2" data-ref-filename="llvm..Hexagon..Q2">Q2</dfn> = <var>81</var>,</td></tr>
<tr><th id="102">102</th><td>  <dfn class="enum" id="llvm::Hexagon::Q3" title='llvm::Hexagon::Q3' data-ref="llvm::Hexagon::Q3" data-ref-filename="llvm..Hexagon..Q3">Q3</dfn> = <var>82</var>,</td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="llvm::Hexagon::R0" title='llvm::Hexagon::R0' data-ref="llvm::Hexagon::R0" data-ref-filename="llvm..Hexagon..R0">R0</dfn> = <var>83</var>,</td></tr>
<tr><th id="104">104</th><td>  <dfn class="enum" id="llvm::Hexagon::R1" title='llvm::Hexagon::R1' data-ref="llvm::Hexagon::R1" data-ref-filename="llvm..Hexagon..R1">R1</dfn> = <var>84</var>,</td></tr>
<tr><th id="105">105</th><td>  <dfn class="enum" id="llvm::Hexagon::R2" title='llvm::Hexagon::R2' data-ref="llvm::Hexagon::R2" data-ref-filename="llvm..Hexagon..R2">R2</dfn> = <var>85</var>,</td></tr>
<tr><th id="106">106</th><td>  <dfn class="enum" id="llvm::Hexagon::R3" title='llvm::Hexagon::R3' data-ref="llvm::Hexagon::R3" data-ref-filename="llvm..Hexagon..R3">R3</dfn> = <var>86</var>,</td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="llvm::Hexagon::R4" title='llvm::Hexagon::R4' data-ref="llvm::Hexagon::R4" data-ref-filename="llvm..Hexagon..R4">R4</dfn> = <var>87</var>,</td></tr>
<tr><th id="108">108</th><td>  <dfn class="enum" id="llvm::Hexagon::R5" title='llvm::Hexagon::R5' data-ref="llvm::Hexagon::R5" data-ref-filename="llvm..Hexagon..R5">R5</dfn> = <var>88</var>,</td></tr>
<tr><th id="109">109</th><td>  <dfn class="enum" id="llvm::Hexagon::R6" title='llvm::Hexagon::R6' data-ref="llvm::Hexagon::R6" data-ref-filename="llvm..Hexagon..R6">R6</dfn> = <var>89</var>,</td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="llvm::Hexagon::R7" title='llvm::Hexagon::R7' data-ref="llvm::Hexagon::R7" data-ref-filename="llvm..Hexagon..R7">R7</dfn> = <var>90</var>,</td></tr>
<tr><th id="111">111</th><td>  <dfn class="enum" id="llvm::Hexagon::R8" title='llvm::Hexagon::R8' data-ref="llvm::Hexagon::R8" data-ref-filename="llvm..Hexagon..R8">R8</dfn> = <var>91</var>,</td></tr>
<tr><th id="112">112</th><td>  <dfn class="enum" id="llvm::Hexagon::R9" title='llvm::Hexagon::R9' data-ref="llvm::Hexagon::R9" data-ref-filename="llvm..Hexagon..R9">R9</dfn> = <var>92</var>,</td></tr>
<tr><th id="113">113</th><td>  <dfn class="enum" id="llvm::Hexagon::R10" title='llvm::Hexagon::R10' data-ref="llvm::Hexagon::R10" data-ref-filename="llvm..Hexagon..R10">R10</dfn> = <var>93</var>,</td></tr>
<tr><th id="114">114</th><td>  <dfn class="enum" id="llvm::Hexagon::R11" title='llvm::Hexagon::R11' data-ref="llvm::Hexagon::R11" data-ref-filename="llvm..Hexagon..R11">R11</dfn> = <var>94</var>,</td></tr>
<tr><th id="115">115</th><td>  <dfn class="enum" id="llvm::Hexagon::R12" title='llvm::Hexagon::R12' data-ref="llvm::Hexagon::R12" data-ref-filename="llvm..Hexagon..R12">R12</dfn> = <var>95</var>,</td></tr>
<tr><th id="116">116</th><td>  <dfn class="enum" id="llvm::Hexagon::R13" title='llvm::Hexagon::R13' data-ref="llvm::Hexagon::R13" data-ref-filename="llvm..Hexagon..R13">R13</dfn> = <var>96</var>,</td></tr>
<tr><th id="117">117</th><td>  <dfn class="enum" id="llvm::Hexagon::R14" title='llvm::Hexagon::R14' data-ref="llvm::Hexagon::R14" data-ref-filename="llvm..Hexagon..R14">R14</dfn> = <var>97</var>,</td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="llvm::Hexagon::R15" title='llvm::Hexagon::R15' data-ref="llvm::Hexagon::R15" data-ref-filename="llvm..Hexagon..R15">R15</dfn> = <var>98</var>,</td></tr>
<tr><th id="119">119</th><td>  <dfn class="enum" id="llvm::Hexagon::R16" title='llvm::Hexagon::R16' data-ref="llvm::Hexagon::R16" data-ref-filename="llvm..Hexagon..R16">R16</dfn> = <var>99</var>,</td></tr>
<tr><th id="120">120</th><td>  <dfn class="enum" id="llvm::Hexagon::R17" title='llvm::Hexagon::R17' data-ref="llvm::Hexagon::R17" data-ref-filename="llvm..Hexagon..R17">R17</dfn> = <var>100</var>,</td></tr>
<tr><th id="121">121</th><td>  <dfn class="enum" id="llvm::Hexagon::R18" title='llvm::Hexagon::R18' data-ref="llvm::Hexagon::R18" data-ref-filename="llvm..Hexagon..R18">R18</dfn> = <var>101</var>,</td></tr>
<tr><th id="122">122</th><td>  <dfn class="enum" id="llvm::Hexagon::R19" title='llvm::Hexagon::R19' data-ref="llvm::Hexagon::R19" data-ref-filename="llvm..Hexagon..R19">R19</dfn> = <var>102</var>,</td></tr>
<tr><th id="123">123</th><td>  <dfn class="enum" id="llvm::Hexagon::R20" title='llvm::Hexagon::R20' data-ref="llvm::Hexagon::R20" data-ref-filename="llvm..Hexagon..R20">R20</dfn> = <var>103</var>,</td></tr>
<tr><th id="124">124</th><td>  <dfn class="enum" id="llvm::Hexagon::R21" title='llvm::Hexagon::R21' data-ref="llvm::Hexagon::R21" data-ref-filename="llvm..Hexagon..R21">R21</dfn> = <var>104</var>,</td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="llvm::Hexagon::R22" title='llvm::Hexagon::R22' data-ref="llvm::Hexagon::R22" data-ref-filename="llvm..Hexagon..R22">R22</dfn> = <var>105</var>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="llvm::Hexagon::R23" title='llvm::Hexagon::R23' data-ref="llvm::Hexagon::R23" data-ref-filename="llvm..Hexagon..R23">R23</dfn> = <var>106</var>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="llvm::Hexagon::R24" title='llvm::Hexagon::R24' data-ref="llvm::Hexagon::R24" data-ref-filename="llvm..Hexagon..R24">R24</dfn> = <var>107</var>,</td></tr>
<tr><th id="128">128</th><td>  <dfn class="enum" id="llvm::Hexagon::R25" title='llvm::Hexagon::R25' data-ref="llvm::Hexagon::R25" data-ref-filename="llvm..Hexagon..R25">R25</dfn> = <var>108</var>,</td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="llvm::Hexagon::R26" title='llvm::Hexagon::R26' data-ref="llvm::Hexagon::R26" data-ref-filename="llvm..Hexagon..R26">R26</dfn> = <var>109</var>,</td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::Hexagon::R27" title='llvm::Hexagon::R27' data-ref="llvm::Hexagon::R27" data-ref-filename="llvm..Hexagon..R27">R27</dfn> = <var>110</var>,</td></tr>
<tr><th id="131">131</th><td>  <dfn class="enum" id="llvm::Hexagon::R28" title='llvm::Hexagon::R28' data-ref="llvm::Hexagon::R28" data-ref-filename="llvm..Hexagon..R28">R28</dfn> = <var>111</var>,</td></tr>
<tr><th id="132">132</th><td>  <dfn class="enum" id="llvm::Hexagon::R29" title='llvm::Hexagon::R29' data-ref="llvm::Hexagon::R29" data-ref-filename="llvm..Hexagon..R29">R29</dfn> = <var>112</var>,</td></tr>
<tr><th id="133">133</th><td>  <dfn class="enum" id="llvm::Hexagon::R30" title='llvm::Hexagon::R30' data-ref="llvm::Hexagon::R30" data-ref-filename="llvm..Hexagon..R30">R30</dfn> = <var>113</var>,</td></tr>
<tr><th id="134">134</th><td>  <dfn class="enum" id="llvm::Hexagon::R31" title='llvm::Hexagon::R31' data-ref="llvm::Hexagon::R31" data-ref-filename="llvm..Hexagon..R31">R31</dfn> = <var>114</var>,</td></tr>
<tr><th id="135">135</th><td>  <dfn class="enum" id="llvm::Hexagon::SA0" title='llvm::Hexagon::SA0' data-ref="llvm::Hexagon::SA0" data-ref-filename="llvm..Hexagon..SA0">SA0</dfn> = <var>115</var>,</td></tr>
<tr><th id="136">136</th><td>  <dfn class="enum" id="llvm::Hexagon::SA1" title='llvm::Hexagon::SA1' data-ref="llvm::Hexagon::SA1" data-ref-filename="llvm..Hexagon..SA1">SA1</dfn> = <var>116</var>,</td></tr>
<tr><th id="137">137</th><td>  <dfn class="enum" id="llvm::Hexagon::V0" title='llvm::Hexagon::V0' data-ref="llvm::Hexagon::V0" data-ref-filename="llvm..Hexagon..V0">V0</dfn> = <var>117</var>,</td></tr>
<tr><th id="138">138</th><td>  <dfn class="enum" id="llvm::Hexagon::V1" title='llvm::Hexagon::V1' data-ref="llvm::Hexagon::V1" data-ref-filename="llvm..Hexagon..V1">V1</dfn> = <var>118</var>,</td></tr>
<tr><th id="139">139</th><td>  <dfn class="enum" id="llvm::Hexagon::V2" title='llvm::Hexagon::V2' data-ref="llvm::Hexagon::V2" data-ref-filename="llvm..Hexagon..V2">V2</dfn> = <var>119</var>,</td></tr>
<tr><th id="140">140</th><td>  <dfn class="enum" id="llvm::Hexagon::V3" title='llvm::Hexagon::V3' data-ref="llvm::Hexagon::V3" data-ref-filename="llvm..Hexagon..V3">V3</dfn> = <var>120</var>,</td></tr>
<tr><th id="141">141</th><td>  <dfn class="enum" id="llvm::Hexagon::V4" title='llvm::Hexagon::V4' data-ref="llvm::Hexagon::V4" data-ref-filename="llvm..Hexagon..V4">V4</dfn> = <var>121</var>,</td></tr>
<tr><th id="142">142</th><td>  <dfn class="enum" id="llvm::Hexagon::V5" title='llvm::Hexagon::V5' data-ref="llvm::Hexagon::V5" data-ref-filename="llvm..Hexagon..V5">V5</dfn> = <var>122</var>,</td></tr>
<tr><th id="143">143</th><td>  <dfn class="enum" id="llvm::Hexagon::V6" title='llvm::Hexagon::V6' data-ref="llvm::Hexagon::V6" data-ref-filename="llvm..Hexagon..V6">V6</dfn> = <var>123</var>,</td></tr>
<tr><th id="144">144</th><td>  <dfn class="enum" id="llvm::Hexagon::V7" title='llvm::Hexagon::V7' data-ref="llvm::Hexagon::V7" data-ref-filename="llvm..Hexagon..V7">V7</dfn> = <var>124</var>,</td></tr>
<tr><th id="145">145</th><td>  <dfn class="enum" id="llvm::Hexagon::V8" title='llvm::Hexagon::V8' data-ref="llvm::Hexagon::V8" data-ref-filename="llvm..Hexagon..V8">V8</dfn> = <var>125</var>,</td></tr>
<tr><th id="146">146</th><td>  <dfn class="enum" id="llvm::Hexagon::V9" title='llvm::Hexagon::V9' data-ref="llvm::Hexagon::V9" data-ref-filename="llvm..Hexagon..V9">V9</dfn> = <var>126</var>,</td></tr>
<tr><th id="147">147</th><td>  <dfn class="enum" id="llvm::Hexagon::V10" title='llvm::Hexagon::V10' data-ref="llvm::Hexagon::V10" data-ref-filename="llvm..Hexagon..V10">V10</dfn> = <var>127</var>,</td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="llvm::Hexagon::V11" title='llvm::Hexagon::V11' data-ref="llvm::Hexagon::V11" data-ref-filename="llvm..Hexagon..V11">V11</dfn> = <var>128</var>,</td></tr>
<tr><th id="149">149</th><td>  <dfn class="enum" id="llvm::Hexagon::V12" title='llvm::Hexagon::V12' data-ref="llvm::Hexagon::V12" data-ref-filename="llvm..Hexagon..V12">V12</dfn> = <var>129</var>,</td></tr>
<tr><th id="150">150</th><td>  <dfn class="enum" id="llvm::Hexagon::V13" title='llvm::Hexagon::V13' data-ref="llvm::Hexagon::V13" data-ref-filename="llvm..Hexagon..V13">V13</dfn> = <var>130</var>,</td></tr>
<tr><th id="151">151</th><td>  <dfn class="enum" id="llvm::Hexagon::V14" title='llvm::Hexagon::V14' data-ref="llvm::Hexagon::V14" data-ref-filename="llvm..Hexagon..V14">V14</dfn> = <var>131</var>,</td></tr>
<tr><th id="152">152</th><td>  <dfn class="enum" id="llvm::Hexagon::V15" title='llvm::Hexagon::V15' data-ref="llvm::Hexagon::V15" data-ref-filename="llvm..Hexagon..V15">V15</dfn> = <var>132</var>,</td></tr>
<tr><th id="153">153</th><td>  <dfn class="enum" id="llvm::Hexagon::V16" title='llvm::Hexagon::V16' data-ref="llvm::Hexagon::V16" data-ref-filename="llvm..Hexagon..V16">V16</dfn> = <var>133</var>,</td></tr>
<tr><th id="154">154</th><td>  <dfn class="enum" id="llvm::Hexagon::V17" title='llvm::Hexagon::V17' data-ref="llvm::Hexagon::V17" data-ref-filename="llvm..Hexagon..V17">V17</dfn> = <var>134</var>,</td></tr>
<tr><th id="155">155</th><td>  <dfn class="enum" id="llvm::Hexagon::V18" title='llvm::Hexagon::V18' data-ref="llvm::Hexagon::V18" data-ref-filename="llvm..Hexagon..V18">V18</dfn> = <var>135</var>,</td></tr>
<tr><th id="156">156</th><td>  <dfn class="enum" id="llvm::Hexagon::V19" title='llvm::Hexagon::V19' data-ref="llvm::Hexagon::V19" data-ref-filename="llvm..Hexagon..V19">V19</dfn> = <var>136</var>,</td></tr>
<tr><th id="157">157</th><td>  <dfn class="enum" id="llvm::Hexagon::V20" title='llvm::Hexagon::V20' data-ref="llvm::Hexagon::V20" data-ref-filename="llvm..Hexagon..V20">V20</dfn> = <var>137</var>,</td></tr>
<tr><th id="158">158</th><td>  <dfn class="enum" id="llvm::Hexagon::V21" title='llvm::Hexagon::V21' data-ref="llvm::Hexagon::V21" data-ref-filename="llvm..Hexagon..V21">V21</dfn> = <var>138</var>,</td></tr>
<tr><th id="159">159</th><td>  <dfn class="enum" id="llvm::Hexagon::V22" title='llvm::Hexagon::V22' data-ref="llvm::Hexagon::V22" data-ref-filename="llvm..Hexagon..V22">V22</dfn> = <var>139</var>,</td></tr>
<tr><th id="160">160</th><td>  <dfn class="enum" id="llvm::Hexagon::V23" title='llvm::Hexagon::V23' data-ref="llvm::Hexagon::V23" data-ref-filename="llvm..Hexagon..V23">V23</dfn> = <var>140</var>,</td></tr>
<tr><th id="161">161</th><td>  <dfn class="enum" id="llvm::Hexagon::V24" title='llvm::Hexagon::V24' data-ref="llvm::Hexagon::V24" data-ref-filename="llvm..Hexagon..V24">V24</dfn> = <var>141</var>,</td></tr>
<tr><th id="162">162</th><td>  <dfn class="enum" id="llvm::Hexagon::V25" title='llvm::Hexagon::V25' data-ref="llvm::Hexagon::V25" data-ref-filename="llvm..Hexagon..V25">V25</dfn> = <var>142</var>,</td></tr>
<tr><th id="163">163</th><td>  <dfn class="enum" id="llvm::Hexagon::V26" title='llvm::Hexagon::V26' data-ref="llvm::Hexagon::V26" data-ref-filename="llvm..Hexagon..V26">V26</dfn> = <var>143</var>,</td></tr>
<tr><th id="164">164</th><td>  <dfn class="enum" id="llvm::Hexagon::V27" title='llvm::Hexagon::V27' data-ref="llvm::Hexagon::V27" data-ref-filename="llvm..Hexagon..V27">V27</dfn> = <var>144</var>,</td></tr>
<tr><th id="165">165</th><td>  <dfn class="enum" id="llvm::Hexagon::V28" title='llvm::Hexagon::V28' data-ref="llvm::Hexagon::V28" data-ref-filename="llvm..Hexagon..V28">V28</dfn> = <var>145</var>,</td></tr>
<tr><th id="166">166</th><td>  <dfn class="enum" id="llvm::Hexagon::V29" title='llvm::Hexagon::V29' data-ref="llvm::Hexagon::V29" data-ref-filename="llvm..Hexagon..V29">V29</dfn> = <var>146</var>,</td></tr>
<tr><th id="167">167</th><td>  <dfn class="enum" id="llvm::Hexagon::V30" title='llvm::Hexagon::V30' data-ref="llvm::Hexagon::V30" data-ref-filename="llvm..Hexagon..V30">V30</dfn> = <var>147</var>,</td></tr>
<tr><th id="168">168</th><td>  <dfn class="enum" id="llvm::Hexagon::V31" title='llvm::Hexagon::V31' data-ref="llvm::Hexagon::V31" data-ref-filename="llvm..Hexagon..V31">V31</dfn> = <var>148</var>,</td></tr>
<tr><th id="169">169</th><td>  <dfn class="enum" id="llvm::Hexagon::VF0" title='llvm::Hexagon::VF0' data-ref="llvm::Hexagon::VF0" data-ref-filename="llvm..Hexagon..VF0">VF0</dfn> = <var>149</var>,</td></tr>
<tr><th id="170">170</th><td>  <dfn class="enum" id="llvm::Hexagon::VF1" title='llvm::Hexagon::VF1' data-ref="llvm::Hexagon::VF1" data-ref-filename="llvm..Hexagon..VF1">VF1</dfn> = <var>150</var>,</td></tr>
<tr><th id="171">171</th><td>  <dfn class="enum" id="llvm::Hexagon::VF2" title='llvm::Hexagon::VF2' data-ref="llvm::Hexagon::VF2" data-ref-filename="llvm..Hexagon..VF2">VF2</dfn> = <var>151</var>,</td></tr>
<tr><th id="172">172</th><td>  <dfn class="enum" id="llvm::Hexagon::VF3" title='llvm::Hexagon::VF3' data-ref="llvm::Hexagon::VF3" data-ref-filename="llvm..Hexagon..VF3">VF3</dfn> = <var>152</var>,</td></tr>
<tr><th id="173">173</th><td>  <dfn class="enum" id="llvm::Hexagon::VF4" title='llvm::Hexagon::VF4' data-ref="llvm::Hexagon::VF4" data-ref-filename="llvm..Hexagon..VF4">VF4</dfn> = <var>153</var>,</td></tr>
<tr><th id="174">174</th><td>  <dfn class="enum" id="llvm::Hexagon::VF5" title='llvm::Hexagon::VF5' data-ref="llvm::Hexagon::VF5" data-ref-filename="llvm..Hexagon..VF5">VF5</dfn> = <var>154</var>,</td></tr>
<tr><th id="175">175</th><td>  <dfn class="enum" id="llvm::Hexagon::VF6" title='llvm::Hexagon::VF6' data-ref="llvm::Hexagon::VF6" data-ref-filename="llvm..Hexagon..VF6">VF6</dfn> = <var>155</var>,</td></tr>
<tr><th id="176">176</th><td>  <dfn class="enum" id="llvm::Hexagon::VF7" title='llvm::Hexagon::VF7' data-ref="llvm::Hexagon::VF7" data-ref-filename="llvm..Hexagon..VF7">VF7</dfn> = <var>156</var>,</td></tr>
<tr><th id="177">177</th><td>  <dfn class="enum" id="llvm::Hexagon::VF8" title='llvm::Hexagon::VF8' data-ref="llvm::Hexagon::VF8" data-ref-filename="llvm..Hexagon..VF8">VF8</dfn> = <var>157</var>,</td></tr>
<tr><th id="178">178</th><td>  <dfn class="enum" id="llvm::Hexagon::VF9" title='llvm::Hexagon::VF9' data-ref="llvm::Hexagon::VF9" data-ref-filename="llvm..Hexagon..VF9">VF9</dfn> = <var>158</var>,</td></tr>
<tr><th id="179">179</th><td>  <dfn class="enum" id="llvm::Hexagon::VF10" title='llvm::Hexagon::VF10' data-ref="llvm::Hexagon::VF10" data-ref-filename="llvm..Hexagon..VF10">VF10</dfn> = <var>159</var>,</td></tr>
<tr><th id="180">180</th><td>  <dfn class="enum" id="llvm::Hexagon::VF11" title='llvm::Hexagon::VF11' data-ref="llvm::Hexagon::VF11" data-ref-filename="llvm..Hexagon..VF11">VF11</dfn> = <var>160</var>,</td></tr>
<tr><th id="181">181</th><td>  <dfn class="enum" id="llvm::Hexagon::VF12" title='llvm::Hexagon::VF12' data-ref="llvm::Hexagon::VF12" data-ref-filename="llvm..Hexagon..VF12">VF12</dfn> = <var>161</var>,</td></tr>
<tr><th id="182">182</th><td>  <dfn class="enum" id="llvm::Hexagon::VF13" title='llvm::Hexagon::VF13' data-ref="llvm::Hexagon::VF13" data-ref-filename="llvm..Hexagon..VF13">VF13</dfn> = <var>162</var>,</td></tr>
<tr><th id="183">183</th><td>  <dfn class="enum" id="llvm::Hexagon::VF14" title='llvm::Hexagon::VF14' data-ref="llvm::Hexagon::VF14" data-ref-filename="llvm..Hexagon..VF14">VF14</dfn> = <var>163</var>,</td></tr>
<tr><th id="184">184</th><td>  <dfn class="enum" id="llvm::Hexagon::VF15" title='llvm::Hexagon::VF15' data-ref="llvm::Hexagon::VF15" data-ref-filename="llvm..Hexagon..VF15">VF15</dfn> = <var>164</var>,</td></tr>
<tr><th id="185">185</th><td>  <dfn class="enum" id="llvm::Hexagon::VF16" title='llvm::Hexagon::VF16' data-ref="llvm::Hexagon::VF16" data-ref-filename="llvm..Hexagon..VF16">VF16</dfn> = <var>165</var>,</td></tr>
<tr><th id="186">186</th><td>  <dfn class="enum" id="llvm::Hexagon::VF17" title='llvm::Hexagon::VF17' data-ref="llvm::Hexagon::VF17" data-ref-filename="llvm..Hexagon..VF17">VF17</dfn> = <var>166</var>,</td></tr>
<tr><th id="187">187</th><td>  <dfn class="enum" id="llvm::Hexagon::VF18" title='llvm::Hexagon::VF18' data-ref="llvm::Hexagon::VF18" data-ref-filename="llvm..Hexagon..VF18">VF18</dfn> = <var>167</var>,</td></tr>
<tr><th id="188">188</th><td>  <dfn class="enum" id="llvm::Hexagon::VF19" title='llvm::Hexagon::VF19' data-ref="llvm::Hexagon::VF19" data-ref-filename="llvm..Hexagon..VF19">VF19</dfn> = <var>168</var>,</td></tr>
<tr><th id="189">189</th><td>  <dfn class="enum" id="llvm::Hexagon::VF20" title='llvm::Hexagon::VF20' data-ref="llvm::Hexagon::VF20" data-ref-filename="llvm..Hexagon..VF20">VF20</dfn> = <var>169</var>,</td></tr>
<tr><th id="190">190</th><td>  <dfn class="enum" id="llvm::Hexagon::VF21" title='llvm::Hexagon::VF21' data-ref="llvm::Hexagon::VF21" data-ref-filename="llvm..Hexagon..VF21">VF21</dfn> = <var>170</var>,</td></tr>
<tr><th id="191">191</th><td>  <dfn class="enum" id="llvm::Hexagon::VF22" title='llvm::Hexagon::VF22' data-ref="llvm::Hexagon::VF22" data-ref-filename="llvm..Hexagon..VF22">VF22</dfn> = <var>171</var>,</td></tr>
<tr><th id="192">192</th><td>  <dfn class="enum" id="llvm::Hexagon::VF23" title='llvm::Hexagon::VF23' data-ref="llvm::Hexagon::VF23" data-ref-filename="llvm..Hexagon..VF23">VF23</dfn> = <var>172</var>,</td></tr>
<tr><th id="193">193</th><td>  <dfn class="enum" id="llvm::Hexagon::VF24" title='llvm::Hexagon::VF24' data-ref="llvm::Hexagon::VF24" data-ref-filename="llvm..Hexagon..VF24">VF24</dfn> = <var>173</var>,</td></tr>
<tr><th id="194">194</th><td>  <dfn class="enum" id="llvm::Hexagon::VF25" title='llvm::Hexagon::VF25' data-ref="llvm::Hexagon::VF25" data-ref-filename="llvm..Hexagon..VF25">VF25</dfn> = <var>174</var>,</td></tr>
<tr><th id="195">195</th><td>  <dfn class="enum" id="llvm::Hexagon::VF26" title='llvm::Hexagon::VF26' data-ref="llvm::Hexagon::VF26" data-ref-filename="llvm..Hexagon..VF26">VF26</dfn> = <var>175</var>,</td></tr>
<tr><th id="196">196</th><td>  <dfn class="enum" id="llvm::Hexagon::VF27" title='llvm::Hexagon::VF27' data-ref="llvm::Hexagon::VF27" data-ref-filename="llvm..Hexagon..VF27">VF27</dfn> = <var>176</var>,</td></tr>
<tr><th id="197">197</th><td>  <dfn class="enum" id="llvm::Hexagon::VF28" title='llvm::Hexagon::VF28' data-ref="llvm::Hexagon::VF28" data-ref-filename="llvm..Hexagon..VF28">VF28</dfn> = <var>177</var>,</td></tr>
<tr><th id="198">198</th><td>  <dfn class="enum" id="llvm::Hexagon::VF29" title='llvm::Hexagon::VF29' data-ref="llvm::Hexagon::VF29" data-ref-filename="llvm..Hexagon..VF29">VF29</dfn> = <var>178</var>,</td></tr>
<tr><th id="199">199</th><td>  <dfn class="enum" id="llvm::Hexagon::VF30" title='llvm::Hexagon::VF30' data-ref="llvm::Hexagon::VF30" data-ref-filename="llvm..Hexagon..VF30">VF30</dfn> = <var>179</var>,</td></tr>
<tr><th id="200">200</th><td>  <dfn class="enum" id="llvm::Hexagon::VF31" title='llvm::Hexagon::VF31' data-ref="llvm::Hexagon::VF31" data-ref-filename="llvm..Hexagon..VF31">VF31</dfn> = <var>180</var>,</td></tr>
<tr><th id="201">201</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR0" title='llvm::Hexagon::VFR0' data-ref="llvm::Hexagon::VFR0" data-ref-filename="llvm..Hexagon..VFR0">VFR0</dfn> = <var>181</var>,</td></tr>
<tr><th id="202">202</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR1" title='llvm::Hexagon::VFR1' data-ref="llvm::Hexagon::VFR1" data-ref-filename="llvm..Hexagon..VFR1">VFR1</dfn> = <var>182</var>,</td></tr>
<tr><th id="203">203</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR2" title='llvm::Hexagon::VFR2' data-ref="llvm::Hexagon::VFR2" data-ref-filename="llvm..Hexagon..VFR2">VFR2</dfn> = <var>183</var>,</td></tr>
<tr><th id="204">204</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR3" title='llvm::Hexagon::VFR3' data-ref="llvm::Hexagon::VFR3" data-ref-filename="llvm..Hexagon..VFR3">VFR3</dfn> = <var>184</var>,</td></tr>
<tr><th id="205">205</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR4" title='llvm::Hexagon::VFR4' data-ref="llvm::Hexagon::VFR4" data-ref-filename="llvm..Hexagon..VFR4">VFR4</dfn> = <var>185</var>,</td></tr>
<tr><th id="206">206</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR5" title='llvm::Hexagon::VFR5' data-ref="llvm::Hexagon::VFR5" data-ref-filename="llvm..Hexagon..VFR5">VFR5</dfn> = <var>186</var>,</td></tr>
<tr><th id="207">207</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR6" title='llvm::Hexagon::VFR6' data-ref="llvm::Hexagon::VFR6" data-ref-filename="llvm..Hexagon..VFR6">VFR6</dfn> = <var>187</var>,</td></tr>
<tr><th id="208">208</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR7" title='llvm::Hexagon::VFR7' data-ref="llvm::Hexagon::VFR7" data-ref-filename="llvm..Hexagon..VFR7">VFR7</dfn> = <var>188</var>,</td></tr>
<tr><th id="209">209</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR8" title='llvm::Hexagon::VFR8' data-ref="llvm::Hexagon::VFR8" data-ref-filename="llvm..Hexagon..VFR8">VFR8</dfn> = <var>189</var>,</td></tr>
<tr><th id="210">210</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR9" title='llvm::Hexagon::VFR9' data-ref="llvm::Hexagon::VFR9" data-ref-filename="llvm..Hexagon..VFR9">VFR9</dfn> = <var>190</var>,</td></tr>
<tr><th id="211">211</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR10" title='llvm::Hexagon::VFR10' data-ref="llvm::Hexagon::VFR10" data-ref-filename="llvm..Hexagon..VFR10">VFR10</dfn> = <var>191</var>,</td></tr>
<tr><th id="212">212</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR11" title='llvm::Hexagon::VFR11' data-ref="llvm::Hexagon::VFR11" data-ref-filename="llvm..Hexagon..VFR11">VFR11</dfn> = <var>192</var>,</td></tr>
<tr><th id="213">213</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR12" title='llvm::Hexagon::VFR12' data-ref="llvm::Hexagon::VFR12" data-ref-filename="llvm..Hexagon..VFR12">VFR12</dfn> = <var>193</var>,</td></tr>
<tr><th id="214">214</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR13" title='llvm::Hexagon::VFR13' data-ref="llvm::Hexagon::VFR13" data-ref-filename="llvm..Hexagon..VFR13">VFR13</dfn> = <var>194</var>,</td></tr>
<tr><th id="215">215</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR14" title='llvm::Hexagon::VFR14' data-ref="llvm::Hexagon::VFR14" data-ref-filename="llvm..Hexagon..VFR14">VFR14</dfn> = <var>195</var>,</td></tr>
<tr><th id="216">216</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR15" title='llvm::Hexagon::VFR15' data-ref="llvm::Hexagon::VFR15" data-ref-filename="llvm..Hexagon..VFR15">VFR15</dfn> = <var>196</var>,</td></tr>
<tr><th id="217">217</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR16" title='llvm::Hexagon::VFR16' data-ref="llvm::Hexagon::VFR16" data-ref-filename="llvm..Hexagon..VFR16">VFR16</dfn> = <var>197</var>,</td></tr>
<tr><th id="218">218</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR17" title='llvm::Hexagon::VFR17' data-ref="llvm::Hexagon::VFR17" data-ref-filename="llvm..Hexagon..VFR17">VFR17</dfn> = <var>198</var>,</td></tr>
<tr><th id="219">219</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR18" title='llvm::Hexagon::VFR18' data-ref="llvm::Hexagon::VFR18" data-ref-filename="llvm..Hexagon..VFR18">VFR18</dfn> = <var>199</var>,</td></tr>
<tr><th id="220">220</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR19" title='llvm::Hexagon::VFR19' data-ref="llvm::Hexagon::VFR19" data-ref-filename="llvm..Hexagon..VFR19">VFR19</dfn> = <var>200</var>,</td></tr>
<tr><th id="221">221</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR20" title='llvm::Hexagon::VFR20' data-ref="llvm::Hexagon::VFR20" data-ref-filename="llvm..Hexagon..VFR20">VFR20</dfn> = <var>201</var>,</td></tr>
<tr><th id="222">222</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR21" title='llvm::Hexagon::VFR21' data-ref="llvm::Hexagon::VFR21" data-ref-filename="llvm..Hexagon..VFR21">VFR21</dfn> = <var>202</var>,</td></tr>
<tr><th id="223">223</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR22" title='llvm::Hexagon::VFR22' data-ref="llvm::Hexagon::VFR22" data-ref-filename="llvm..Hexagon..VFR22">VFR22</dfn> = <var>203</var>,</td></tr>
<tr><th id="224">224</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR23" title='llvm::Hexagon::VFR23' data-ref="llvm::Hexagon::VFR23" data-ref-filename="llvm..Hexagon..VFR23">VFR23</dfn> = <var>204</var>,</td></tr>
<tr><th id="225">225</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR24" title='llvm::Hexagon::VFR24' data-ref="llvm::Hexagon::VFR24" data-ref-filename="llvm..Hexagon..VFR24">VFR24</dfn> = <var>205</var>,</td></tr>
<tr><th id="226">226</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR25" title='llvm::Hexagon::VFR25' data-ref="llvm::Hexagon::VFR25" data-ref-filename="llvm..Hexagon..VFR25">VFR25</dfn> = <var>206</var>,</td></tr>
<tr><th id="227">227</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR26" title='llvm::Hexagon::VFR26' data-ref="llvm::Hexagon::VFR26" data-ref-filename="llvm..Hexagon..VFR26">VFR26</dfn> = <var>207</var>,</td></tr>
<tr><th id="228">228</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR27" title='llvm::Hexagon::VFR27' data-ref="llvm::Hexagon::VFR27" data-ref-filename="llvm..Hexagon..VFR27">VFR27</dfn> = <var>208</var>,</td></tr>
<tr><th id="229">229</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR28" title='llvm::Hexagon::VFR28' data-ref="llvm::Hexagon::VFR28" data-ref-filename="llvm..Hexagon..VFR28">VFR28</dfn> = <var>209</var>,</td></tr>
<tr><th id="230">230</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR29" title='llvm::Hexagon::VFR29' data-ref="llvm::Hexagon::VFR29" data-ref-filename="llvm..Hexagon..VFR29">VFR29</dfn> = <var>210</var>,</td></tr>
<tr><th id="231">231</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR30" title='llvm::Hexagon::VFR30' data-ref="llvm::Hexagon::VFR30" data-ref-filename="llvm..Hexagon..VFR30">VFR30</dfn> = <var>211</var>,</td></tr>
<tr><th id="232">232</th><td>  <dfn class="enum" id="llvm::Hexagon::VFR31" title='llvm::Hexagon::VFR31' data-ref="llvm::Hexagon::VFR31" data-ref-filename="llvm..Hexagon..VFR31">VFR31</dfn> = <var>212</var>,</td></tr>
<tr><th id="233">233</th><td>  <dfn class="enum" id="llvm::Hexagon::VQ0" title='llvm::Hexagon::VQ0' data-ref="llvm::Hexagon::VQ0" data-ref-filename="llvm..Hexagon..VQ0">VQ0</dfn> = <var>213</var>,</td></tr>
<tr><th id="234">234</th><td>  <dfn class="enum" id="llvm::Hexagon::VQ1" title='llvm::Hexagon::VQ1' data-ref="llvm::Hexagon::VQ1" data-ref-filename="llvm..Hexagon..VQ1">VQ1</dfn> = <var>214</var>,</td></tr>
<tr><th id="235">235</th><td>  <dfn class="enum" id="llvm::Hexagon::VQ2" title='llvm::Hexagon::VQ2' data-ref="llvm::Hexagon::VQ2" data-ref-filename="llvm..Hexagon..VQ2">VQ2</dfn> = <var>215</var>,</td></tr>
<tr><th id="236">236</th><td>  <dfn class="enum" id="llvm::Hexagon::VQ3" title='llvm::Hexagon::VQ3' data-ref="llvm::Hexagon::VQ3" data-ref-filename="llvm..Hexagon..VQ3">VQ3</dfn> = <var>216</var>,</td></tr>
<tr><th id="237">237</th><td>  <dfn class="enum" id="llvm::Hexagon::VQ4" title='llvm::Hexagon::VQ4' data-ref="llvm::Hexagon::VQ4" data-ref-filename="llvm..Hexagon..VQ4">VQ4</dfn> = <var>217</var>,</td></tr>
<tr><th id="238">238</th><td>  <dfn class="enum" id="llvm::Hexagon::VQ5" title='llvm::Hexagon::VQ5' data-ref="llvm::Hexagon::VQ5" data-ref-filename="llvm..Hexagon..VQ5">VQ5</dfn> = <var>218</var>,</td></tr>
<tr><th id="239">239</th><td>  <dfn class="enum" id="llvm::Hexagon::VQ6" title='llvm::Hexagon::VQ6' data-ref="llvm::Hexagon::VQ6" data-ref-filename="llvm..Hexagon..VQ6">VQ6</dfn> = <var>219</var>,</td></tr>
<tr><th id="240">240</th><td>  <dfn class="enum" id="llvm::Hexagon::VQ7" title='llvm::Hexagon::VQ7' data-ref="llvm::Hexagon::VQ7" data-ref-filename="llvm..Hexagon..VQ7">VQ7</dfn> = <var>220</var>,</td></tr>
<tr><th id="241">241</th><td>  <dfn class="enum" id="llvm::Hexagon::W0" title='llvm::Hexagon::W0' data-ref="llvm::Hexagon::W0" data-ref-filename="llvm..Hexagon..W0">W0</dfn> = <var>221</var>,</td></tr>
<tr><th id="242">242</th><td>  <dfn class="enum" id="llvm::Hexagon::W1" title='llvm::Hexagon::W1' data-ref="llvm::Hexagon::W1" data-ref-filename="llvm..Hexagon..W1">W1</dfn> = <var>222</var>,</td></tr>
<tr><th id="243">243</th><td>  <dfn class="enum" id="llvm::Hexagon::W2" title='llvm::Hexagon::W2' data-ref="llvm::Hexagon::W2" data-ref-filename="llvm..Hexagon..W2">W2</dfn> = <var>223</var>,</td></tr>
<tr><th id="244">244</th><td>  <dfn class="enum" id="llvm::Hexagon::W3" title='llvm::Hexagon::W3' data-ref="llvm::Hexagon::W3" data-ref-filename="llvm..Hexagon..W3">W3</dfn> = <var>224</var>,</td></tr>
<tr><th id="245">245</th><td>  <dfn class="enum" id="llvm::Hexagon::W4" title='llvm::Hexagon::W4' data-ref="llvm::Hexagon::W4" data-ref-filename="llvm..Hexagon..W4">W4</dfn> = <var>225</var>,</td></tr>
<tr><th id="246">246</th><td>  <dfn class="enum" id="llvm::Hexagon::W5" title='llvm::Hexagon::W5' data-ref="llvm::Hexagon::W5" data-ref-filename="llvm..Hexagon..W5">W5</dfn> = <var>226</var>,</td></tr>
<tr><th id="247">247</th><td>  <dfn class="enum" id="llvm::Hexagon::W6" title='llvm::Hexagon::W6' data-ref="llvm::Hexagon::W6" data-ref-filename="llvm..Hexagon..W6">W6</dfn> = <var>227</var>,</td></tr>
<tr><th id="248">248</th><td>  <dfn class="enum" id="llvm::Hexagon::W7" title='llvm::Hexagon::W7' data-ref="llvm::Hexagon::W7" data-ref-filename="llvm..Hexagon..W7">W7</dfn> = <var>228</var>,</td></tr>
<tr><th id="249">249</th><td>  <dfn class="enum" id="llvm::Hexagon::W8" title='llvm::Hexagon::W8' data-ref="llvm::Hexagon::W8" data-ref-filename="llvm..Hexagon..W8">W8</dfn> = <var>229</var>,</td></tr>
<tr><th id="250">250</th><td>  <dfn class="enum" id="llvm::Hexagon::W9" title='llvm::Hexagon::W9' data-ref="llvm::Hexagon::W9" data-ref-filename="llvm..Hexagon..W9">W9</dfn> = <var>230</var>,</td></tr>
<tr><th id="251">251</th><td>  <dfn class="enum" id="llvm::Hexagon::W10" title='llvm::Hexagon::W10' data-ref="llvm::Hexagon::W10" data-ref-filename="llvm..Hexagon..W10">W10</dfn> = <var>231</var>,</td></tr>
<tr><th id="252">252</th><td>  <dfn class="enum" id="llvm::Hexagon::W11" title='llvm::Hexagon::W11' data-ref="llvm::Hexagon::W11" data-ref-filename="llvm..Hexagon..W11">W11</dfn> = <var>232</var>,</td></tr>
<tr><th id="253">253</th><td>  <dfn class="enum" id="llvm::Hexagon::W12" title='llvm::Hexagon::W12' data-ref="llvm::Hexagon::W12" data-ref-filename="llvm..Hexagon..W12">W12</dfn> = <var>233</var>,</td></tr>
<tr><th id="254">254</th><td>  <dfn class="enum" id="llvm::Hexagon::W13" title='llvm::Hexagon::W13' data-ref="llvm::Hexagon::W13" data-ref-filename="llvm..Hexagon..W13">W13</dfn> = <var>234</var>,</td></tr>
<tr><th id="255">255</th><td>  <dfn class="enum" id="llvm::Hexagon::W14" title='llvm::Hexagon::W14' data-ref="llvm::Hexagon::W14" data-ref-filename="llvm..Hexagon..W14">W14</dfn> = <var>235</var>,</td></tr>
<tr><th id="256">256</th><td>  <dfn class="enum" id="llvm::Hexagon::W15" title='llvm::Hexagon::W15' data-ref="llvm::Hexagon::W15" data-ref-filename="llvm..Hexagon..W15">W15</dfn> = <var>236</var>,</td></tr>
<tr><th id="257">257</th><td>  <dfn class="enum" id="llvm::Hexagon::WR0" title='llvm::Hexagon::WR0' data-ref="llvm::Hexagon::WR0" data-ref-filename="llvm..Hexagon..WR0">WR0</dfn> = <var>237</var>,</td></tr>
<tr><th id="258">258</th><td>  <dfn class="enum" id="llvm::Hexagon::WR1" title='llvm::Hexagon::WR1' data-ref="llvm::Hexagon::WR1" data-ref-filename="llvm..Hexagon..WR1">WR1</dfn> = <var>238</var>,</td></tr>
<tr><th id="259">259</th><td>  <dfn class="enum" id="llvm::Hexagon::WR2" title='llvm::Hexagon::WR2' data-ref="llvm::Hexagon::WR2" data-ref-filename="llvm..Hexagon..WR2">WR2</dfn> = <var>239</var>,</td></tr>
<tr><th id="260">260</th><td>  <dfn class="enum" id="llvm::Hexagon::WR3" title='llvm::Hexagon::WR3' data-ref="llvm::Hexagon::WR3" data-ref-filename="llvm..Hexagon..WR3">WR3</dfn> = <var>240</var>,</td></tr>
<tr><th id="261">261</th><td>  <dfn class="enum" id="llvm::Hexagon::WR4" title='llvm::Hexagon::WR4' data-ref="llvm::Hexagon::WR4" data-ref-filename="llvm..Hexagon..WR4">WR4</dfn> = <var>241</var>,</td></tr>
<tr><th id="262">262</th><td>  <dfn class="enum" id="llvm::Hexagon::WR5" title='llvm::Hexagon::WR5' data-ref="llvm::Hexagon::WR5" data-ref-filename="llvm..Hexagon..WR5">WR5</dfn> = <var>242</var>,</td></tr>
<tr><th id="263">263</th><td>  <dfn class="enum" id="llvm::Hexagon::WR6" title='llvm::Hexagon::WR6' data-ref="llvm::Hexagon::WR6" data-ref-filename="llvm..Hexagon..WR6">WR6</dfn> = <var>243</var>,</td></tr>
<tr><th id="264">264</th><td>  <dfn class="enum" id="llvm::Hexagon::WR7" title='llvm::Hexagon::WR7' data-ref="llvm::Hexagon::WR7" data-ref-filename="llvm..Hexagon..WR7">WR7</dfn> = <var>244</var>,</td></tr>
<tr><th id="265">265</th><td>  <dfn class="enum" id="llvm::Hexagon::WR8" title='llvm::Hexagon::WR8' data-ref="llvm::Hexagon::WR8" data-ref-filename="llvm..Hexagon..WR8">WR8</dfn> = <var>245</var>,</td></tr>
<tr><th id="266">266</th><td>  <dfn class="enum" id="llvm::Hexagon::WR9" title='llvm::Hexagon::WR9' data-ref="llvm::Hexagon::WR9" data-ref-filename="llvm..Hexagon..WR9">WR9</dfn> = <var>246</var>,</td></tr>
<tr><th id="267">267</th><td>  <dfn class="enum" id="llvm::Hexagon::WR10" title='llvm::Hexagon::WR10' data-ref="llvm::Hexagon::WR10" data-ref-filename="llvm..Hexagon..WR10">WR10</dfn> = <var>247</var>,</td></tr>
<tr><th id="268">268</th><td>  <dfn class="enum" id="llvm::Hexagon::WR11" title='llvm::Hexagon::WR11' data-ref="llvm::Hexagon::WR11" data-ref-filename="llvm..Hexagon..WR11">WR11</dfn> = <var>248</var>,</td></tr>
<tr><th id="269">269</th><td>  <dfn class="enum" id="llvm::Hexagon::WR12" title='llvm::Hexagon::WR12' data-ref="llvm::Hexagon::WR12" data-ref-filename="llvm..Hexagon..WR12">WR12</dfn> = <var>249</var>,</td></tr>
<tr><th id="270">270</th><td>  <dfn class="enum" id="llvm::Hexagon::WR13" title='llvm::Hexagon::WR13' data-ref="llvm::Hexagon::WR13" data-ref-filename="llvm..Hexagon..WR13">WR13</dfn> = <var>250</var>,</td></tr>
<tr><th id="271">271</th><td>  <dfn class="enum" id="llvm::Hexagon::WR14" title='llvm::Hexagon::WR14' data-ref="llvm::Hexagon::WR14" data-ref-filename="llvm..Hexagon..WR14">WR14</dfn> = <var>251</var>,</td></tr>
<tr><th id="272">272</th><td>  <dfn class="enum" id="llvm::Hexagon::WR15" title='llvm::Hexagon::WR15' data-ref="llvm::Hexagon::WR15" data-ref-filename="llvm..Hexagon..WR15">WR15</dfn> = <var>252</var>,</td></tr>
<tr><th id="273">273</th><td>  <dfn class="enum" id="llvm::Hexagon::C1_0" title='llvm::Hexagon::C1_0' data-ref="llvm::Hexagon::C1_0" data-ref-filename="llvm..Hexagon..C1_0">C1_0</dfn> = <var>253</var>,</td></tr>
<tr><th id="274">274</th><td>  <dfn class="enum" id="llvm::Hexagon::C3_2" title='llvm::Hexagon::C3_2' data-ref="llvm::Hexagon::C3_2" data-ref-filename="llvm..Hexagon..C3_2">C3_2</dfn> = <var>254</var>,</td></tr>
<tr><th id="275">275</th><td>  <dfn class="enum" id="llvm::Hexagon::C5_4" title='llvm::Hexagon::C5_4' data-ref="llvm::Hexagon::C5_4" data-ref-filename="llvm..Hexagon..C5_4">C5_4</dfn> = <var>255</var>,</td></tr>
<tr><th id="276">276</th><td>  <dfn class="enum" id="llvm::Hexagon::C7_6" title='llvm::Hexagon::C7_6' data-ref="llvm::Hexagon::C7_6" data-ref-filename="llvm..Hexagon..C7_6">C7_6</dfn> = <var>256</var>,</td></tr>
<tr><th id="277">277</th><td>  <dfn class="enum" id="llvm::Hexagon::C9_8" title='llvm::Hexagon::C9_8' data-ref="llvm::Hexagon::C9_8" data-ref-filename="llvm..Hexagon..C9_8">C9_8</dfn> = <var>257</var>,</td></tr>
<tr><th id="278">278</th><td>  <dfn class="enum" id="llvm::Hexagon::C11_10" title='llvm::Hexagon::C11_10' data-ref="llvm::Hexagon::C11_10" data-ref-filename="llvm..Hexagon..C11_10">C11_10</dfn> = <var>258</var>,</td></tr>
<tr><th id="279">279</th><td>  <dfn class="enum" id="llvm::Hexagon::C17_16" title='llvm::Hexagon::C17_16' data-ref="llvm::Hexagon::C17_16" data-ref-filename="llvm..Hexagon..C17_16">C17_16</dfn> = <var>259</var>,</td></tr>
<tr><th id="280">280</th><td>  <dfn class="enum" id="llvm::Hexagon::G1_0" title='llvm::Hexagon::G1_0' data-ref="llvm::Hexagon::G1_0" data-ref-filename="llvm..Hexagon..G1_0">G1_0</dfn> = <var>260</var>,</td></tr>
<tr><th id="281">281</th><td>  <dfn class="enum" id="llvm::Hexagon::G3_2" title='llvm::Hexagon::G3_2' data-ref="llvm::Hexagon::G3_2" data-ref-filename="llvm..Hexagon..G3_2">G3_2</dfn> = <var>261</var>,</td></tr>
<tr><th id="282">282</th><td>  <dfn class="enum" id="llvm::Hexagon::G5_4" title='llvm::Hexagon::G5_4' data-ref="llvm::Hexagon::G5_4" data-ref-filename="llvm..Hexagon..G5_4">G5_4</dfn> = <var>262</var>,</td></tr>
<tr><th id="283">283</th><td>  <dfn class="enum" id="llvm::Hexagon::G7_6" title='llvm::Hexagon::G7_6' data-ref="llvm::Hexagon::G7_6" data-ref-filename="llvm..Hexagon..G7_6">G7_6</dfn> = <var>263</var>,</td></tr>
<tr><th id="284">284</th><td>  <dfn class="enum" id="llvm::Hexagon::G9_8" title='llvm::Hexagon::G9_8' data-ref="llvm::Hexagon::G9_8" data-ref-filename="llvm..Hexagon..G9_8">G9_8</dfn> = <var>264</var>,</td></tr>
<tr><th id="285">285</th><td>  <dfn class="enum" id="llvm::Hexagon::G11_10" title='llvm::Hexagon::G11_10' data-ref="llvm::Hexagon::G11_10" data-ref-filename="llvm..Hexagon..G11_10">G11_10</dfn> = <var>265</var>,</td></tr>
<tr><th id="286">286</th><td>  <dfn class="enum" id="llvm::Hexagon::G13_12" title='llvm::Hexagon::G13_12' data-ref="llvm::Hexagon::G13_12" data-ref-filename="llvm..Hexagon..G13_12">G13_12</dfn> = <var>266</var>,</td></tr>
<tr><th id="287">287</th><td>  <dfn class="enum" id="llvm::Hexagon::G15_14" title='llvm::Hexagon::G15_14' data-ref="llvm::Hexagon::G15_14" data-ref-filename="llvm..Hexagon..G15_14">G15_14</dfn> = <var>267</var>,</td></tr>
<tr><th id="288">288</th><td>  <dfn class="enum" id="llvm::Hexagon::G17_16" title='llvm::Hexagon::G17_16' data-ref="llvm::Hexagon::G17_16" data-ref-filename="llvm..Hexagon..G17_16">G17_16</dfn> = <var>268</var>,</td></tr>
<tr><th id="289">289</th><td>  <dfn class="enum" id="llvm::Hexagon::G19_18" title='llvm::Hexagon::G19_18' data-ref="llvm::Hexagon::G19_18" data-ref-filename="llvm..Hexagon..G19_18">G19_18</dfn> = <var>269</var>,</td></tr>
<tr><th id="290">290</th><td>  <dfn class="enum" id="llvm::Hexagon::G21_20" title='llvm::Hexagon::G21_20' data-ref="llvm::Hexagon::G21_20" data-ref-filename="llvm..Hexagon..G21_20">G21_20</dfn> = <var>270</var>,</td></tr>
<tr><th id="291">291</th><td>  <dfn class="enum" id="llvm::Hexagon::G23_22" title='llvm::Hexagon::G23_22' data-ref="llvm::Hexagon::G23_22" data-ref-filename="llvm..Hexagon..G23_22">G23_22</dfn> = <var>271</var>,</td></tr>
<tr><th id="292">292</th><td>  <dfn class="enum" id="llvm::Hexagon::G25_24" title='llvm::Hexagon::G25_24' data-ref="llvm::Hexagon::G25_24" data-ref-filename="llvm..Hexagon..G25_24">G25_24</dfn> = <var>272</var>,</td></tr>
<tr><th id="293">293</th><td>  <dfn class="enum" id="llvm::Hexagon::G27_26" title='llvm::Hexagon::G27_26' data-ref="llvm::Hexagon::G27_26" data-ref-filename="llvm..Hexagon..G27_26">G27_26</dfn> = <var>273</var>,</td></tr>
<tr><th id="294">294</th><td>  <dfn class="enum" id="llvm::Hexagon::G29_28" title='llvm::Hexagon::G29_28' data-ref="llvm::Hexagon::G29_28" data-ref-filename="llvm..Hexagon..G29_28">G29_28</dfn> = <var>274</var>,</td></tr>
<tr><th id="295">295</th><td>  <dfn class="enum" id="llvm::Hexagon::G31_30" title='llvm::Hexagon::G31_30' data-ref="llvm::Hexagon::G31_30" data-ref-filename="llvm..Hexagon..G31_30">G31_30</dfn> = <var>275</var>,</td></tr>
<tr><th id="296">296</th><td>  <dfn class="enum" id="llvm::Hexagon::P3_0" title='llvm::Hexagon::P3_0' data-ref="llvm::Hexagon::P3_0" data-ref-filename="llvm..Hexagon..P3_0">P3_0</dfn> = <var>276</var>,</td></tr>
<tr><th id="297">297</th><td>  <dfn class="enum" id="llvm::Hexagon::NUM_TARGET_REGS" title='llvm::Hexagon::NUM_TARGET_REGS' data-ref="llvm::Hexagon::NUM_TARGET_REGS" data-ref-filename="llvm..Hexagon..NUM_TARGET_REGS">NUM_TARGET_REGS</dfn> <i>// 277</i></td></tr>
<tr><th id="298">298</th><td>};</td></tr>
<tr><th id="299">299</th><td>} <i>// end namespace Hexagon</i></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><i>// Register classes</i></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><b>namespace</b> <span class="namespace">Hexagon</span> {</td></tr>
<tr><th id="304">304</th><td><b>enum</b> {</td></tr>
<tr><th id="305">305</th><td>  <dfn class="enum" id="llvm::Hexagon::UsrBitsRegClassID" title='llvm::Hexagon::UsrBitsRegClassID' data-ref="llvm::Hexagon::UsrBitsRegClassID" data-ref-filename="llvm..Hexagon..UsrBitsRegClassID">UsrBitsRegClassID</dfn> = <var>0</var>,</td></tr>
<tr><th id="306">306</th><td>  <dfn class="enum" id="llvm::Hexagon::GuestRegsRegClassID" title='llvm::Hexagon::GuestRegsRegClassID' data-ref="llvm::Hexagon::GuestRegsRegClassID" data-ref-filename="llvm..Hexagon..GuestRegsRegClassID">GuestRegsRegClassID</dfn> = <var>1</var>,</td></tr>
<tr><th id="307">307</th><td>  <dfn class="enum" id="llvm::Hexagon::IntRegsRegClassID" title='llvm::Hexagon::IntRegsRegClassID' data-ref="llvm::Hexagon::IntRegsRegClassID" data-ref-filename="llvm..Hexagon..IntRegsRegClassID">IntRegsRegClassID</dfn> = <var>2</var>,</td></tr>
<tr><th id="308">308</th><td>  <dfn class="enum" id="llvm::Hexagon::CtrRegsRegClassID" title='llvm::Hexagon::CtrRegsRegClassID' data-ref="llvm::Hexagon::CtrRegsRegClassID" data-ref-filename="llvm..Hexagon..CtrRegsRegClassID">CtrRegsRegClassID</dfn> = <var>3</var>,</td></tr>
<tr><th id="309">309</th><td>  <dfn class="enum" id="llvm::Hexagon::GeneralSubRegsRegClassID" title='llvm::Hexagon::GeneralSubRegsRegClassID' data-ref="llvm::Hexagon::GeneralSubRegsRegClassID" data-ref-filename="llvm..Hexagon..GeneralSubRegsRegClassID">GeneralSubRegsRegClassID</dfn> = <var>4</var>,</td></tr>
<tr><th id="310">310</th><td>  <dfn class="enum" id="llvm::Hexagon::V62RegsRegClassID" title='llvm::Hexagon::V62RegsRegClassID' data-ref="llvm::Hexagon::V62RegsRegClassID" data-ref-filename="llvm..Hexagon..V62RegsRegClassID">V62RegsRegClassID</dfn> = <var>5</var>,</td></tr>
<tr><th id="311">311</th><td>  <dfn class="enum" id="llvm::Hexagon::IntRegsLow8RegClassID" title='llvm::Hexagon::IntRegsLow8RegClassID' data-ref="llvm::Hexagon::IntRegsLow8RegClassID" data-ref-filename="llvm..Hexagon..IntRegsLow8RegClassID">IntRegsLow8RegClassID</dfn> = <var>6</var>,</td></tr>
<tr><th id="312">312</th><td>  <dfn class="enum" id="llvm::Hexagon::CtrRegs_and_V62RegsRegClassID" title='llvm::Hexagon::CtrRegs_and_V62RegsRegClassID' data-ref="llvm::Hexagon::CtrRegs_and_V62RegsRegClassID" data-ref-filename="llvm..Hexagon..CtrRegs_and_V62RegsRegClassID">CtrRegs_and_V62RegsRegClassID</dfn> = <var>7</var>,</td></tr>
<tr><th id="313">313</th><td>  <dfn class="enum" id="llvm::Hexagon::PredRegsRegClassID" title='llvm::Hexagon::PredRegsRegClassID' data-ref="llvm::Hexagon::PredRegsRegClassID" data-ref-filename="llvm..Hexagon..PredRegsRegClassID">PredRegsRegClassID</dfn> = <var>8</var>,</td></tr>
<tr><th id="314">314</th><td>  <dfn class="enum" id="llvm::Hexagon::V62Regs_with_isub_hiRegClassID" title='llvm::Hexagon::V62Regs_with_isub_hiRegClassID' data-ref="llvm::Hexagon::V62Regs_with_isub_hiRegClassID" data-ref-filename="llvm..Hexagon..V62Regs_with_isub_hiRegClassID">V62Regs_with_isub_hiRegClassID</dfn> = <var>9</var>,</td></tr>
<tr><th id="315">315</th><td>  <dfn class="enum" id="llvm::Hexagon::ModRegsRegClassID" title='llvm::Hexagon::ModRegsRegClassID' data-ref="llvm::Hexagon::ModRegsRegClassID" data-ref-filename="llvm..Hexagon..ModRegsRegClassID">ModRegsRegClassID</dfn> = <var>10</var>,</td></tr>
<tr><th id="316">316</th><td>  <dfn class="enum" id="llvm::Hexagon::CtrRegs_with_subreg_overflowRegClassID" title='llvm::Hexagon::CtrRegs_with_subreg_overflowRegClassID' data-ref="llvm::Hexagon::CtrRegs_with_subreg_overflowRegClassID" data-ref-filename="llvm..Hexagon..CtrRegs_with_subreg_overflowRegClassID">CtrRegs_with_subreg_overflowRegClassID</dfn> = <var>11</var>,</td></tr>
<tr><th id="317">317</th><td>  <dfn class="enum" id="llvm::Hexagon::V65RegsRegClassID" title='llvm::Hexagon::V65RegsRegClassID' data-ref="llvm::Hexagon::V65RegsRegClassID" data-ref-filename="llvm..Hexagon..V65RegsRegClassID">V65RegsRegClassID</dfn> = <var>12</var>,</td></tr>
<tr><th id="318">318</th><td>  <dfn class="enum" id="llvm::Hexagon::DoubleRegsRegClassID" title='llvm::Hexagon::DoubleRegsRegClassID' data-ref="llvm::Hexagon::DoubleRegsRegClassID" data-ref-filename="llvm..Hexagon..DoubleRegsRegClassID">DoubleRegsRegClassID</dfn> = <var>13</var>,</td></tr>
<tr><th id="319">319</th><td>  <dfn class="enum" id="llvm::Hexagon::GuestRegs64RegClassID" title='llvm::Hexagon::GuestRegs64RegClassID' data-ref="llvm::Hexagon::GuestRegs64RegClassID" data-ref-filename="llvm..Hexagon..GuestRegs64RegClassID">GuestRegs64RegClassID</dfn> = <var>14</var>,</td></tr>
<tr><th id="320">320</th><td>  <dfn class="enum" id="llvm::Hexagon::VectRegRevRegClassID" title='llvm::Hexagon::VectRegRevRegClassID' data-ref="llvm::Hexagon::VectRegRevRegClassID" data-ref-filename="llvm..Hexagon..VectRegRevRegClassID">VectRegRevRegClassID</dfn> = <var>15</var>,</td></tr>
<tr><th id="321">321</th><td>  <dfn class="enum" id="llvm::Hexagon::CtrRegs64RegClassID" title='llvm::Hexagon::CtrRegs64RegClassID' data-ref="llvm::Hexagon::CtrRegs64RegClassID" data-ref-filename="llvm..Hexagon..CtrRegs64RegClassID">CtrRegs64RegClassID</dfn> = <var>16</var>,</td></tr>
<tr><th id="322">322</th><td>  <dfn class="enum" id="llvm::Hexagon::GeneralDoubleLow8RegsRegClassID" title='llvm::Hexagon::GeneralDoubleLow8RegsRegClassID' data-ref="llvm::Hexagon::GeneralDoubleLow8RegsRegClassID" data-ref-filename="llvm..Hexagon..GeneralDoubleLow8RegsRegClassID">GeneralDoubleLow8RegsRegClassID</dfn> = <var>17</var>,</td></tr>
<tr><th id="323">323</th><td>  <dfn class="enum" id="llvm::Hexagon::DoubleRegs_with_isub_hi_in_IntRegsLow8RegClassID" title='llvm::Hexagon::DoubleRegs_with_isub_hi_in_IntRegsLow8RegClassID' data-ref="llvm::Hexagon::DoubleRegs_with_isub_hi_in_IntRegsLow8RegClassID" data-ref-filename="llvm..Hexagon..DoubleRegs_with_isub_hi_in_IntRegsLow8RegClassID">DoubleRegs_with_isub_hi_in_IntRegsLow8RegClassID</dfn> = <var>18</var>,</td></tr>
<tr><th id="324">324</th><td>  <dfn class="enum" id="llvm::Hexagon::CtrRegs64_and_V62RegsRegClassID" title='llvm::Hexagon::CtrRegs64_and_V62RegsRegClassID' data-ref="llvm::Hexagon::CtrRegs64_and_V62RegsRegClassID" data-ref-filename="llvm..Hexagon..CtrRegs64_and_V62RegsRegClassID">CtrRegs64_and_V62RegsRegClassID</dfn> = <var>19</var>,</td></tr>
<tr><th id="325">325</th><td>  <dfn class="enum" id="llvm::Hexagon::CtrRegs64_with_isub_hi_in_ModRegsRegClassID" title='llvm::Hexagon::CtrRegs64_with_isub_hi_in_ModRegsRegClassID' data-ref="llvm::Hexagon::CtrRegs64_with_isub_hi_in_ModRegsRegClassID" data-ref-filename="llvm..Hexagon..CtrRegs64_with_isub_hi_in_ModRegsRegClassID">CtrRegs64_with_isub_hi_in_ModRegsRegClassID</dfn> = <var>20</var>,</td></tr>
<tr><th id="326">326</th><td>  <dfn class="enum" id="llvm::Hexagon::HvxQRRegClassID" title='llvm::Hexagon::HvxQRRegClassID' data-ref="llvm::Hexagon::HvxQRRegClassID" data-ref-filename="llvm..Hexagon..HvxQRRegClassID">HvxQRRegClassID</dfn> = <var>21</var>,</td></tr>
<tr><th id="327">327</th><td>  <dfn class="enum" id="llvm::Hexagon::HvxVRRegClassID" title='llvm::Hexagon::HvxVRRegClassID' data-ref="llvm::Hexagon::HvxVRRegClassID" data-ref-filename="llvm..Hexagon..HvxVRRegClassID">HvxVRRegClassID</dfn> = <var>22</var>,</td></tr>
<tr><th id="328">328</th><td>  <dfn class="enum" id="llvm::Hexagon::HvxVR_and_V65RegsRegClassID" title='llvm::Hexagon::HvxVR_and_V65RegsRegClassID' data-ref="llvm::Hexagon::HvxVR_and_V65RegsRegClassID" data-ref-filename="llvm..Hexagon..HvxVR_and_V65RegsRegClassID">HvxVR_and_V65RegsRegClassID</dfn> = <var>23</var>,</td></tr>
<tr><th id="329">329</th><td>  <dfn class="enum" id="llvm::Hexagon::HvxWRRegClassID" title='llvm::Hexagon::HvxWRRegClassID' data-ref="llvm::Hexagon::HvxWRRegClassID" data-ref-filename="llvm..Hexagon..HvxWRRegClassID">HvxWRRegClassID</dfn> = <var>24</var>,</td></tr>
<tr><th id="330">330</th><td>  <dfn class="enum" id="llvm::Hexagon::HvxWR_and_VectRegRevRegClassID" title='llvm::Hexagon::HvxWR_and_VectRegRevRegClassID' data-ref="llvm::Hexagon::HvxWR_and_VectRegRevRegClassID" data-ref-filename="llvm..Hexagon..HvxWR_and_VectRegRevRegClassID">HvxWR_and_VectRegRevRegClassID</dfn> = <var>25</var>,</td></tr>
<tr><th id="331">331</th><td>  <dfn class="enum" id="llvm::Hexagon::HvxVQRRegClassID" title='llvm::Hexagon::HvxVQRRegClassID' data-ref="llvm::Hexagon::HvxVQRRegClassID" data-ref-filename="llvm..Hexagon..HvxVQRRegClassID">HvxVQRRegClassID</dfn> = <var>26</var>,</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>};</td></tr>
<tr><th id="334">334</th><td>} <i>// end namespace Hexagon</i></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><i>// Subregister indices</i></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><b>namespace</b> <span class="namespace">Hexagon</span> {</td></tr>
<tr><th id="340">340</th><td><b>enum</b> : uint16_t {</td></tr>
<tr><th id="341">341</th><td>  <dfn class="enum" id="llvm::Hexagon::NoSubRegister" title='llvm::Hexagon::NoSubRegister' data-ref="llvm::Hexagon::NoSubRegister" data-ref-filename="llvm..Hexagon..NoSubRegister">NoSubRegister</dfn>,</td></tr>
<tr><th id="342">342</th><td>  <dfn class="enum" id="llvm::Hexagon::isub_hi" title='llvm::Hexagon::isub_hi' data-ref="llvm::Hexagon::isub_hi" data-ref-filename="llvm..Hexagon..isub_hi">isub_hi</dfn>,	<i>// 1</i></td></tr>
<tr><th id="343">343</th><td>  <dfn class="enum" id="llvm::Hexagon::isub_lo" title='llvm::Hexagon::isub_lo' data-ref="llvm::Hexagon::isub_lo" data-ref-filename="llvm..Hexagon..isub_lo">isub_lo</dfn>,	<i>// 2</i></td></tr>
<tr><th id="344">344</th><td>  <dfn class="enum" id="llvm::Hexagon::subreg_overflow" title='llvm::Hexagon::subreg_overflow' data-ref="llvm::Hexagon::subreg_overflow" data-ref-filename="llvm..Hexagon..subreg_overflow">subreg_overflow</dfn>,	<i>// 3</i></td></tr>
<tr><th id="345">345</th><td>  <dfn class="enum" id="llvm::Hexagon::vsub_fake" title='llvm::Hexagon::vsub_fake' data-ref="llvm::Hexagon::vsub_fake" data-ref-filename="llvm..Hexagon..vsub_fake">vsub_fake</dfn>,	<i>// 4</i></td></tr>
<tr><th id="346">346</th><td>  <dfn class="enum" id="llvm::Hexagon::vsub_hi" title='llvm::Hexagon::vsub_hi' data-ref="llvm::Hexagon::vsub_hi" data-ref-filename="llvm..Hexagon..vsub_hi">vsub_hi</dfn>,	<i>// 5</i></td></tr>
<tr><th id="347">347</th><td>  <dfn class="enum" id="llvm::Hexagon::vsub_lo" title='llvm::Hexagon::vsub_lo' data-ref="llvm::Hexagon::vsub_lo" data-ref-filename="llvm..Hexagon..vsub_lo">vsub_lo</dfn>,	<i>// 6</i></td></tr>
<tr><th id="348">348</th><td>  <dfn class="enum" id="llvm::Hexagon::wsub_hi" title='llvm::Hexagon::wsub_hi' data-ref="llvm::Hexagon::wsub_hi" data-ref-filename="llvm..Hexagon..wsub_hi">wsub_hi</dfn>,	<i>// 7</i></td></tr>
<tr><th id="349">349</th><td>  <dfn class="enum" id="llvm::Hexagon::wsub_lo" title='llvm::Hexagon::wsub_lo' data-ref="llvm::Hexagon::wsub_lo" data-ref-filename="llvm..Hexagon..wsub_lo">wsub_lo</dfn>,	<i>// 8</i></td></tr>
<tr><th id="350">350</th><td>  <dfn class="enum" id="llvm::Hexagon::wsub_hi_then_vsub_fake" title='llvm::Hexagon::wsub_hi_then_vsub_fake' data-ref="llvm::Hexagon::wsub_hi_then_vsub_fake" data-ref-filename="llvm..Hexagon..wsub_hi_then_vsub_fake">wsub_hi_then_vsub_fake</dfn>,	<i>// 9</i></td></tr>
<tr><th id="351">351</th><td>  <dfn class="enum" id="llvm::Hexagon::wsub_hi_then_vsub_hi" title='llvm::Hexagon::wsub_hi_then_vsub_hi' data-ref="llvm::Hexagon::wsub_hi_then_vsub_hi" data-ref-filename="llvm..Hexagon..wsub_hi_then_vsub_hi">wsub_hi_then_vsub_hi</dfn>,	<i>// 10</i></td></tr>
<tr><th id="352">352</th><td>  <dfn class="enum" id="llvm::Hexagon::wsub_hi_then_vsub_lo" title='llvm::Hexagon::wsub_hi_then_vsub_lo' data-ref="llvm::Hexagon::wsub_hi_then_vsub_lo" data-ref-filename="llvm..Hexagon..wsub_hi_then_vsub_lo">wsub_hi_then_vsub_lo</dfn>,	<i>// 11</i></td></tr>
<tr><th id="353">353</th><td>  <dfn class="enum" id="llvm::Hexagon::NUM_TARGET_SUBREGS" title='llvm::Hexagon::NUM_TARGET_SUBREGS' data-ref="llvm::Hexagon::NUM_TARGET_SUBREGS" data-ref-filename="llvm..Hexagon..NUM_TARGET_SUBREGS">NUM_TARGET_SUBREGS</dfn></td></tr>
<tr><th id="354">354</th><td>};</td></tr>
<tr><th id="355">355</th><td>} <i>// end namespace Hexagon</i></td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><i>// Register pressure sets enum.</i></td></tr>
<tr><th id="358">358</th><td><b>namespace</b> <span class="namespace">Hexagon</span> {</td></tr>
<tr><th id="359">359</th><td><b>enum</b> <dfn class="type def" id="llvm::Hexagon::RegisterPressureSets" title='llvm::Hexagon::RegisterPressureSets' data-ref="llvm::Hexagon::RegisterPressureSets" data-ref-filename="llvm..Hexagon..RegisterPressureSets">RegisterPressureSets</dfn> {</td></tr>
<tr><th id="360">360</th><td>  <dfn class="enum" id="llvm::Hexagon::HvxVR_and_V65Regs" title='llvm::Hexagon::HvxVR_and_V65Regs' data-ref="llvm::Hexagon::HvxVR_and_V65Regs" data-ref-filename="llvm..Hexagon..HvxVR_and_V65Regs">HvxVR_and_V65Regs</dfn> = <var>0</var>,</td></tr>
<tr><th id="361">361</th><td>  <dfn class="enum" id="llvm::Hexagon::ModRegs" title='llvm::Hexagon::ModRegs' data-ref="llvm::Hexagon::ModRegs" data-ref-filename="llvm..Hexagon..ModRegs">ModRegs</dfn> = <var>1</var>,</td></tr>
<tr><th id="362">362</th><td>  <dfn class="enum" id="llvm::Hexagon::PredRegs" title='llvm::Hexagon::PredRegs' data-ref="llvm::Hexagon::PredRegs" data-ref-filename="llvm..Hexagon..PredRegs">PredRegs</dfn> = <var>2</var>,</td></tr>
<tr><th id="363">363</th><td>  <dfn class="enum" id="llvm::Hexagon::HvxQR" title='llvm::Hexagon::HvxQR' data-ref="llvm::Hexagon::HvxQR" data-ref-filename="llvm..Hexagon..HvxQR">HvxQR</dfn> = <var>3</var>,</td></tr>
<tr><th id="364">364</th><td>  <dfn class="enum" id="llvm::Hexagon::IntRegsLow8" title='llvm::Hexagon::IntRegsLow8' data-ref="llvm::Hexagon::IntRegsLow8" data-ref-filename="llvm..Hexagon..IntRegsLow8">IntRegsLow8</dfn> = <var>4</var>,</td></tr>
<tr><th id="365">365</th><td>  <dfn class="enum" id="llvm::Hexagon::GeneralSubRegs" title='llvm::Hexagon::GeneralSubRegs' data-ref="llvm::Hexagon::GeneralSubRegs" data-ref-filename="llvm..Hexagon..GeneralSubRegs">GeneralSubRegs</dfn> = <var>5</var>,</td></tr>
<tr><th id="366">366</th><td>  <dfn class="enum" id="llvm::Hexagon::IntRegs" title='llvm::Hexagon::IntRegs' data-ref="llvm::Hexagon::IntRegs" data-ref-filename="llvm..Hexagon..IntRegs">IntRegs</dfn> = <var>6</var>,</td></tr>
<tr><th id="367">367</th><td>  <dfn class="enum" id="llvm::Hexagon::HvxVR" title='llvm::Hexagon::HvxVR' data-ref="llvm::Hexagon::HvxVR" data-ref-filename="llvm..Hexagon..HvxVR">HvxVR</dfn> = <var>7</var>,</td></tr>
<tr><th id="368">368</th><td>};</td></tr>
<tr><th id="369">369</th><td>} <i>// end namespace Hexagon</i></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><u>#<span data-ppcond="10">endif</span> // GET_REGINFO_ENUM</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="376">376</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="377">377</th><td><i>|* MC Register Information                                                    *|</i></td></tr>
<tr><th id="378">378</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="379">379</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="380">380</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="381">381</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><u>#<span data-ppcond="384">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</span></u></td></tr>
<tr><th id="385">385</th><td><u>#undef GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><b>extern</b> <em>const</em> MCPhysReg HexagonRegDiffLists[] = {</td></tr>
<tr><th id="390">390</th><td>  <i>/* 0 */</i> <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="391">391</th><td>  <i>/* 2 */</i> <var>0</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="392">392</th><td>  <i>/* 5 */</i> <var>21</var>, <var>64</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="393">393</th><td>  <i>/* 11 */</i> <var>85</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="394">394</th><td>  <i>/* 16 */</i> <var>7</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="395">395</th><td>  <i>/* 19 */</i> <var>11</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="396">396</th><td>  <i>/* 22 */</i> <var>14</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="397">397</th><td>  <i>/* 25 */</i> <var>64779</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>15</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="398">398</th><td>  <i>/* 32 */</i> <var>16</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="399">399</th><td>  <i>/* 35 */</i> <var>64779</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>17</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="400">400</th><td>  <i>/* 42 */</i> <var>18</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="401">401</th><td>  <i>/* 45 */</i> <var>64779</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>19</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="402">402</th><td>  <i>/* 52 */</i> <var>64779</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>21</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="403">403</th><td>  <i>/* 59 */</i> <var>64779</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>23</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="404">404</th><td>  <i>/* 66 */</i> <var>64779</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>25</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="405">405</th><td>  <i>/* 73 */</i> <var>64779</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>27</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="406">406</th><td>  <i>/* 80 */</i> <var>64779</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>29</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="407">407</th><td>  <i>/* 87 */</i> <var>55</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="408">408</th><td>  <i>/* 90 */</i> <var>56</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="409">409</th><td>  <i>/* 93 */</i> <var>57</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="410">410</th><td>  <i>/* 96 */</i> <var>58</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="411">411</th><td>  <i>/* 99 */</i> <var>59</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="412">412</th><td>  <i>/* 102 */</i> <var>60</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="413">413</th><td>  <i>/* 105 */</i> <var>61</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="414">414</th><td>  <i>/* 108 */</i> <var>62</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="415">415</th><td>  <i>/* 111 */</i> <var>63</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="416">416</th><td>  <i>/* 114 */</i> <var>64</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="417">417</th><td>  <i>/* 117 */</i> <var>65</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="418">418</th><td>  <i>/* 120 */</i> <var>66</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="419">419</th><td>  <i>/* 123 */</i> <var>67</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="420">420</th><td>  <i>/* 126 */</i> <var>68</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="421">421</th><td>  <i>/* 129 */</i> <var>69</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="422">422</th><td>  <i>/* 132 */</i> <var>70</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="423">423</th><td>  <i>/* 135 */</i> <var>71</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="424">424</th><td>  <i>/* 138 */</i> <var>83</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="425">425</th><td>  <i>/* 141 */</i> <var>65020</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="426">426</th><td>  <i>/* 144 */</i> <var>65063</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="427">427</th><td>  <i>/* 147 */</i> <var>65067</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="428">428</th><td>  <i>/* 150 */</i> <var>65077</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="429">429</th><td>  <i>/* 153 */</i> <var>65319</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="430">430</th><td>  <i>/* 156 */</i> <var>65320</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="431">431</th><td>  <i>/* 159 */</i> <var>65321</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="432">432</th><td>  <i>/* 162 */</i> <var>65322</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="433">433</th><td>  <i>/* 165 */</i> <var>65323</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="434">434</th><td>  <i>/* 168 */</i> <var>65324</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="435">435</th><td>  <i>/* 171 */</i> <var>65326</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="436">436</th><td>  <i>/* 174 */</i> <var>65327</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="437">437</th><td>  <i>/* 177 */</i> <var>65335</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="438">438</th><td>  <i>/* 180 */</i> <var>65336</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="439">439</th><td>  <i>/* 183 */</i> <var>65353</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="440">440</th><td>  <i>/* 186 */</i> <var>65502</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="441">441</th><td>  <i>/* 189 */</i> <var>65280</var>, <var>5</var>, <var>0</var>,</td></tr>
<tr><th id="442">442</th><td>  <i>/* 192 */</i> <var>6</var>, <var>7</var>, <var>0</var>,</td></tr>
<tr><th id="443">443</th><td>  <i>/* 195 */</i> <var>10</var>, <var>7</var>, <var>0</var>,</td></tr>
<tr><th id="444">444</th><td>  <i>/* 198 */</i> <var>10</var>, <var>0</var>,</td></tr>
<tr><th id="445">445</th><td>  <i>/* 200 */</i> <var>65364</var>, <var>12</var>, <var>0</var>,</td></tr>
<tr><th id="446">446</th><td>  <i>/* 203 */</i> <var>14</var>, <var>0</var>,</td></tr>
<tr><th id="447">447</th><td>  <i>/* 205 */</i> <var>15</var>, <var>0</var>,</td></tr>
<tr><th id="448">448</th><td>  <i>/* 207 */</i> <var>65189</var>, <var>1</var>, <var>16</var>, <var>0</var>,</td></tr>
<tr><th id="449">449</th><td>  <i>/* 211 */</i> <var>15</var>, <var>65446</var>, <var>1</var>, <var>17</var>, <var>73</var>, <var>65447</var>, <var>1</var>, <var>16</var>, <var>0</var>,</td></tr>
<tr><th id="450">450</th><td>  <i>/* 220 */</i> <var>65189</var>, <var>1</var>, <var>17</var>, <var>0</var>,</td></tr>
<tr><th id="451">451</th><td>  <i>/* 224 */</i> <var>65446</var>, <var>1</var>, <var>17</var>, <var>0</var>,</td></tr>
<tr><th id="452">452</th><td>  <i>/* 228 */</i> <var>65189</var>, <var>1</var>, <var>18</var>, <var>0</var>,</td></tr>
<tr><th id="453">453</th><td>  <i>/* 232 */</i> <var>14</var>, <var>65444</var>, <var>1</var>, <var>19</var>, <var>73</var>, <var>65445</var>, <var>1</var>, <var>18</var>, <var>0</var>,</td></tr>
<tr><th id="454">454</th><td>  <i>/* 241 */</i> <var>65189</var>, <var>1</var>, <var>19</var>, <var>0</var>,</td></tr>
<tr><th id="455">455</th><td>  <i>/* 245 */</i> <var>65444</var>, <var>1</var>, <var>19</var>, <var>0</var>,</td></tr>
<tr><th id="456">456</th><td>  <i>/* 249 */</i> <var>65189</var>, <var>1</var>, <var>20</var>, <var>0</var>,</td></tr>
<tr><th id="457">457</th><td>  <i>/* 253 */</i> <var>13</var>, <var>65442</var>, <var>1</var>, <var>21</var>, <var>73</var>, <var>65443</var>, <var>1</var>, <var>20</var>, <var>0</var>,</td></tr>
<tr><th id="458">458</th><td>  <i>/* 262 */</i> <var>65189</var>, <var>1</var>, <var>21</var>, <var>0</var>,</td></tr>
<tr><th id="459">459</th><td>  <i>/* 266 */</i> <var>65442</var>, <var>1</var>, <var>21</var>, <var>0</var>,</td></tr>
<tr><th id="460">460</th><td>  <i>/* 270 */</i> <var>65189</var>, <var>1</var>, <var>22</var>, <var>0</var>,</td></tr>
<tr><th id="461">461</th><td>  <i>/* 274 */</i> <var>12</var>, <var>65440</var>, <var>1</var>, <var>23</var>, <var>73</var>, <var>65441</var>, <var>1</var>, <var>22</var>, <var>0</var>,</td></tr>
<tr><th id="462">462</th><td>  <i>/* 283 */</i> <var>65189</var>, <var>1</var>, <var>23</var>, <var>0</var>,</td></tr>
<tr><th id="463">463</th><td>  <i>/* 287 */</i> <var>65440</var>, <var>1</var>, <var>23</var>, <var>0</var>,</td></tr>
<tr><th id="464">464</th><td>  <i>/* 291 */</i> <var>65189</var>, <var>1</var>, <var>24</var>, <var>0</var>,</td></tr>
<tr><th id="465">465</th><td>  <i>/* 295 */</i> <var>11</var>, <var>65438</var>, <var>1</var>, <var>25</var>, <var>73</var>, <var>65439</var>, <var>1</var>, <var>24</var>, <var>0</var>,</td></tr>
<tr><th id="466">466</th><td>  <i>/* 304 */</i> <var>103</var>, <var>65528</var>, <var>24</var>, <var>0</var>,</td></tr>
<tr><th id="467">467</th><td>  <i>/* 308 */</i> <var>104</var>, <var>65528</var>, <var>24</var>, <var>0</var>,</td></tr>
<tr><th id="468">468</th><td>  <i>/* 312 */</i> <var>65189</var>, <var>1</var>, <var>25</var>, <var>0</var>,</td></tr>
<tr><th id="469">469</th><td>  <i>/* 316 */</i> <var>65438</var>, <var>1</var>, <var>25</var>, <var>0</var>,</td></tr>
<tr><th id="470">470</th><td>  <i>/* 320 */</i> <var>101</var>, <var>65527</var>, <var>25</var>, <var>0</var>,</td></tr>
<tr><th id="471">471</th><td>  <i>/* 324 */</i> <var>102</var>, <var>65527</var>, <var>25</var>, <var>0</var>,</td></tr>
<tr><th id="472">472</th><td>  <i>/* 328 */</i> <var>103</var>, <var>65527</var>, <var>25</var>, <var>0</var>,</td></tr>
<tr><th id="473">473</th><td>  <i>/* 332 */</i> <var>65189</var>, <var>1</var>, <var>26</var>, <var>0</var>,</td></tr>
<tr><th id="474">474</th><td>  <i>/* 336 */</i> <var>10</var>, <var>65436</var>, <var>1</var>, <var>27</var>, <var>73</var>, <var>65437</var>, <var>1</var>, <var>26</var>, <var>0</var>,</td></tr>
<tr><th id="475">475</th><td>  <i>/* 345 */</i> <var>99</var>, <var>65526</var>, <var>26</var>, <var>0</var>,</td></tr>
<tr><th id="476">476</th><td>  <i>/* 349 */</i> <var>100</var>, <var>65526</var>, <var>26</var>, <var>0</var>,</td></tr>
<tr><th id="477">477</th><td>  <i>/* 353 */</i> <var>101</var>, <var>65526</var>, <var>26</var>, <var>0</var>,</td></tr>
<tr><th id="478">478</th><td>  <i>/* 357 */</i> <var>65189</var>, <var>1</var>, <var>27</var>, <var>0</var>,</td></tr>
<tr><th id="479">479</th><td>  <i>/* 361 */</i> <var>65436</var>, <var>1</var>, <var>27</var>, <var>0</var>,</td></tr>
<tr><th id="480">480</th><td>  <i>/* 365 */</i> <var>97</var>, <var>65525</var>, <var>27</var>, <var>0</var>,</td></tr>
<tr><th id="481">481</th><td>  <i>/* 369 */</i> <var>98</var>, <var>65525</var>, <var>27</var>, <var>0</var>,</td></tr>
<tr><th id="482">482</th><td>  <i>/* 373 */</i> <var>99</var>, <var>65525</var>, <var>27</var>, <var>0</var>,</td></tr>
<tr><th id="483">483</th><td>  <i>/* 377 */</i> <var>65189</var>, <var>1</var>, <var>28</var>, <var>0</var>,</td></tr>
<tr><th id="484">484</th><td>  <i>/* 381 */</i> <var>9</var>, <var>65434</var>, <var>1</var>, <var>29</var>, <var>73</var>, <var>65435</var>, <var>1</var>, <var>28</var>, <var>0</var>,</td></tr>
<tr><th id="485">485</th><td>  <i>/* 390 */</i> <var>95</var>, <var>65524</var>, <var>28</var>, <var>0</var>,</td></tr>
<tr><th id="486">486</th><td>  <i>/* 394 */</i> <var>96</var>, <var>65524</var>, <var>28</var>, <var>0</var>,</td></tr>
<tr><th id="487">487</th><td>  <i>/* 398 */</i> <var>97</var>, <var>65524</var>, <var>28</var>, <var>0</var>,</td></tr>
<tr><th id="488">488</th><td>  <i>/* 402 */</i> <var>65189</var>, <var>1</var>, <var>29</var>, <var>0</var>,</td></tr>
<tr><th id="489">489</th><td>  <i>/* 406 */</i> <var>65434</var>, <var>1</var>, <var>29</var>, <var>0</var>,</td></tr>
<tr><th id="490">490</th><td>  <i>/* 410 */</i> <var>93</var>, <var>65523</var>, <var>29</var>, <var>0</var>,</td></tr>
<tr><th id="491">491</th><td>  <i>/* 414 */</i> <var>94</var>, <var>65523</var>, <var>29</var>, <var>0</var>,</td></tr>
<tr><th id="492">492</th><td>  <i>/* 418 */</i> <var>95</var>, <var>65523</var>, <var>29</var>, <var>0</var>,</td></tr>
<tr><th id="493">493</th><td>  <i>/* 422 */</i> <var>65189</var>, <var>1</var>, <var>30</var>, <var>0</var>,</td></tr>
<tr><th id="494">494</th><td>  <i>/* 426 */</i> <var>8</var>, <var>65432</var>, <var>1</var>, <var>31</var>, <var>73</var>, <var>65433</var>, <var>1</var>, <var>30</var>, <var>0</var>,</td></tr>
<tr><th id="495">495</th><td>  <i>/* 435 */</i> <var>91</var>, <var>65522</var>, <var>30</var>, <var>0</var>,</td></tr>
<tr><th id="496">496</th><td>  <i>/* 439 */</i> <var>92</var>, <var>65522</var>, <var>30</var>, <var>0</var>,</td></tr>
<tr><th id="497">497</th><td>  <i>/* 443 */</i> <var>93</var>, <var>65522</var>, <var>30</var>, <var>0</var>,</td></tr>
<tr><th id="498">498</th><td>  <i>/* 447 */</i> <var>65189</var>, <var>1</var>, <var>31</var>, <var>0</var>,</td></tr>
<tr><th id="499">499</th><td>  <i>/* 451 */</i> <var>65432</var>, <var>1</var>, <var>31</var>, <var>0</var>,</td></tr>
<tr><th id="500">500</th><td>  <i>/* 455 */</i> <var>89</var>, <var>65521</var>, <var>31</var>, <var>0</var>,</td></tr>
<tr><th id="501">501</th><td>  <i>/* 459 */</i> <var>90</var>, <var>65521</var>, <var>31</var>, <var>0</var>,</td></tr>
<tr><th id="502">502</th><td>  <i>/* 463 */</i> <var>91</var>, <var>65521</var>, <var>31</var>, <var>0</var>,</td></tr>
<tr><th id="503">503</th><td>  <i>/* 467 */</i> <var>88</var>, <var>65520</var>, <var>32</var>, <var>0</var>,</td></tr>
<tr><th id="504">504</th><td>  <i>/* 471 */</i> <var>89</var>, <var>65520</var>, <var>32</var>, <var>0</var>,</td></tr>
<tr><th id="505">505</th><td>  <i>/* 475 */</i> <var>65280</var>, <var>39</var>, <var>0</var>,</td></tr>
<tr><th id="506">506</th><td>  <i>/* 478 */</i> <var>65157</var>, <var>1</var>, <var>48</var>, <var>0</var>,</td></tr>
<tr><th id="507">507</th><td>  <i>/* 482 */</i> <var>65431</var>, <var>1</var>, <var>48</var>, <var>0</var>,</td></tr>
<tr><th id="508">508</th><td>  <i>/* 486 */</i> <var>65157</var>, <var>1</var>, <var>49</var>, <var>0</var>,</td></tr>
<tr><th id="509">509</th><td>  <i>/* 490 */</i> <var>65430</var>, <var>1</var>, <var>49</var>, <var>0</var>,</td></tr>
<tr><th id="510">510</th><td>  <i>/* 494 */</i> <var>65280</var>, <var>49</var>, <var>0</var>,</td></tr>
<tr><th id="511">511</th><td>  <i>/* 497 */</i> <var>65157</var>, <var>1</var>, <var>50</var>, <var>0</var>,</td></tr>
<tr><th id="512">512</th><td>  <i>/* 501 */</i> <var>65429</var>, <var>1</var>, <var>50</var>, <var>0</var>,</td></tr>
<tr><th id="513">513</th><td>  <i>/* 505 */</i> <var>65157</var>, <var>1</var>, <var>51</var>, <var>0</var>,</td></tr>
<tr><th id="514">514</th><td>  <i>/* 509 */</i> <var>65428</var>, <var>1</var>, <var>51</var>, <var>0</var>,</td></tr>
<tr><th id="515">515</th><td>  <i>/* 513 */</i> <var>65157</var>, <var>1</var>, <var>52</var>, <var>0</var>,</td></tr>
<tr><th id="516">516</th><td>  <i>/* 517 */</i> <var>65427</var>, <var>1</var>, <var>52</var>, <var>0</var>,</td></tr>
<tr><th id="517">517</th><td>  <i>/* 521 */</i> <var>65157</var>, <var>1</var>, <var>53</var>, <var>0</var>,</td></tr>
<tr><th id="518">518</th><td>  <i>/* 525 */</i> <var>65426</var>, <var>1</var>, <var>53</var>, <var>0</var>,</td></tr>
<tr><th id="519">519</th><td>  <i>/* 529 */</i> <var>65157</var>, <var>1</var>, <var>54</var>, <var>0</var>,</td></tr>
<tr><th id="520">520</th><td>  <i>/* 533 */</i> <var>65425</var>, <var>1</var>, <var>54</var>, <var>0</var>,</td></tr>
<tr><th id="521">521</th><td>  <i>/* 537 */</i> <var>65157</var>, <var>1</var>, <var>55</var>, <var>0</var>,</td></tr>
<tr><th id="522">522</th><td>  <i>/* 541 */</i> <var>65424</var>, <var>1</var>, <var>55</var>, <var>0</var>,</td></tr>
<tr><th id="523">523</th><td>  <i>/* 545 */</i> <var>65157</var>, <var>1</var>, <var>56</var>, <var>0</var>,</td></tr>
<tr><th id="524">524</th><td>  <i>/* 549 */</i> <var>65423</var>, <var>1</var>, <var>56</var>, <var>0</var>,</td></tr>
<tr><th id="525">525</th><td>  <i>/* 553 */</i> <var>65157</var>, <var>1</var>, <var>57</var>, <var>0</var>,</td></tr>
<tr><th id="526">526</th><td>  <i>/* 557 */</i> <var>65422</var>, <var>1</var>, <var>57</var>, <var>0</var>,</td></tr>
<tr><th id="527">527</th><td>  <i>/* 561 */</i> <var>65157</var>, <var>1</var>, <var>58</var>, <var>0</var>,</td></tr>
<tr><th id="528">528</th><td>  <i>/* 565 */</i> <var>65421</var>, <var>1</var>, <var>58</var>, <var>0</var>,</td></tr>
<tr><th id="529">529</th><td>  <i>/* 569 */</i> <var>65157</var>, <var>1</var>, <var>59</var>, <var>0</var>,</td></tr>
<tr><th id="530">530</th><td>  <i>/* 573 */</i> <var>65420</var>, <var>1</var>, <var>59</var>, <var>0</var>,</td></tr>
<tr><th id="531">531</th><td>  <i>/* 577 */</i> <var>65157</var>, <var>1</var>, <var>60</var>, <var>0</var>,</td></tr>
<tr><th id="532">532</th><td>  <i>/* 581 */</i> <var>65419</var>, <var>1</var>, <var>60</var>, <var>0</var>,</td></tr>
<tr><th id="533">533</th><td>  <i>/* 585 */</i> <var>65157</var>, <var>1</var>, <var>61</var>, <var>0</var>,</td></tr>
<tr><th id="534">534</th><td>  <i>/* 589 */</i> <var>65418</var>, <var>1</var>, <var>61</var>, <var>0</var>,</td></tr>
<tr><th id="535">535</th><td>  <i>/* 593 */</i> <var>65157</var>, <var>1</var>, <var>62</var>, <var>0</var>,</td></tr>
<tr><th id="536">536</th><td>  <i>/* 597 */</i> <var>65417</var>, <var>1</var>, <var>62</var>, <var>0</var>,</td></tr>
<tr><th id="537">537</th><td>  <i>/* 601 */</i> <var>65157</var>, <var>1</var>, <var>63</var>, <var>0</var>,</td></tr>
<tr><th id="538">538</th><td>  <i>/* 605 */</i> <var>65416</var>, <var>1</var>, <var>63</var>, <var>0</var>,</td></tr>
<tr><th id="539">539</th><td>  <i>/* 609 */</i> <var>138</var>, <var>0</var>,</td></tr>
<tr><th id="540">540</th><td>  <i>/* 611 */</i> <var>182</var>, <var>0</var>,</td></tr>
<tr><th id="541">541</th><td>  <i>/* 613 */</i> <var>183</var>, <var>0</var>,</td></tr>
<tr><th id="542">542</th><td>  <i>/* 615 */</i> <var>199</var>, <var>0</var>,</td></tr>
<tr><th id="543">543</th><td>  <i>/* 617 */</i> <var>200</var>, <var>0</var>,</td></tr>
<tr><th id="544">544</th><td>  <i>/* 619 */</i> <var>201</var>, <var>0</var>,</td></tr>
<tr><th id="545">545</th><td>  <i>/* 621 */</i> <var>208</var>, <var>0</var>,</td></tr>
<tr><th id="546">546</th><td>  <i>/* 623 */</i> <var>209</var>, <var>0</var>,</td></tr>
<tr><th id="547">547</th><td>  <i>/* 625 */</i> <var>210</var>, <var>0</var>,</td></tr>
<tr><th id="548">548</th><td>  <i>/* 627 */</i> <var>211</var>, <var>0</var>,</td></tr>
<tr><th id="549">549</th><td>  <i>/* 629 */</i> <var>212</var>, <var>0</var>,</td></tr>
<tr><th id="550">550</th><td>  <i>/* 631 */</i> <var>213</var>, <var>0</var>,</td></tr>
<tr><th id="551">551</th><td>  <i>/* 633 */</i> <var>214</var>, <var>0</var>,</td></tr>
<tr><th id="552">552</th><td>  <i>/* 635 */</i> <var>215</var>, <var>0</var>,</td></tr>
<tr><th id="553">553</th><td>  <i>/* 637 */</i> <var>216</var>, <var>0</var>,</td></tr>
<tr><th id="554">554</th><td>  <i>/* 639 */</i> <var>217</var>, <var>0</var>,</td></tr>
<tr><th id="555">555</th><td>  <i>/* 641 */</i> <var>231</var>, <var>0</var>,</td></tr>
<tr><th id="556">556</th><td>  <i>/* 643 */</i> <var>232</var>, <var>0</var>,</td></tr>
<tr><th id="557">557</th><td>  <i>/* 645 */</i> <var>244</var>, <var>0</var>,</td></tr>
<tr><th id="558">558</th><td>  <i>/* 647 */</i> <var>247</var>, <var>0</var>,</td></tr>
<tr><th id="559">559</th><td>  <i>/* 649 */</i> <var>251</var>, <var>0</var>,</td></tr>
<tr><th id="560">560</th><td>  <i>/* 651 */</i> <var>252</var>, <var>0</var>,</td></tr>
<tr><th id="561">561</th><td>  <i>/* 653 */</i> <var>256</var>, <var>0</var>,</td></tr>
<tr><th id="562">562</th><td>  <i>/* 655 */</i> <var>257</var>, <var>0</var>,</td></tr>
<tr><th id="563">563</th><td>  <i>/* 657 */</i> <var>264</var>, <var>0</var>,</td></tr>
<tr><th id="564">564</th><td>  <i>/* 659 */</i> <var>265</var>, <var>0</var>,</td></tr>
<tr><th id="565">565</th><td>  <i>/* 661 */</i> <var>21</var>, <var>65284</var>, <var>0</var>,</td></tr>
<tr><th id="566">566</th><td>  <i>/* 664 */</i> <var>65465</var>, <var>0</var>,</td></tr>
<tr><th id="567">567</th><td>  <i>/* 666 */</i> <var>65466</var>, <var>0</var>,</td></tr>
<tr><th id="568">568</th><td>  <i>/* 668 */</i> <var>65467</var>, <var>0</var>,</td></tr>
<tr><th id="569">569</th><td>  <i>/* 670 */</i> <var>65468</var>, <var>0</var>,</td></tr>
<tr><th id="570">570</th><td>  <i>/* 672 */</i> <var>65469</var>, <var>0</var>,</td></tr>
<tr><th id="571">571</th><td>  <i>/* 674 */</i> <var>65470</var>, <var>0</var>,</td></tr>
<tr><th id="572">572</th><td>  <i>/* 676 */</i> <var>65471</var>, <var>0</var>,</td></tr>
<tr><th id="573">573</th><td>  <i>/* 678 */</i> <var>65472</var>, <var>0</var>,</td></tr>
<tr><th id="574">574</th><td>  <i>/* 680 */</i> <var>65473</var>, <var>0</var>,</td></tr>
<tr><th id="575">575</th><td>  <i>/* 682 */</i> <var>65474</var>, <var>0</var>,</td></tr>
<tr><th id="576">576</th><td>  <i>/* 684 */</i> <var>65475</var>, <var>0</var>,</td></tr>
<tr><th id="577">577</th><td>  <i>/* 686 */</i> <var>65476</var>, <var>0</var>,</td></tr>
<tr><th id="578">578</th><td>  <i>/* 688 */</i> <var>65477</var>, <var>0</var>,</td></tr>
<tr><th id="579">579</th><td>  <i>/* 690 */</i> <var>65478</var>, <var>0</var>,</td></tr>
<tr><th id="580">580</th><td>  <i>/* 692 */</i> <var>65479</var>, <var>0</var>,</td></tr>
<tr><th id="581">581</th><td>  <i>/* 694 */</i> <var>65480</var>, <var>0</var>,</td></tr>
<tr><th id="582">582</th><td>  <i>/* 696 */</i> <var>65481</var>, <var>0</var>,</td></tr>
<tr><th id="583">583</th><td>  <i>/* 698 */</i> <var>65398</var>, <var>65492</var>, <var>0</var>,</td></tr>
<tr><th id="584">584</th><td>  <i>/* 701 */</i> <var>65510</var>, <var>0</var>,</td></tr>
<tr><th id="585">585</th><td>  <i>/* 703 */</i> <var>65511</var>, <var>0</var>,</td></tr>
<tr><th id="586">586</th><td>  <i>/* 705 */</i> <var>65514</var>, <var>0</var>,</td></tr>
<tr><th id="587">587</th><td>  <i>/* 707 */</i> <var>65515</var>, <var>0</var>,</td></tr>
<tr><th id="588">588</th><td>  <i>/* 709 */</i> <var>72</var>, <var>65520</var>, <var>0</var>,</td></tr>
<tr><th id="589">589</th><td>  <i>/* 712 */</i> <var>72</var>, <var>65521</var>, <var>0</var>,</td></tr>
<tr><th id="590">590</th><td>  <i>/* 715 */</i> <var>65304</var>, <var>65521</var>, <var>0</var>,</td></tr>
<tr><th id="591">591</th><td>  <i>/* 718 */</i> <var>72</var>, <var>65522</var>, <var>0</var>,</td></tr>
<tr><th id="592">592</th><td>  <i>/* 721 */</i> <var>72</var>, <var>65523</var>, <var>0</var>,</td></tr>
<tr><th id="593">593</th><td>  <i>/* 724 */</i> <var>72</var>, <var>65524</var>, <var>0</var>,</td></tr>
<tr><th id="594">594</th><td>  <i>/* 727 */</i> <var>72</var>, <var>65525</var>, <var>0</var>,</td></tr>
<tr><th id="595">595</th><td>  <i>/* 730 */</i> <var>72</var>, <var>65526</var>, <var>0</var>,</td></tr>
<tr><th id="596">596</th><td>  <i>/* 733 */</i> <var>72</var>, <var>65527</var>, <var>0</var>,</td></tr>
<tr><th id="597">597</th><td>  <i>/* 736 */</i> <var>72</var>, <var>65528</var>, <var>0</var>,</td></tr>
<tr><th id="598">598</th><td>  <i>/* 739 */</i> <var>65292</var>, <var>65528</var>, <var>0</var>,</td></tr>
<tr><th id="599">599</th><td>  <i>/* 742 */</i> <var>65533</var>, <var>0</var>,</td></tr>
<tr><th id="600">600</th><td>  <i>/* 744 */</i> <var>65534</var>, <var>0</var>,</td></tr>
<tr><th id="601">601</th><td>  <i>/* 746 */</i> <var>2</var>, <var>65535</var>, <var>0</var>,</td></tr>
<tr><th id="602">602</th><td>  <i>/* 749 */</i> <var>65272</var>, <var>65535</var>, <var>0</var>,</td></tr>
<tr><th id="603">603</th><td>  <i>/* 752 */</i> <var>65280</var>, <var>65535</var>, <var>0</var>,</td></tr>
<tr><th id="604">604</th><td>};</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><b>extern</b> <em>const</em> LaneBitmask HexagonLaneMaskLists[] = {</td></tr>
<tr><th id="607">607</th><td>  <i>/* 0 */</i> LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="608">608</th><td>  <i>/* 5 */</i> LaneBitmask(<var>0x0000000000000004</var>), LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="609">609</th><td>  <i>/* 8 */</i> LaneBitmask(<var>0x0000000000000002</var>), LaneBitmask(<var>0x0000000000000001</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="610">610</th><td>  <i>/* 11 */</i> LaneBitmask(<var>0x0000000000000001</var>), LaneBitmask(<var>0x0000000000000002</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="611">611</th><td>  <i>/* 14 */</i> LaneBitmask(<var>0x0000000000000001</var>), LaneBitmask(<var>0x0000000000000002</var>), LaneBitmask(<var>0x0000000000000002</var>), LaneBitmask(<var>0x0000000000000002</var>), LaneBitmask(<var>0x0000000000000002</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="612">612</th><td>  <i>/* 20 */</i> LaneBitmask(<var>0x0000000000000020</var>), LaneBitmask(<var>0x0000000000000010</var>), LaneBitmask(<var>0x0000000000000008</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="613">613</th><td>  <i>/* 24 */</i> LaneBitmask(<var>0x0000000000000020</var>), LaneBitmask(<var>0x0000000000000010</var>), LaneBitmask(<var>0x0000000000000100</var>), LaneBitmask(<var>0x0000000000000080</var>), LaneBitmask(<var>0x0000000000000008</var>), LaneBitmask(<var>0x0000000000000040</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="614">614</th><td>};</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><b>extern</b> <em>const</em> uint16_t HexagonSubRegIdxLists[] = {</td></tr>
<tr><th id="617">617</th><td>  <i>/* 0 */</i> <var>2</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="618">618</th><td>  <i>/* 3 */</i> <var>3</var>, <var>0</var>,</td></tr>
<tr><th id="619">619</th><td>  <i>/* 5 */</i> <var>6</var>, <var>5</var>, <var>4</var>, <var>0</var>,</td></tr>
<tr><th id="620">620</th><td>  <i>/* 9 */</i> <var>8</var>, <var>6</var>, <var>5</var>, <var>4</var>, <var>7</var>, <var>11</var>, <var>10</var>, <var>9</var>, <var>0</var>,</td></tr>
<tr><th id="621">621</th><td>};</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits HexagonSubRegIdxRanges[] = {</td></tr>
<tr><th id="624">624</th><td>  { <var>65535</var>, <var>65535</var> },</td></tr>
<tr><th id="625">625</th><td>  { <var>32</var>, <var>32</var> },	<i>// isub_hi</i></td></tr>
<tr><th id="626">626</th><td>  { <var>0</var>, <var>32</var> },	<i>// isub_lo</i></td></tr>
<tr><th id="627">627</th><td>  { <var>0</var>, <var>1</var> },	<i>// subreg_overflow</i></td></tr>
<tr><th id="628">628</th><td>  { <var>0</var>, <var>512</var> },	<i>// vsub_fake</i></td></tr>
<tr><th id="629">629</th><td>  { <var>512</var>, <var>512</var> },	<i>// vsub_hi</i></td></tr>
<tr><th id="630">630</th><td>  { <var>0</var>, <var>512</var> },	<i>// vsub_lo</i></td></tr>
<tr><th id="631">631</th><td>  { <var>1024</var>, <var>1024</var> },	<i>// wsub_hi</i></td></tr>
<tr><th id="632">632</th><td>  { <var>0</var>, <var>1024</var> },	<i>// wsub_lo</i></td></tr>
<tr><th id="633">633</th><td>  { <var>1024</var>, <var>512</var> },	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="634">634</th><td>  { <var>1536</var>, <var>512</var> },	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="635">635</th><td>  { <var>1024</var>, <var>512</var> },	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="636">636</th><td>};</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="640">640</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="641">641</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="642">642</th><td><u>#endif</u></td></tr>
<tr><th id="643">643</th><td><b>extern</b> <em>const</em> <em>char</em> HexagonRegStrings[] = {</td></tr>
<tr><th id="644">644</th><td>  <i>/* 0 */</i> <q>"D10\0"</q></td></tr>
<tr><th id="645">645</th><td>  <i>/* 4 */</i> <q>"VF10\0"</q></td></tr>
<tr><th id="646">646</th><td>  <i>/* 9 */</i> <q>"G10\0"</q></td></tr>
<tr><th id="647">647</th><td>  <i>/* 13 */</i> <q>"VFR10\0"</q></td></tr>
<tr><th id="648">648</th><td>  <i>/* 19 */</i> <q>"WR10\0"</q></td></tr>
<tr><th id="649">649</th><td>  <i>/* 24 */</i> <q>"V10\0"</q></td></tr>
<tr><th id="650">650</th><td>  <i>/* 28 */</i> <q>"W10\0"</q></td></tr>
<tr><th id="651">651</th><td>  <i>/* 32 */</i> <q>"C11_10\0"</q></td></tr>
<tr><th id="652">652</th><td>  <i>/* 39 */</i> <q>"G11_10\0"</q></td></tr>
<tr><th id="653">653</th><td>  <i>/* 46 */</i> <q>"VF20\0"</q></td></tr>
<tr><th id="654">654</th><td>  <i>/* 51 */</i> <q>"G20\0"</q></td></tr>
<tr><th id="655">655</th><td>  <i>/* 55 */</i> <q>"VFR20\0"</q></td></tr>
<tr><th id="656">656</th><td>  <i>/* 61 */</i> <q>"V20\0"</q></td></tr>
<tr><th id="657">657</th><td>  <i>/* 65 */</i> <q>"G21_20\0"</q></td></tr>
<tr><th id="658">658</th><td>  <i>/* 72 */</i> <q>"VF30\0"</q></td></tr>
<tr><th id="659">659</th><td>  <i>/* 77 */</i> <q>"G30\0"</q></td></tr>
<tr><th id="660">660</th><td>  <i>/* 81 */</i> <q>"VFR30\0"</q></td></tr>
<tr><th id="661">661</th><td>  <i>/* 87 */</i> <q>"V30\0"</q></td></tr>
<tr><th id="662">662</th><td>  <i>/* 91 */</i> <q>"G31_30\0"</q></td></tr>
<tr><th id="663">663</th><td>  <i>/* 98 */</i> <q>"SA0\0"</q></td></tr>
<tr><th id="664">664</th><td>  <i>/* 102 */</i> <q>"LC0\0"</q></td></tr>
<tr><th id="665">665</th><td>  <i>/* 106 */</i> <q>"D0\0"</q></td></tr>
<tr><th id="666">666</th><td>  <i>/* 109 */</i> <q>"VF0\0"</q></td></tr>
<tr><th id="667">667</th><td>  <i>/* 113 */</i> <q>"M0\0"</q></td></tr>
<tr><th id="668">668</th><td>  <i>/* 116 */</i> <q>"P0\0"</q></td></tr>
<tr><th id="669">669</th><td>  <i>/* 119 */</i> <q>"VQ0\0"</q></td></tr>
<tr><th id="670">670</th><td>  <i>/* 123 */</i> <q>"VFR0\0"</q></td></tr>
<tr><th id="671">671</th><td>  <i>/* 128 */</i> <q>"WR0\0"</q></td></tr>
<tr><th id="672">672</th><td>  <i>/* 132 */</i> <q>"CS0\0"</q></td></tr>
<tr><th id="673">673</th><td>  <i>/* 136 */</i> <q>"GPMUCNT0\0"</q></td></tr>
<tr><th id="674">674</th><td>  <i>/* 145 */</i> <q>"V0\0"</q></td></tr>
<tr><th id="675">675</th><td>  <i>/* 148 */</i> <q>"W0\0"</q></td></tr>
<tr><th id="676">676</th><td>  <i>/* 151 */</i> <q>"C1_0\0"</q></td></tr>
<tr><th id="677">677</th><td>  <i>/* 156 */</i> <q>"G1_0\0"</q></td></tr>
<tr><th id="678">678</th><td>  <i>/* 161 */</i> <q>"P3_0\0"</q></td></tr>
<tr><th id="679">679</th><td>  <i>/* 166 */</i> <q>"D11\0"</q></td></tr>
<tr><th id="680">680</th><td>  <i>/* 170 */</i> <q>"VF11\0"</q></td></tr>
<tr><th id="681">681</th><td>  <i>/* 175 */</i> <q>"G11\0"</q></td></tr>
<tr><th id="682">682</th><td>  <i>/* 179 */</i> <q>"VFR11\0"</q></td></tr>
<tr><th id="683">683</th><td>  <i>/* 185 */</i> <q>"WR11\0"</q></td></tr>
<tr><th id="684">684</th><td>  <i>/* 190 */</i> <q>"V11\0"</q></td></tr>
<tr><th id="685">685</th><td>  <i>/* 194 */</i> <q>"W11\0"</q></td></tr>
<tr><th id="686">686</th><td>  <i>/* 198 */</i> <q>"VF21\0"</q></td></tr>
<tr><th id="687">687</th><td>  <i>/* 203 */</i> <q>"G21\0"</q></td></tr>
<tr><th id="688">688</th><td>  <i>/* 207 */</i> <q>"VFR21\0"</q></td></tr>
<tr><th id="689">689</th><td>  <i>/* 213 */</i> <q>"V21\0"</q></td></tr>
<tr><th id="690">690</th><td>  <i>/* 217 */</i> <q>"VF31\0"</q></td></tr>
<tr><th id="691">691</th><td>  <i>/* 222 */</i> <q>"G31\0"</q></td></tr>
<tr><th id="692">692</th><td>  <i>/* 226 */</i> <q>"VFR31\0"</q></td></tr>
<tr><th id="693">693</th><td>  <i>/* 232 */</i> <q>"V31\0"</q></td></tr>
<tr><th id="694">694</th><td>  <i>/* 236 */</i> <q>"SA1\0"</q></td></tr>
<tr><th id="695">695</th><td>  <i>/* 240 */</i> <q>"LC1\0"</q></td></tr>
<tr><th id="696">696</th><td>  <i>/* 244 */</i> <q>"D1\0"</q></td></tr>
<tr><th id="697">697</th><td>  <i>/* 247 */</i> <q>"VF1\0"</q></td></tr>
<tr><th id="698">698</th><td>  <i>/* 251 */</i> <q>"M1\0"</q></td></tr>
<tr><th id="699">699</th><td>  <i>/* 254 */</i> <q>"P1\0"</q></td></tr>
<tr><th id="700">700</th><td>  <i>/* 257 */</i> <q>"VQ1\0"</q></td></tr>
<tr><th id="701">701</th><td>  <i>/* 261 */</i> <q>"VFR1\0"</q></td></tr>
<tr><th id="702">702</th><td>  <i>/* 266 */</i> <q>"WR1\0"</q></td></tr>
<tr><th id="703">703</th><td>  <i>/* 270 */</i> <q>"CS1\0"</q></td></tr>
<tr><th id="704">704</th><td>  <i>/* 274 */</i> <q>"GPMUCNT1\0"</q></td></tr>
<tr><th id="705">705</th><td>  <i>/* 283 */</i> <q>"V1\0"</q></td></tr>
<tr><th id="706">706</th><td>  <i>/* 286 */</i> <q>"W1\0"</q></td></tr>
<tr><th id="707">707</th><td>  <i>/* 289 */</i> <q>"D12\0"</q></td></tr>
<tr><th id="708">708</th><td>  <i>/* 293 */</i> <q>"VF12\0"</q></td></tr>
<tr><th id="709">709</th><td>  <i>/* 298 */</i> <q>"G12\0"</q></td></tr>
<tr><th id="710">710</th><td>  <i>/* 302 */</i> <q>"VFR12\0"</q></td></tr>
<tr><th id="711">711</th><td>  <i>/* 308 */</i> <q>"WR12\0"</q></td></tr>
<tr><th id="712">712</th><td>  <i>/* 313 */</i> <q>"V12\0"</q></td></tr>
<tr><th id="713">713</th><td>  <i>/* 317 */</i> <q>"W12\0"</q></td></tr>
<tr><th id="714">714</th><td>  <i>/* 321 */</i> <q>"G13_12\0"</q></td></tr>
<tr><th id="715">715</th><td>  <i>/* 328 */</i> <q>"VF22\0"</q></td></tr>
<tr><th id="716">716</th><td>  <i>/* 333 */</i> <q>"G22\0"</q></td></tr>
<tr><th id="717">717</th><td>  <i>/* 337 */</i> <q>"VFR22\0"</q></td></tr>
<tr><th id="718">718</th><td>  <i>/* 343 */</i> <q>"V22\0"</q></td></tr>
<tr><th id="719">719</th><td>  <i>/* 347 */</i> <q>"G23_22\0"</q></td></tr>
<tr><th id="720">720</th><td>  <i>/* 354 */</i> <q>"D2\0"</q></td></tr>
<tr><th id="721">721</th><td>  <i>/* 357 */</i> <q>"VF2\0"</q></td></tr>
<tr><th id="722">722</th><td>  <i>/* 361 */</i> <q>"P2\0"</q></td></tr>
<tr><th id="723">723</th><td>  <i>/* 364 */</i> <q>"VQ2\0"</q></td></tr>
<tr><th id="724">724</th><td>  <i>/* 368 */</i> <q>"VFR2\0"</q></td></tr>
<tr><th id="725">725</th><td>  <i>/* 373 */</i> <q>"WR2\0"</q></td></tr>
<tr><th id="726">726</th><td>  <i>/* 377 */</i> <q>"GPMUCNT2\0"</q></td></tr>
<tr><th id="727">727</th><td>  <i>/* 386 */</i> <q>"V2\0"</q></td></tr>
<tr><th id="728">728</th><td>  <i>/* 389 */</i> <q>"W2\0"</q></td></tr>
<tr><th id="729">729</th><td>  <i>/* 392 */</i> <q>"C3_2\0"</q></td></tr>
<tr><th id="730">730</th><td>  <i>/* 397 */</i> <q>"G3_2\0"</q></td></tr>
<tr><th id="731">731</th><td>  <i>/* 402 */</i> <q>"D13\0"</q></td></tr>
<tr><th id="732">732</th><td>  <i>/* 406 */</i> <q>"VF13\0"</q></td></tr>
<tr><th id="733">733</th><td>  <i>/* 411 */</i> <q>"G13\0"</q></td></tr>
<tr><th id="734">734</th><td>  <i>/* 415 */</i> <q>"VFR13\0"</q></td></tr>
<tr><th id="735">735</th><td>  <i>/* 421 */</i> <q>"WR13\0"</q></td></tr>
<tr><th id="736">736</th><td>  <i>/* 426 */</i> <q>"V13\0"</q></td></tr>
<tr><th id="737">737</th><td>  <i>/* 430 */</i> <q>"W13\0"</q></td></tr>
<tr><th id="738">738</th><td>  <i>/* 434 */</i> <q>"VF23\0"</q></td></tr>
<tr><th id="739">739</th><td>  <i>/* 439 */</i> <q>"G23\0"</q></td></tr>
<tr><th id="740">740</th><td>  <i>/* 443 */</i> <q>"VFR23\0"</q></td></tr>
<tr><th id="741">741</th><td>  <i>/* 449 */</i> <q>"V23\0"</q></td></tr>
<tr><th id="742">742</th><td>  <i>/* 453 */</i> <q>"D3\0"</q></td></tr>
<tr><th id="743">743</th><td>  <i>/* 456 */</i> <q>"VF3\0"</q></td></tr>
<tr><th id="744">744</th><td>  <i>/* 460 */</i> <q>"G3\0"</q></td></tr>
<tr><th id="745">745</th><td>  <i>/* 463 */</i> <q>"P3\0"</q></td></tr>
<tr><th id="746">746</th><td>  <i>/* 466 */</i> <q>"VQ3\0"</q></td></tr>
<tr><th id="747">747</th><td>  <i>/* 470 */</i> <q>"VFR3\0"</q></td></tr>
<tr><th id="748">748</th><td>  <i>/* 475 */</i> <q>"WR3\0"</q></td></tr>
<tr><th id="749">749</th><td>  <i>/* 479 */</i> <q>"GPMUCNT3\0"</q></td></tr>
<tr><th id="750">750</th><td>  <i>/* 488 */</i> <q>"V3\0"</q></td></tr>
<tr><th id="751">751</th><td>  <i>/* 491 */</i> <q>"W3\0"</q></td></tr>
<tr><th id="752">752</th><td>  <i>/* 494 */</i> <q>"D14\0"</q></td></tr>
<tr><th id="753">753</th><td>  <i>/* 498 */</i> <q>"VF14\0"</q></td></tr>
<tr><th id="754">754</th><td>  <i>/* 503 */</i> <q>"G14\0"</q></td></tr>
<tr><th id="755">755</th><td>  <i>/* 507 */</i> <q>"VFR14\0"</q></td></tr>
<tr><th id="756">756</th><td>  <i>/* 513 */</i> <q>"WR14\0"</q></td></tr>
<tr><th id="757">757</th><td>  <i>/* 518 */</i> <q>"V14\0"</q></td></tr>
<tr><th id="758">758</th><td>  <i>/* 522 */</i> <q>"W14\0"</q></td></tr>
<tr><th id="759">759</th><td>  <i>/* 526 */</i> <q>"G15_14\0"</q></td></tr>
<tr><th id="760">760</th><td>  <i>/* 533 */</i> <q>"VF24\0"</q></td></tr>
<tr><th id="761">761</th><td>  <i>/* 538 */</i> <q>"VFR24\0"</q></td></tr>
<tr><th id="762">762</th><td>  <i>/* 544 */</i> <q>"V24\0"</q></td></tr>
<tr><th id="763">763</th><td>  <i>/* 548 */</i> <q>"G25_24\0"</q></td></tr>
<tr><th id="764">764</th><td>  <i>/* 555 */</i> <q>"D4\0"</q></td></tr>
<tr><th id="765">765</th><td>  <i>/* 558 */</i> <q>"VF4\0"</q></td></tr>
<tr><th id="766">766</th><td>  <i>/* 562 */</i> <q>"G4\0"</q></td></tr>
<tr><th id="767">767</th><td>  <i>/* 565 */</i> <q>"VQ4\0"</q></td></tr>
<tr><th id="768">768</th><td>  <i>/* 569 */</i> <q>"VFR4\0"</q></td></tr>
<tr><th id="769">769</th><td>  <i>/* 574 */</i> <q>"WR4\0"</q></td></tr>
<tr><th id="770">770</th><td>  <i>/* 578 */</i> <q>"GPMUCNT4\0"</q></td></tr>
<tr><th id="771">771</th><td>  <i>/* 587 */</i> <q>"V4\0"</q></td></tr>
<tr><th id="772">772</th><td>  <i>/* 590 */</i> <q>"W4\0"</q></td></tr>
<tr><th id="773">773</th><td>  <i>/* 593 */</i> <q>"C5_4\0"</q></td></tr>
<tr><th id="774">774</th><td>  <i>/* 598 */</i> <q>"G5_4\0"</q></td></tr>
<tr><th id="775">775</th><td>  <i>/* 603 */</i> <q>"D15\0"</q></td></tr>
<tr><th id="776">776</th><td>  <i>/* 607 */</i> <q>"VF15\0"</q></td></tr>
<tr><th id="777">777</th><td>  <i>/* 612 */</i> <q>"G15\0"</q></td></tr>
<tr><th id="778">778</th><td>  <i>/* 616 */</i> <q>"VFR15\0"</q></td></tr>
<tr><th id="779">779</th><td>  <i>/* 622 */</i> <q>"WR15\0"</q></td></tr>
<tr><th id="780">780</th><td>  <i>/* 627 */</i> <q>"V15\0"</q></td></tr>
<tr><th id="781">781</th><td>  <i>/* 631 */</i> <q>"W15\0"</q></td></tr>
<tr><th id="782">782</th><td>  <i>/* 635 */</i> <q>"VF25\0"</q></td></tr>
<tr><th id="783">783</th><td>  <i>/* 640 */</i> <q>"VFR25\0"</q></td></tr>
<tr><th id="784">784</th><td>  <i>/* 646 */</i> <q>"V25\0"</q></td></tr>
<tr><th id="785">785</th><td>  <i>/* 650 */</i> <q>"C5\0"</q></td></tr>
<tr><th id="786">786</th><td>  <i>/* 653 */</i> <q>"D5\0"</q></td></tr>
<tr><th id="787">787</th><td>  <i>/* 656 */</i> <q>"VF5\0"</q></td></tr>
<tr><th id="788">788</th><td>  <i>/* 660 */</i> <q>"G5\0"</q></td></tr>
<tr><th id="789">789</th><td>  <i>/* 663 */</i> <q>"VQ5\0"</q></td></tr>
<tr><th id="790">790</th><td>  <i>/* 667 */</i> <q>"VFR5\0"</q></td></tr>
<tr><th id="791">791</th><td>  <i>/* 672 */</i> <q>"WR5\0"</q></td></tr>
<tr><th id="792">792</th><td>  <i>/* 676 */</i> <q>"GPMUCNT5\0"</q></td></tr>
<tr><th id="793">793</th><td>  <i>/* 685 */</i> <q>"V5\0"</q></td></tr>
<tr><th id="794">794</th><td>  <i>/* 688 */</i> <q>"W5\0"</q></td></tr>
<tr><th id="795">795</th><td>  <i>/* 691 */</i> <q>"VF16\0"</q></td></tr>
<tr><th id="796">796</th><td>  <i>/* 696 */</i> <q>"VFR16\0"</q></td></tr>
<tr><th id="797">797</th><td>  <i>/* 702 */</i> <q>"V16\0"</q></td></tr>
<tr><th id="798">798</th><td>  <i>/* 706 */</i> <q>"C17_16\0"</q></td></tr>
<tr><th id="799">799</th><td>  <i>/* 713 */</i> <q>"G17_16\0"</q></td></tr>
<tr><th id="800">800</th><td>  <i>/* 720 */</i> <q>"VF26\0"</q></td></tr>
<tr><th id="801">801</th><td>  <i>/* 725 */</i> <q>"VFR26\0"</q></td></tr>
<tr><th id="802">802</th><td>  <i>/* 731 */</i> <q>"V26\0"</q></td></tr>
<tr><th id="803">803</th><td>  <i>/* 735 */</i> <q>"G27_26\0"</q></td></tr>
<tr><th id="804">804</th><td>  <i>/* 742 */</i> <q>"D6\0"</q></td></tr>
<tr><th id="805">805</th><td>  <i>/* 745 */</i> <q>"VF6\0"</q></td></tr>
<tr><th id="806">806</th><td>  <i>/* 749 */</i> <q>"G6\0"</q></td></tr>
<tr><th id="807">807</th><td>  <i>/* 752 */</i> <q>"VQ6\0"</q></td></tr>
<tr><th id="808">808</th><td>  <i>/* 756 */</i> <q>"VFR6\0"</q></td></tr>
<tr><th id="809">809</th><td>  <i>/* 761 */</i> <q>"WR6\0"</q></td></tr>
<tr><th id="810">810</th><td>  <i>/* 765 */</i> <q>"GPMUCNT6\0"</q></td></tr>
<tr><th id="811">811</th><td>  <i>/* 774 */</i> <q>"V6\0"</q></td></tr>
<tr><th id="812">812</th><td>  <i>/* 777 */</i> <q>"W6\0"</q></td></tr>
<tr><th id="813">813</th><td>  <i>/* 780 */</i> <q>"C7_6\0"</q></td></tr>
<tr><th id="814">814</th><td>  <i>/* 785 */</i> <q>"G7_6\0"</q></td></tr>
<tr><th id="815">815</th><td>  <i>/* 790 */</i> <q>"VF17\0"</q></td></tr>
<tr><th id="816">816</th><td>  <i>/* 795 */</i> <q>"VFR17\0"</q></td></tr>
<tr><th id="817">817</th><td>  <i>/* 801 */</i> <q>"V17\0"</q></td></tr>
<tr><th id="818">818</th><td>  <i>/* 805 */</i> <q>"VF27\0"</q></td></tr>
<tr><th id="819">819</th><td>  <i>/* 810 */</i> <q>"VFR27\0"</q></td></tr>
<tr><th id="820">820</th><td>  <i>/* 816 */</i> <q>"V27\0"</q></td></tr>
<tr><th id="821">821</th><td>  <i>/* 820 */</i> <q>"D7\0"</q></td></tr>
<tr><th id="822">822</th><td>  <i>/* 823 */</i> <q>"VF7\0"</q></td></tr>
<tr><th id="823">823</th><td>  <i>/* 827 */</i> <q>"G7\0"</q></td></tr>
<tr><th id="824">824</th><td>  <i>/* 830 */</i> <q>"VQ7\0"</q></td></tr>
<tr><th id="825">825</th><td>  <i>/* 834 */</i> <q>"VFR7\0"</q></td></tr>
<tr><th id="826">826</th><td>  <i>/* 839 */</i> <q>"WR7\0"</q></td></tr>
<tr><th id="827">827</th><td>  <i>/* 843 */</i> <q>"GPMUCNT7\0"</q></td></tr>
<tr><th id="828">828</th><td>  <i>/* 852 */</i> <q>"V7\0"</q></td></tr>
<tr><th id="829">829</th><td>  <i>/* 855 */</i> <q>"W7\0"</q></td></tr>
<tr><th id="830">830</th><td>  <i>/* 858 */</i> <q>"VF18\0"</q></td></tr>
<tr><th id="831">831</th><td>  <i>/* 863 */</i> <q>"VFR18\0"</q></td></tr>
<tr><th id="832">832</th><td>  <i>/* 869 */</i> <q>"V18\0"</q></td></tr>
<tr><th id="833">833</th><td>  <i>/* 873 */</i> <q>"G19_18\0"</q></td></tr>
<tr><th id="834">834</th><td>  <i>/* 880 */</i> <q>"VF28\0"</q></td></tr>
<tr><th id="835">835</th><td>  <i>/* 885 */</i> <q>"VFR28\0"</q></td></tr>
<tr><th id="836">836</th><td>  <i>/* 891 */</i> <q>"V28\0"</q></td></tr>
<tr><th id="837">837</th><td>  <i>/* 895 */</i> <q>"G29_28\0"</q></td></tr>
<tr><th id="838">838</th><td>  <i>/* 902 */</i> <q>"C8\0"</q></td></tr>
<tr><th id="839">839</th><td>  <i>/* 905 */</i> <q>"D8\0"</q></td></tr>
<tr><th id="840">840</th><td>  <i>/* 908 */</i> <q>"VF8\0"</q></td></tr>
<tr><th id="841">841</th><td>  <i>/* 912 */</i> <q>"G8\0"</q></td></tr>
<tr><th id="842">842</th><td>  <i>/* 915 */</i> <q>"VFR8\0"</q></td></tr>
<tr><th id="843">843</th><td>  <i>/* 920 */</i> <q>"WR8\0"</q></td></tr>
<tr><th id="844">844</th><td>  <i>/* 924 */</i> <q>"V8\0"</q></td></tr>
<tr><th id="845">845</th><td>  <i>/* 927 */</i> <q>"W8\0"</q></td></tr>
<tr><th id="846">846</th><td>  <i>/* 930 */</i> <q>"C9_8\0"</q></td></tr>
<tr><th id="847">847</th><td>  <i>/* 935 */</i> <q>"G9_8\0"</q></td></tr>
<tr><th id="848">848</th><td>  <i>/* 940 */</i> <q>"VF19\0"</q></td></tr>
<tr><th id="849">849</th><td>  <i>/* 945 */</i> <q>"VFR19\0"</q></td></tr>
<tr><th id="850">850</th><td>  <i>/* 951 */</i> <q>"V19\0"</q></td></tr>
<tr><th id="851">851</th><td>  <i>/* 955 */</i> <q>"VF29\0"</q></td></tr>
<tr><th id="852">852</th><td>  <i>/* 960 */</i> <q>"VFR29\0"</q></td></tr>
<tr><th id="853">853</th><td>  <i>/* 966 */</i> <q>"V29\0"</q></td></tr>
<tr><th id="854">854</th><td>  <i>/* 970 */</i> <q>"D9\0"</q></td></tr>
<tr><th id="855">855</th><td>  <i>/* 973 */</i> <q>"VF9\0"</q></td></tr>
<tr><th id="856">856</th><td>  <i>/* 977 */</i> <q>"G9\0"</q></td></tr>
<tr><th id="857">857</th><td>  <i>/* 980 */</i> <q>"VFR9\0"</q></td></tr>
<tr><th id="858">858</th><td>  <i>/* 985 */</i> <q>"WR9\0"</q></td></tr>
<tr><th id="859">859</th><td>  <i>/* 989 */</i> <q>"V9\0"</q></td></tr>
<tr><th id="860">860</th><td>  <i>/* 992 */</i> <q>"W9\0"</q></td></tr>
<tr><th id="861">861</th><td>  <i>/* 995 */</i> <q>"PC\0"</q></td></tr>
<tr><th id="862">862</th><td>  <i>/* 998 */</i> <q>"UPCYCLE\0"</q></td></tr>
<tr><th id="863">863</th><td>  <i>/* 1006 */</i> <q>"USR_OVF\0"</q></td></tr>
<tr><th id="864">864</th><td>  <i>/* 1014 */</i> <q>"GPCYCLEHI\0"</q></td></tr>
<tr><th id="865">865</th><td>  <i>/* 1024 */</i> <q>"UPCYCLEHI\0"</q></td></tr>
<tr><th id="866">866</th><td>  <i>/* 1034 */</i> <q>"UTIMERHI\0"</q></td></tr>
<tr><th id="867">867</th><td>  <i>/* 1043 */</i> <q>"PKTCOUNTHI\0"</q></td></tr>
<tr><th id="868">868</th><td>  <i>/* 1054 */</i> <q>"GPCYCLELO\0"</q></td></tr>
<tr><th id="869">869</th><td>  <i>/* 1064 */</i> <q>"UPCYCLELO\0"</q></td></tr>
<tr><th id="870">870</th><td>  <i>/* 1074 */</i> <q>"UTIMERLO\0"</q></td></tr>
<tr><th id="871">871</th><td>  <i>/* 1083 */</i> <q>"PKTCOUNTLO\0"</q></td></tr>
<tr><th id="872">872</th><td>  <i>/* 1094 */</i> <q>"UGP\0"</q></td></tr>
<tr><th id="873">873</th><td>  <i>/* 1098 */</i> <q>"VTMP\0"</q></td></tr>
<tr><th id="874">874</th><td>  <i>/* 1103 */</i> <q>"GOSP\0"</q></td></tr>
<tr><th id="875">875</th><td>  <i>/* 1108 */</i> <q>"UTIMER\0"</q></td></tr>
<tr><th id="876">876</th><td>  <i>/* 1115 */</i> <q>"GELR\0"</q></td></tr>
<tr><th id="877">877</th><td>  <i>/* 1120 */</i> <q>"GSR\0"</q></td></tr>
<tr><th id="878">878</th><td>  <i>/* 1124 */</i> <q>"USR\0"</q></td></tr>
<tr><th id="879">879</th><td>  <i>/* 1128 */</i> <q>"CS\0"</q></td></tr>
<tr><th id="880">880</th><td>  <i>/* 1131 */</i> <q>"FRAMELIMIT\0"</q></td></tr>
<tr><th id="881">881</th><td>  <i>/* 1142 */</i> <q>"PKTCOUNT\0"</q></td></tr>
<tr><th id="882">882</th><td>  <i>/* 1151 */</i> <q>"FRAMEKEY\0"</q></td></tr>
<tr><th id="883">883</th><td>};</td></tr>
<tr><th id="884">884</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="885">885</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="886">886</th><td><u>#endif</u></td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td><b>extern</b> <em>const</em> MCRegisterDesc HexagonRegDesc[] = { <i>// Descriptors</i></td></tr>
<tr><th id="889">889</th><td>  { <var>3</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="890">890</th><td>  { <var>1128</var>, <var>70</var>, <var>1</var>, <var>0</var>, <var>32</var>, <var>8</var> },</td></tr>
<tr><th id="891">891</th><td>  { <var>1151</var>, <var>1</var>, <var>655</var>, <var>2</var>, <var>1</var>, <var>3</var> },</td></tr>
<tr><th id="892">892</th><td>  { <var>1131</var>, <var>1</var>, <var>653</var>, <var>2</var>, <var>1</var>, <var>3</var> },</td></tr>
<tr><th id="893">893</th><td>  { <var>1115</var>, <var>1</var>, <var>653</var>, <var>2</var>, <var>1</var>, <var>3</var> },</td></tr>
<tr><th id="894">894</th><td>  { <var>1103</var>, <var>1</var>, <var>653</var>, <var>2</var>, <var>1</var>, <var>3</var> },</td></tr>
<tr><th id="895">895</th><td>  { <var>1095</var>, <var>1</var>, <var>651</var>, <var>2</var>, <var>1</var>, <var>3</var> },</td></tr>
<tr><th id="896">896</th><td>  { <var>1014</var>, <var>1</var>, <var>659</var>, <var>2</var>, <var>1</var>, <var>3</var> },</td></tr>
<tr><th id="897">897</th><td>  { <var>1054</var>, <var>1</var>, <var>657</var>, <var>2</var>, <var>1</var>, <var>3</var> },</td></tr>
<tr><th id="898">898</th><td>  { <var>1120</var>, <var>1</var>, <var>649</var>, <var>2</var>, <var>1</var>, <var>3</var> },</td></tr>
<tr><th id="899">899</th><td>  { <var>995</var>, <var>1</var>, <var>647</var>, <var>2</var>, <var>1</var>, <var>3</var> },</td></tr>
<tr><th id="900">900</th><td>  { <var>1142</var>, <var>746</var>, <var>1</var>, <var>0</var>, <var>304</var>, <var>8</var> },</td></tr>
<tr><th id="901">901</th><td>  { <var>1043</var>, <var>1</var>, <var>747</var>, <var>2</var>, <var>3216</var>, <var>3</var> },</td></tr>
<tr><th id="902">902</th><td>  { <var>1083</var>, <var>1</var>, <var>744</var>, <var>2</var>, <var>11410</var>, <var>3</var> },</td></tr>
<tr><th id="903">903</th><td>  { <var>1094</var>, <var>1</var>, <var>645</var>, <var>2</var>, <var>11410</var>, <var>3</var> },</td></tr>
<tr><th id="904">904</th><td>  { <var>998</var>, <var>746</var>, <var>1</var>, <var>0</var>, <var>352</var>, <var>8</var> },</td></tr>
<tr><th id="905">905</th><td>  { <var>1024</var>, <var>1</var>, <var>747</var>, <var>2</var>, <var>3280</var>, <var>3</var> },</td></tr>
<tr><th id="906">906</th><td>  { <var>1064</var>, <var>1</var>, <var>744</var>, <var>2</var>, <var>3248</var>, <var>3</var> },</td></tr>
<tr><th id="907">907</th><td>  { <var>1124</var>, <var>3</var>, <var>1</var>, <var>3</var>, <var>512</var>, <var>5</var> },</td></tr>
<tr><th id="908">908</th><td>  { <var>1006</var>, <var>1</var>, <var>747</var>, <var>2</var>, <var>3344</var>, <var>3</var> },</td></tr>
<tr><th id="909">909</th><td>  { <var>1108</var>, <var>746</var>, <var>1</var>, <var>0</var>, <var>672</var>, <var>8</var> },</td></tr>
<tr><th id="910">910</th><td>  { <var>1034</var>, <var>1</var>, <var>747</var>, <var>2</var>, <var>3888</var>, <var>3</var> },</td></tr>
<tr><th id="911">911</th><td>  { <var>1074</var>, <var>1</var>, <var>744</var>, <var>2</var>, <var>11218</var>, <var>3</var> },</td></tr>
<tr><th id="912">912</th><td>  { <var>1098</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11873</var>, <var>3</var> },</td></tr>
<tr><th id="913">913</th><td>  { <var>650</var>, <var>1</var>, <var>641</var>, <var>2</var>, <var>11873</var>, <var>3</var> },</td></tr>
<tr><th id="914">914</th><td>  { <var>902</var>, <var>1</var>, <var>643</var>, <var>2</var>, <var>3552</var>, <var>3</var> },</td></tr>
<tr><th id="915">915</th><td>  { <var>132</var>, <var>1</var>, <var>703</var>, <var>2</var>, <var>11217</var>, <var>3</var> },</td></tr>
<tr><th id="916">916</th><td>  { <var>270</var>, <var>1</var>, <var>701</var>, <var>2</var>, <var>11217</var>, <var>3</var> },</td></tr>
<tr><th id="917">917</th><td>  { <var>106</var>, <var>87</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="918">918</th><td>  { <var>244</var>, <var>90</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="919">919</th><td>  { <var>354</var>, <var>93</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="920">920</th><td>  { <var>453</var>, <var>96</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="921">921</th><td>  { <var>555</var>, <var>99</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="922">922</th><td>  { <var>653</var>, <var>102</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="923">923</th><td>  { <var>742</var>, <var>105</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="924">924</th><td>  { <var>820</var>, <var>108</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="925">925</th><td>  { <var>905</var>, <var>111</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="926">926</th><td>  { <var>970</var>, <var>114</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="927">927</th><td>  { <var>0</var>, <var>117</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="928">928</th><td>  { <var>166</var>, <var>120</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="929">929</th><td>  { <var>289</var>, <var>123</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="930">930</th><td>  { <var>402</var>, <var>126</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="931">931</th><td>  { <var>494</var>, <var>129</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="932">932</th><td>  { <var>603</var>, <var>132</var>, <var>1</var>, <var>0</var>, <var>2978</var>, <var>8</var> },</td></tr>
<tr><th id="933">933</th><td>  { <var>460</var>, <var>1</var>, <var>639</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="934">934</th><td>  { <var>562</var>, <var>1</var>, <var>639</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="935">935</th><td>  { <var>660</var>, <var>1</var>, <var>637</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="936">936</th><td>  { <var>749</var>, <var>1</var>, <var>637</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="937">937</th><td>  { <var>827</var>, <var>1</var>, <var>635</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="938">938</th><td>  { <var>912</var>, <var>1</var>, <var>635</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="939">939</th><td>  { <var>977</var>, <var>1</var>, <var>633</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="940">940</th><td>  { <var>9</var>, <var>1</var>, <var>633</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="941">941</th><td>  { <var>175</var>, <var>1</var>, <var>631</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="942">942</th><td>  { <var>298</var>, <var>1</var>, <var>631</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="943">943</th><td>  { <var>411</var>, <var>1</var>, <var>629</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="944">944</th><td>  { <var>503</var>, <var>1</var>, <var>629</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="945">945</th><td>  { <var>612</var>, <var>1</var>, <var>627</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="946">946</th><td>  { <var>51</var>, <var>1</var>, <var>631</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="947">947</th><td>  { <var>203</var>, <var>1</var>, <var>629</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="948">948</th><td>  { <var>333</var>, <var>1</var>, <var>629</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="949">949</th><td>  { <var>439</var>, <var>1</var>, <var>627</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="950">950</th><td>  { <var>77</var>, <var>1</var>, <var>633</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="951">951</th><td>  { <var>222</var>, <var>1</var>, <var>631</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="952">952</th><td>  { <var>136</var>, <var>1</var>, <var>625</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="953">953</th><td>  { <var>274</var>, <var>1</var>, <var>623</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="954">954</th><td>  { <var>377</var>, <var>1</var>, <var>623</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="955">955</th><td>  { <var>479</var>, <var>1</var>, <var>621</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="956">956</th><td>  { <var>578</var>, <var>1</var>, <var>619</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="957">957</th><td>  { <var>676</var>, <var>1</var>, <var>617</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="958">958</th><td>  { <var>765</var>, <var>1</var>, <var>617</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="959">959</th><td>  { <var>843</var>, <var>1</var>, <var>615</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="960">960</th><td>  { <var>102</var>, <var>1</var>, <var>611</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="961">961</th><td>  { <var>240</var>, <var>1</var>, <var>611</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="962">962</th><td>  { <var>113</var>, <var>1</var>, <var>613</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="963">963</th><td>  { <var>251</var>, <var>1</var>, <var>611</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="964">964</th><td>  { <var>116</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="965">965</th><td>  { <var>254</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="966">966</th><td>  { <var>361</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="967">967</th><td>  { <var>463</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="968">968</th><td>  { <var>120</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="969">969</th><td>  { <var>258</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="970">970</th><td>  { <var>365</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="971">971</th><td>  { <var>467</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>3169</var>, <var>3</var> },</td></tr>
<tr><th id="972">972</th><td>  { <var>125</var>, <var>1</var>, <var>696</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="973">973</th><td>  { <var>263</var>, <var>1</var>, <var>694</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="974">974</th><td>  { <var>370</var>, <var>1</var>, <var>694</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="975">975</th><td>  { <var>472</var>, <var>1</var>, <var>692</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="976">976</th><td>  { <var>571</var>, <var>1</var>, <var>692</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="977">977</th><td>  { <var>669</var>, <var>1</var>, <var>690</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="978">978</th><td>  { <var>758</var>, <var>1</var>, <var>690</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="979">979</th><td>  { <var>836</var>, <var>1</var>, <var>688</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="980">980</th><td>  { <var>917</var>, <var>1</var>, <var>688</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="981">981</th><td>  { <var>982</var>, <var>1</var>, <var>686</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="982">982</th><td>  { <var>15</var>, <var>1</var>, <var>686</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="983">983</th><td>  { <var>181</var>, <var>1</var>, <var>684</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="984">984</th><td>  { <var>304</var>, <var>1</var>, <var>684</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="985">985</th><td>  { <var>417</var>, <var>1</var>, <var>682</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="986">986</th><td>  { <var>509</var>, <var>1</var>, <var>682</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="987">987</th><td>  { <var>618</var>, <var>1</var>, <var>680</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="988">988</th><td>  { <var>698</var>, <var>1</var>, <var>680</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="989">989</th><td>  { <var>797</var>, <var>1</var>, <var>678</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="990">990</th><td>  { <var>865</var>, <var>1</var>, <var>678</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="991">991</th><td>  { <var>947</var>, <var>1</var>, <var>676</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="992">992</th><td>  { <var>57</var>, <var>1</var>, <var>676</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="993">993</th><td>  { <var>209</var>, <var>1</var>, <var>674</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="994">994</th><td>  { <var>339</var>, <var>1</var>, <var>674</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="995">995</th><td>  { <var>445</var>, <var>1</var>, <var>672</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="996">996</th><td>  { <var>540</var>, <var>1</var>, <var>672</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="997">997</th><td>  { <var>642</var>, <var>1</var>, <var>670</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="998">998</th><td>  { <var>727</var>, <var>1</var>, <var>670</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="999">999</th><td>  { <var>812</var>, <var>1</var>, <var>668</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="1000">1000</th><td>  { <var>887</var>, <var>1</var>, <var>668</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="1001">1001</th><td>  { <var>962</var>, <var>1</var>, <var>666</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="1002">1002</th><td>  { <var>83</var>, <var>1</var>, <var>666</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="1003">1003</th><td>  { <var>228</var>, <var>1</var>, <var>664</var>, <var>2</var>, <var>10945</var>, <var>3</var> },</td></tr>
<tr><th id="1004">1004</th><td>  { <var>98</var>, <var>1</var>, <var>609</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1005">1005</th><td>  { <var>236</var>, <var>1</var>, <var>609</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1006">1006</th><td>  { <var>145</var>, <var>1</var>, <var>308</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1007">1007</th><td>  { <var>283</var>, <var>1</var>, <var>304</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1008">1008</th><td>  { <var>386</var>, <var>1</var>, <var>328</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1009">1009</th><td>  { <var>488</var>, <var>1</var>, <var>324</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1010">1010</th><td>  { <var>587</var>, <var>1</var>, <var>324</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1011">1011</th><td>  { <var>685</var>, <var>1</var>, <var>320</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1012">1012</th><td>  { <var>774</var>, <var>1</var>, <var>353</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1013">1013</th><td>  { <var>852</var>, <var>1</var>, <var>349</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1014">1014</th><td>  { <var>924</var>, <var>1</var>, <var>349</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1015">1015</th><td>  { <var>989</var>, <var>1</var>, <var>345</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1016">1016</th><td>  { <var>24</var>, <var>1</var>, <var>373</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1017">1017</th><td>  { <var>190</var>, <var>1</var>, <var>369</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1018">1018</th><td>  { <var>313</var>, <var>1</var>, <var>369</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1019">1019</th><td>  { <var>426</var>, <var>1</var>, <var>365</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1020">1020</th><td>  { <var>518</var>, <var>1</var>, <var>398</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1021">1021</th><td>  { <var>627</var>, <var>1</var>, <var>394</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1022">1022</th><td>  { <var>702</var>, <var>1</var>, <var>394</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1023">1023</th><td>  { <var>801</var>, <var>1</var>, <var>390</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1024">1024</th><td>  { <var>869</var>, <var>1</var>, <var>418</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1025">1025</th><td>  { <var>951</var>, <var>1</var>, <var>414</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1026">1026</th><td>  { <var>61</var>, <var>1</var>, <var>414</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1027">1027</th><td>  { <var>213</var>, <var>1</var>, <var>410</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1028">1028</th><td>  { <var>343</var>, <var>1</var>, <var>443</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1029">1029</th><td>  { <var>449</var>, <var>1</var>, <var>439</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1030">1030</th><td>  { <var>544</var>, <var>1</var>, <var>439</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1031">1031</th><td>  { <var>646</var>, <var>1</var>, <var>435</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1032">1032</th><td>  { <var>731</var>, <var>1</var>, <var>463</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1033">1033</th><td>  { <var>816</var>, <var>1</var>, <var>459</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1034">1034</th><td>  { <var>891</var>, <var>1</var>, <var>459</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1035">1035</th><td>  { <var>966</var>, <var>1</var>, <var>455</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1036">1036</th><td>  { <var>87</var>, <var>1</var>, <var>471</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1037">1037</th><td>  { <var>232</var>, <var>1</var>, <var>467</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1038">1038</th><td>  { <var>109</var>, <var>1</var>, <var>736</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1039">1039</th><td>  { <var>247</var>, <var>1</var>, <var>733</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1040">1040</th><td>  { <var>357</var>, <var>1</var>, <var>733</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1041">1041</th><td>  { <var>456</var>, <var>1</var>, <var>730</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1042">1042</th><td>  { <var>558</var>, <var>1</var>, <var>730</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1043">1043</th><td>  { <var>656</var>, <var>1</var>, <var>727</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1044">1044</th><td>  { <var>745</var>, <var>1</var>, <var>727</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1045">1045</th><td>  { <var>823</var>, <var>1</var>, <var>724</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1046">1046</th><td>  { <var>908</var>, <var>1</var>, <var>724</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1047">1047</th><td>  { <var>973</var>, <var>1</var>, <var>721</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1048">1048</th><td>  { <var>4</var>, <var>1</var>, <var>721</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1049">1049</th><td>  { <var>170</var>, <var>1</var>, <var>718</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1050">1050</th><td>  { <var>293</var>, <var>1</var>, <var>718</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1051">1051</th><td>  { <var>406</var>, <var>1</var>, <var>712</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1052">1052</th><td>  { <var>498</var>, <var>1</var>, <var>712</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1053">1053</th><td>  { <var>607</var>, <var>1</var>, <var>709</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1054">1054</th><td>  { <var>691</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1055">1055</th><td>  { <var>790</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1056">1056</th><td>  { <var>858</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1057">1057</th><td>  { <var>940</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1058">1058</th><td>  { <var>46</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1059">1059</th><td>  { <var>198</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1060">1060</th><td>  { <var>328</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1061">1061</th><td>  { <var>434</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1062">1062</th><td>  { <var>533</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1063">1063</th><td>  { <var>635</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1064">1064</th><td>  { <var>720</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1065">1065</th><td>  { <var>805</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1066">1066</th><td>  { <var>880</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1067">1067</th><td>  { <var>955</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1068">1068</th><td>  { <var>72</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1069">1069</th><td>  { <var>217</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1070">1070</th><td>  { <var>123</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1071">1071</th><td>  { <var>261</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1072">1072</th><td>  { <var>368</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1073">1073</th><td>  { <var>470</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1074">1074</th><td>  { <var>569</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1075">1075</th><td>  { <var>667</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1076">1076</th><td>  { <var>756</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1077">1077</th><td>  { <var>834</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1078">1078</th><td>  { <var>915</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1079">1079</th><td>  { <var>980</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1080">1080</th><td>  { <var>13</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1081">1081</th><td>  { <var>179</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1082">1082</th><td>  { <var>302</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1083">1083</th><td>  { <var>415</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1084">1084</th><td>  { <var>507</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1085">1085</th><td>  { <var>616</var>, <var>1</var>, <var>547</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1086">1086</th><td>  { <var>696</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1087">1087</th><td>  { <var>795</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1088">1088</th><td>  { <var>863</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1089">1089</th><td>  { <var>945</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1090">1090</th><td>  { <var>55</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1091">1091</th><td>  { <var>207</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1092">1092</th><td>  { <var>337</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1093">1093</th><td>  { <var>443</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1094">1094</th><td>  { <var>538</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1095">1095</th><td>  { <var>640</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1096">1096</th><td>  { <var>725</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1097">1097</th><td>  { <var>810</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1098">1098</th><td>  { <var>885</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1099">1099</th><td>  { <var>960</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1100">1100</th><td>  { <var>81</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1101">1101</th><td>  { <var>226</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>11281</var>, <var>3</var> },</td></tr>
<tr><th id="1102">1102</th><td>  { <var>119</var>, <var>426</var>, <var>1</var>, <var>9</var>, <var>1284</var>, <var>24</var> },</td></tr>
<tr><th id="1103">1103</th><td>  { <var>257</var>, <var>381</var>, <var>1</var>, <var>9</var>, <var>1172</var>, <var>24</var> },</td></tr>
<tr><th id="1104">1104</th><td>  { <var>364</var>, <var>336</var>, <var>1</var>, <var>9</var>, <var>1060</var>, <var>24</var> },</td></tr>
<tr><th id="1105">1105</th><td>  { <var>466</var>, <var>295</var>, <var>1</var>, <var>9</var>, <var>948</var>, <var>24</var> },</td></tr>
<tr><th id="1106">1106</th><td>  { <var>565</var>, <var>274</var>, <var>1</var>, <var>9</var>, <var>836</var>, <var>24</var> },</td></tr>
<tr><th id="1107">1107</th><td>  { <var>663</var>, <var>253</var>, <var>1</var>, <var>9</var>, <var>724</var>, <var>24</var> },</td></tr>
<tr><th id="1108">1108</th><td>  { <var>752</var>, <var>232</var>, <var>1</var>, <var>9</var>, <var>564</var>, <var>24</var> },</td></tr>
<tr><th id="1109">1109</th><td>  { <var>830</var>, <var>211</var>, <var>1</var>, <var>9</var>, <var>404</var>, <var>24</var> },</td></tr>
<tr><th id="1110">1110</th><td>  { <var>148</var>, <var>451</var>, <var>737</var>, <var>5</var>, <var>7154</var>, <var>20</var> },</td></tr>
<tr><th id="1111">1111</th><td>  { <var>286</var>, <var>431</var>, <var>734</var>, <var>5</var>, <var>6754</var>, <var>20</var> },</td></tr>
<tr><th id="1112">1112</th><td>  { <var>389</var>, <var>406</var>, <var>734</var>, <var>5</var>, <var>6434</var>, <var>20</var> },</td></tr>
<tr><th id="1113">1113</th><td>  { <var>491</var>, <var>386</var>, <var>731</var>, <var>5</var>, <var>6034</var>, <var>20</var> },</td></tr>
<tr><th id="1114">1114</th><td>  { <var>590</var>, <var>361</var>, <var>731</var>, <var>5</var>, <var>5714</var>, <var>20</var> },</td></tr>
<tr><th id="1115">1115</th><td>  { <var>688</var>, <var>341</var>, <var>728</var>, <var>5</var>, <var>5314</var>, <var>20</var> },</td></tr>
<tr><th id="1116">1116</th><td>  { <var>777</var>, <var>316</var>, <var>728</var>, <var>5</var>, <var>4994</var>, <var>20</var> },</td></tr>
<tr><th id="1117">1117</th><td>  { <var>855</var>, <var>300</var>, <var>725</var>, <var>5</var>, <var>4658</var>, <var>20</var> },</td></tr>
<tr><th id="1118">1118</th><td>  { <var>927</var>, <var>287</var>, <var>725</var>, <var>5</var>, <var>4530</var>, <var>20</var> },</td></tr>
<tr><th id="1119">1119</th><td>  { <var>992</var>, <var>279</var>, <var>722</var>, <var>5</var>, <var>4322</var>, <var>20</var> },</td></tr>
<tr><th id="1120">1120</th><td>  { <var>28</var>, <var>266</var>, <var>722</var>, <var>5</var>, <var>4194</var>, <var>20</var> },</td></tr>
<tr><th id="1121">1121</th><td>  { <var>194</var>, <var>258</var>, <var>719</var>, <var>5</var>, <var>3986</var>, <var>20</var> },</td></tr>
<tr><th id="1122">1122</th><td>  { <var>317</var>, <var>245</var>, <var>719</var>, <var>5</var>, <var>3858</var>, <var>20</var> },</td></tr>
<tr><th id="1123">1123</th><td>  { <var>430</var>, <var>237</var>, <var>713</var>, <var>5</var>, <var>3650</var>, <var>20</var> },</td></tr>
<tr><th id="1124">1124</th><td>  { <var>522</var>, <var>224</var>, <var>713</var>, <var>5</var>, <var>3522</var>, <var>20</var> },</td></tr>
<tr><th id="1125">1125</th><td>  { <var>631</var>, <var>216</var>, <var>710</var>, <var>5</var>, <var>3314</var>, <var>20</var> },</td></tr>
<tr><th id="1126">1126</th><td>  { <var>128</var>, <var>605</var>, <var>1</var>, <var>5</var>, <var>9618</var>, <var>20</var> },</td></tr>
<tr><th id="1127">1127</th><td>  { <var>266</var>, <var>597</var>, <var>1</var>, <var>5</var>, <var>9490</var>, <var>20</var> },</td></tr>
<tr><th id="1128">1128</th><td>  { <var>373</var>, <var>589</var>, <var>1</var>, <var>5</var>, <var>9362</var>, <var>20</var> },</td></tr>
<tr><th id="1129">1129</th><td>  { <var>475</var>, <var>581</var>, <var>1</var>, <var>5</var>, <var>9234</var>, <var>20</var> },</td></tr>
<tr><th id="1130">1130</th><td>  { <var>574</var>, <var>573</var>, <var>1</var>, <var>5</var>, <var>9106</var>, <var>20</var> },</td></tr>
<tr><th id="1131">1131</th><td>  { <var>672</var>, <var>565</var>, <var>1</var>, <var>5</var>, <var>8978</var>, <var>20</var> },</td></tr>
<tr><th id="1132">1132</th><td>  { <var>761</var>, <var>557</var>, <var>1</var>, <var>5</var>, <var>8850</var>, <var>20</var> },</td></tr>
<tr><th id="1133">1133</th><td>  { <var>839</var>, <var>549</var>, <var>1</var>, <var>5</var>, <var>8722</var>, <var>20</var> },</td></tr>
<tr><th id="1134">1134</th><td>  { <var>920</var>, <var>541</var>, <var>1</var>, <var>5</var>, <var>8594</var>, <var>20</var> },</td></tr>
<tr><th id="1135">1135</th><td>  { <var>985</var>, <var>533</var>, <var>1</var>, <var>5</var>, <var>8466</var>, <var>20</var> },</td></tr>
<tr><th id="1136">1136</th><td>  { <var>19</var>, <var>525</var>, <var>1</var>, <var>5</var>, <var>8338</var>, <var>20</var> },</td></tr>
<tr><th id="1137">1137</th><td>  { <var>185</var>, <var>517</var>, <var>1</var>, <var>5</var>, <var>8210</var>, <var>20</var> },</td></tr>
<tr><th id="1138">1138</th><td>  { <var>308</var>, <var>509</var>, <var>1</var>, <var>5</var>, <var>8082</var>, <var>20</var> },</td></tr>
<tr><th id="1139">1139</th><td>  { <var>421</var>, <var>501</var>, <var>1</var>, <var>5</var>, <var>7954</var>, <var>20</var> },</td></tr>
<tr><th id="1140">1140</th><td>  { <var>513</var>, <var>490</var>, <var>1</var>, <var>5</var>, <var>7778</var>, <var>20</var> },</td></tr>
<tr><th id="1141">1141</th><td>  { <var>622</var>, <var>482</var>, <var>1</var>, <var>5</var>, <var>7650</var>, <var>20</var> },</td></tr>
<tr><th id="1142">1142</th><td>  { <var>151</var>, <var>698</var>, <var>1</var>, <var>0</var>, <var>3201</var>, <var>11</var> },</td></tr>
<tr><th id="1143">1143</th><td>  { <var>392</var>, <var>698</var>, <var>1</var>, <var>0</var>, <var>3201</var>, <var>11</var> },</td></tr>
<tr><th id="1144">1144</th><td>  { <var>593</var>, <var>661</var>, <var>1</var>, <var>0</var>, <var>80</var>, <var>14</var> },</td></tr>
<tr><th id="1145">1145</th><td>  { <var>780</var>, <var>183</var>, <var>1</var>, <var>0</var>, <var>2208</var>, <var>8</var> },</td></tr>
<tr><th id="1146">1146</th><td>  { <var>930</var>, <var>715</var>, <var>1</var>, <var>0</var>, <var>3120</var>, <var>11</var> },</td></tr>
<tr><th id="1147">1147</th><td>  { <var>32</var>, <var>739</var>, <var>1</var>, <var>0</var>, <var>3072</var>, <var>11</var> },</td></tr>
<tr><th id="1148">1148</th><td>  { <var>706</var>, <var>752</var>, <var>1</var>, <var>0</var>, <var>2258</var>, <var>11</var> },</td></tr>
<tr><th id="1149">1149</th><td>  { <var>156</var>, <var>189</var>, <var>1</var>, <var>0</var>, <var>3025</var>, <var>8</var> },</td></tr>
<tr><th id="1150">1150</th><td>  { <var>397</var>, <var>475</var>, <var>1</var>, <var>0</var>, <var>7905</var>, <var>8</var> },</td></tr>
<tr><th id="1151">1151</th><td>  { <var>598</var>, <var>153</var>, <var>1</var>, <var>0</var>, <var>2354</var>, <var>8</var> },</td></tr>
<tr><th id="1152">1152</th><td>  { <var>785</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2354</var>, <var>8</var> },</td></tr>
<tr><th id="1153">1153</th><td>  { <var>935</var>, <var>159</var>, <var>1</var>, <var>0</var>, <var>2354</var>, <var>8</var> },</td></tr>
<tr><th id="1154">1154</th><td>  { <var>39</var>, <var>162</var>, <var>1</var>, <var>0</var>, <var>2354</var>, <var>8</var> },</td></tr>
<tr><th id="1155">1155</th><td>  { <var>321</var>, <var>165</var>, <var>1</var>, <var>0</var>, <var>2354</var>, <var>8</var> },</td></tr>
<tr><th id="1156">1156</th><td>  { <var>526</var>, <var>168</var>, <var>1</var>, <var>0</var>, <var>2354</var>, <var>8</var> },</td></tr>
<tr><th id="1157">1157</th><td>  { <var>713</var>, <var>177</var>, <var>1</var>, <var>0</var>, <var>2402</var>, <var>8</var> },</td></tr>
<tr><th id="1158">1158</th><td>  { <var>873</var>, <var>180</var>, <var>1</var>, <var>0</var>, <var>2402</var>, <var>8</var> },</td></tr>
<tr><th id="1159">1159</th><td>  { <var>65</var>, <var>165</var>, <var>1</var>, <var>0</var>, <var>2306</var>, <var>8</var> },</td></tr>
<tr><th id="1160">1160</th><td>  { <var>347</var>, <var>168</var>, <var>1</var>, <var>0</var>, <var>2306</var>, <var>8</var> },</td></tr>
<tr><th id="1161">1161</th><td>  { <var>548</var>, <var>749</var>, <var>1</var>, <var>0</var>, <var>256</var>, <var>11</var> },</td></tr>
<tr><th id="1162">1162</th><td>  { <var>735</var>, <var>171</var>, <var>1</var>, <var>0</var>, <var>2306</var>, <var>8</var> },</td></tr>
<tr><th id="1163">1163</th><td>  { <var>895</var>, <var>174</var>, <var>1</var>, <var>0</var>, <var>2306</var>, <var>8</var> },</td></tr>
<tr><th id="1164">1164</th><td>  { <var>91</var>, <var>162</var>, <var>1</var>, <var>0</var>, <var>2160</var>, <var>8</var> },</td></tr>
<tr><th id="1165">1165</th><td>  { <var>161</var>, <var>1</var>, <var>707</var>, <var>2</var>, <var>176</var>, <var>0</var> },</td></tr>
<tr><th id="1166">1166</th><td>};</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><b>extern</b> <em>const</em> MCPhysReg HexagonRegUnitRoots[][<var>2</var>] = {</td></tr>
<tr><th id="1169">1169</th><td>  { Hexagon::CS0 },</td></tr>
<tr><th id="1170">1170</th><td>  { Hexagon::CS1 },</td></tr>
<tr><th id="1171">1171</th><td>  { Hexagon::FRAMEKEY },</td></tr>
<tr><th id="1172">1172</th><td>  { Hexagon::FRAMELIMIT },</td></tr>
<tr><th id="1173">1173</th><td>  { Hexagon::GELR },</td></tr>
<tr><th id="1174">1174</th><td>  { Hexagon::GOSP },</td></tr>
<tr><th id="1175">1175</th><td>  { Hexagon::GP },</td></tr>
<tr><th id="1176">1176</th><td>  { Hexagon::GPCYCLEHI },</td></tr>
<tr><th id="1177">1177</th><td>  { Hexagon::GPCYCLELO },</td></tr>
<tr><th id="1178">1178</th><td>  { Hexagon::GSR },</td></tr>
<tr><th id="1179">1179</th><td>  { Hexagon::PC },</td></tr>
<tr><th id="1180">1180</th><td>  { Hexagon::PKTCOUNTLO },</td></tr>
<tr><th id="1181">1181</th><td>  { Hexagon::PKTCOUNTHI },</td></tr>
<tr><th id="1182">1182</th><td>  { Hexagon::UGP },</td></tr>
<tr><th id="1183">1183</th><td>  { Hexagon::UPCYCLELO },</td></tr>
<tr><th id="1184">1184</th><td>  { Hexagon::UPCYCLEHI },</td></tr>
<tr><th id="1185">1185</th><td>  { Hexagon::USR_OVF },</td></tr>
<tr><th id="1186">1186</th><td>  { Hexagon::USR, Hexagon::C8 },</td></tr>
<tr><th id="1187">1187</th><td>  { Hexagon::UTIMERLO },</td></tr>
<tr><th id="1188">1188</th><td>  { Hexagon::UTIMERHI },</td></tr>
<tr><th id="1189">1189</th><td>  { Hexagon::VTMP },</td></tr>
<tr><th id="1190">1190</th><td>  { Hexagon::C5 },</td></tr>
<tr><th id="1191">1191</th><td>  { Hexagon::R0 },</td></tr>
<tr><th id="1192">1192</th><td>  { Hexagon::R1 },</td></tr>
<tr><th id="1193">1193</th><td>  { Hexagon::R2 },</td></tr>
<tr><th id="1194">1194</th><td>  { Hexagon::R3 },</td></tr>
<tr><th id="1195">1195</th><td>  { Hexagon::R4 },</td></tr>
<tr><th id="1196">1196</th><td>  { Hexagon::R5 },</td></tr>
<tr><th id="1197">1197</th><td>  { Hexagon::R6 },</td></tr>
<tr><th id="1198">1198</th><td>  { Hexagon::R7 },</td></tr>
<tr><th id="1199">1199</th><td>  { Hexagon::R8 },</td></tr>
<tr><th id="1200">1200</th><td>  { Hexagon::R9 },</td></tr>
<tr><th id="1201">1201</th><td>  { Hexagon::R10 },</td></tr>
<tr><th id="1202">1202</th><td>  { Hexagon::R11 },</td></tr>
<tr><th id="1203">1203</th><td>  { Hexagon::R12 },</td></tr>
<tr><th id="1204">1204</th><td>  { Hexagon::R13 },</td></tr>
<tr><th id="1205">1205</th><td>  { Hexagon::R14 },</td></tr>
<tr><th id="1206">1206</th><td>  { Hexagon::R15 },</td></tr>
<tr><th id="1207">1207</th><td>  { Hexagon::R16 },</td></tr>
<tr><th id="1208">1208</th><td>  { Hexagon::R17 },</td></tr>
<tr><th id="1209">1209</th><td>  { Hexagon::R18 },</td></tr>
<tr><th id="1210">1210</th><td>  { Hexagon::R19 },</td></tr>
<tr><th id="1211">1211</th><td>  { Hexagon::R20 },</td></tr>
<tr><th id="1212">1212</th><td>  { Hexagon::R21 },</td></tr>
<tr><th id="1213">1213</th><td>  { Hexagon::R22 },</td></tr>
<tr><th id="1214">1214</th><td>  { Hexagon::R23 },</td></tr>
<tr><th id="1215">1215</th><td>  { Hexagon::R24 },</td></tr>
<tr><th id="1216">1216</th><td>  { Hexagon::R25 },</td></tr>
<tr><th id="1217">1217</th><td>  { Hexagon::R26 },</td></tr>
<tr><th id="1218">1218</th><td>  { Hexagon::R27 },</td></tr>
<tr><th id="1219">1219</th><td>  { Hexagon::R28 },</td></tr>
<tr><th id="1220">1220</th><td>  { Hexagon::R29 },</td></tr>
<tr><th id="1221">1221</th><td>  { Hexagon::R30 },</td></tr>
<tr><th id="1222">1222</th><td>  { Hexagon::R31 },</td></tr>
<tr><th id="1223">1223</th><td>  { Hexagon::G3 },</td></tr>
<tr><th id="1224">1224</th><td>  { Hexagon::G4 },</td></tr>
<tr><th id="1225">1225</th><td>  { Hexagon::G5 },</td></tr>
<tr><th id="1226">1226</th><td>  { Hexagon::G6 },</td></tr>
<tr><th id="1227">1227</th><td>  { Hexagon::G7 },</td></tr>
<tr><th id="1228">1228</th><td>  { Hexagon::G8 },</td></tr>
<tr><th id="1229">1229</th><td>  { Hexagon::G9 },</td></tr>
<tr><th id="1230">1230</th><td>  { Hexagon::G10 },</td></tr>
<tr><th id="1231">1231</th><td>  { Hexagon::G11 },</td></tr>
<tr><th id="1232">1232</th><td>  { Hexagon::G12 },</td></tr>
<tr><th id="1233">1233</th><td>  { Hexagon::G13 },</td></tr>
<tr><th id="1234">1234</th><td>  { Hexagon::G14 },</td></tr>
<tr><th id="1235">1235</th><td>  { Hexagon::G15 },</td></tr>
<tr><th id="1236">1236</th><td>  { Hexagon::G20 },</td></tr>
<tr><th id="1237">1237</th><td>  { Hexagon::G21 },</td></tr>
<tr><th id="1238">1238</th><td>  { Hexagon::G22 },</td></tr>
<tr><th id="1239">1239</th><td>  { Hexagon::G23 },</td></tr>
<tr><th id="1240">1240</th><td>  { Hexagon::G30 },</td></tr>
<tr><th id="1241">1241</th><td>  { Hexagon::G31 },</td></tr>
<tr><th id="1242">1242</th><td>  { Hexagon::GPMUCNT0 },</td></tr>
<tr><th id="1243">1243</th><td>  { Hexagon::GPMUCNT1 },</td></tr>
<tr><th id="1244">1244</th><td>  { Hexagon::GPMUCNT2 },</td></tr>
<tr><th id="1245">1245</th><td>  { Hexagon::GPMUCNT3 },</td></tr>
<tr><th id="1246">1246</th><td>  { Hexagon::GPMUCNT4 },</td></tr>
<tr><th id="1247">1247</th><td>  { Hexagon::GPMUCNT5 },</td></tr>
<tr><th id="1248">1248</th><td>  { Hexagon::GPMUCNT6 },</td></tr>
<tr><th id="1249">1249</th><td>  { Hexagon::GPMUCNT7 },</td></tr>
<tr><th id="1250">1250</th><td>  { Hexagon::LC0 },</td></tr>
<tr><th id="1251">1251</th><td>  { Hexagon::LC1 },</td></tr>
<tr><th id="1252">1252</th><td>  { Hexagon::M0 },</td></tr>
<tr><th id="1253">1253</th><td>  { Hexagon::M1 },</td></tr>
<tr><th id="1254">1254</th><td>  { Hexagon::P0, Hexagon::P3_0 },</td></tr>
<tr><th id="1255">1255</th><td>  { Hexagon::P1, Hexagon::P3_0 },</td></tr>
<tr><th id="1256">1256</th><td>  { Hexagon::P2, Hexagon::P3_0 },</td></tr>
<tr><th id="1257">1257</th><td>  { Hexagon::P3, Hexagon::P3_0 },</td></tr>
<tr><th id="1258">1258</th><td>  { Hexagon::Q0 },</td></tr>
<tr><th id="1259">1259</th><td>  { Hexagon::Q1 },</td></tr>
<tr><th id="1260">1260</th><td>  { Hexagon::Q2 },</td></tr>
<tr><th id="1261">1261</th><td>  { Hexagon::Q3 },</td></tr>
<tr><th id="1262">1262</th><td>  { Hexagon::SA0 },</td></tr>
<tr><th id="1263">1263</th><td>  { Hexagon::SA1 },</td></tr>
<tr><th id="1264">1264</th><td>  { Hexagon::V0 },</td></tr>
<tr><th id="1265">1265</th><td>  { Hexagon::V1 },</td></tr>
<tr><th id="1266">1266</th><td>  { Hexagon::V2 },</td></tr>
<tr><th id="1267">1267</th><td>  { Hexagon::V3 },</td></tr>
<tr><th id="1268">1268</th><td>  { Hexagon::V4 },</td></tr>
<tr><th id="1269">1269</th><td>  { Hexagon::V5 },</td></tr>
<tr><th id="1270">1270</th><td>  { Hexagon::V6 },</td></tr>
<tr><th id="1271">1271</th><td>  { Hexagon::V7 },</td></tr>
<tr><th id="1272">1272</th><td>  { Hexagon::V8 },</td></tr>
<tr><th id="1273">1273</th><td>  { Hexagon::V9 },</td></tr>
<tr><th id="1274">1274</th><td>  { Hexagon::V10 },</td></tr>
<tr><th id="1275">1275</th><td>  { Hexagon::V11 },</td></tr>
<tr><th id="1276">1276</th><td>  { Hexagon::V12 },</td></tr>
<tr><th id="1277">1277</th><td>  { Hexagon::V13 },</td></tr>
<tr><th id="1278">1278</th><td>  { Hexagon::V14 },</td></tr>
<tr><th id="1279">1279</th><td>  { Hexagon::V15 },</td></tr>
<tr><th id="1280">1280</th><td>  { Hexagon::V16 },</td></tr>
<tr><th id="1281">1281</th><td>  { Hexagon::V17 },</td></tr>
<tr><th id="1282">1282</th><td>  { Hexagon::V18 },</td></tr>
<tr><th id="1283">1283</th><td>  { Hexagon::V19 },</td></tr>
<tr><th id="1284">1284</th><td>  { Hexagon::V20 },</td></tr>
<tr><th id="1285">1285</th><td>  { Hexagon::V21 },</td></tr>
<tr><th id="1286">1286</th><td>  { Hexagon::V22 },</td></tr>
<tr><th id="1287">1287</th><td>  { Hexagon::V23 },</td></tr>
<tr><th id="1288">1288</th><td>  { Hexagon::V24 },</td></tr>
<tr><th id="1289">1289</th><td>  { Hexagon::V25 },</td></tr>
<tr><th id="1290">1290</th><td>  { Hexagon::V26 },</td></tr>
<tr><th id="1291">1291</th><td>  { Hexagon::V27 },</td></tr>
<tr><th id="1292">1292</th><td>  { Hexagon::V28 },</td></tr>
<tr><th id="1293">1293</th><td>  { Hexagon::V29 },</td></tr>
<tr><th id="1294">1294</th><td>  { Hexagon::V30 },</td></tr>
<tr><th id="1295">1295</th><td>  { Hexagon::V31 },</td></tr>
<tr><th id="1296">1296</th><td>  { Hexagon::VF0 },</td></tr>
<tr><th id="1297">1297</th><td>  { Hexagon::VF1 },</td></tr>
<tr><th id="1298">1298</th><td>  { Hexagon::VF2 },</td></tr>
<tr><th id="1299">1299</th><td>  { Hexagon::VF3 },</td></tr>
<tr><th id="1300">1300</th><td>  { Hexagon::VF4 },</td></tr>
<tr><th id="1301">1301</th><td>  { Hexagon::VF5 },</td></tr>
<tr><th id="1302">1302</th><td>  { Hexagon::VF6 },</td></tr>
<tr><th id="1303">1303</th><td>  { Hexagon::VF7 },</td></tr>
<tr><th id="1304">1304</th><td>  { Hexagon::VF8 },</td></tr>
<tr><th id="1305">1305</th><td>  { Hexagon::VF9 },</td></tr>
<tr><th id="1306">1306</th><td>  { Hexagon::VF10 },</td></tr>
<tr><th id="1307">1307</th><td>  { Hexagon::VF11 },</td></tr>
<tr><th id="1308">1308</th><td>  { Hexagon::VF12 },</td></tr>
<tr><th id="1309">1309</th><td>  { Hexagon::VF13 },</td></tr>
<tr><th id="1310">1310</th><td>  { Hexagon::VF14 },</td></tr>
<tr><th id="1311">1311</th><td>  { Hexagon::VF15 },</td></tr>
<tr><th id="1312">1312</th><td>  { Hexagon::VF16 },</td></tr>
<tr><th id="1313">1313</th><td>  { Hexagon::VF17 },</td></tr>
<tr><th id="1314">1314</th><td>  { Hexagon::VF18 },</td></tr>
<tr><th id="1315">1315</th><td>  { Hexagon::VF19 },</td></tr>
<tr><th id="1316">1316</th><td>  { Hexagon::VF20 },</td></tr>
<tr><th id="1317">1317</th><td>  { Hexagon::VF21 },</td></tr>
<tr><th id="1318">1318</th><td>  { Hexagon::VF22 },</td></tr>
<tr><th id="1319">1319</th><td>  { Hexagon::VF23 },</td></tr>
<tr><th id="1320">1320</th><td>  { Hexagon::VF24 },</td></tr>
<tr><th id="1321">1321</th><td>  { Hexagon::VF25 },</td></tr>
<tr><th id="1322">1322</th><td>  { Hexagon::VF26 },</td></tr>
<tr><th id="1323">1323</th><td>  { Hexagon::VF27 },</td></tr>
<tr><th id="1324">1324</th><td>  { Hexagon::VF28 },</td></tr>
<tr><th id="1325">1325</th><td>  { Hexagon::VF29 },</td></tr>
<tr><th id="1326">1326</th><td>  { Hexagon::VF30 },</td></tr>
<tr><th id="1327">1327</th><td>  { Hexagon::VF31 },</td></tr>
<tr><th id="1328">1328</th><td>  { Hexagon::VFR0 },</td></tr>
<tr><th id="1329">1329</th><td>  { Hexagon::VFR1 },</td></tr>
<tr><th id="1330">1330</th><td>  { Hexagon::VFR2 },</td></tr>
<tr><th id="1331">1331</th><td>  { Hexagon::VFR3 },</td></tr>
<tr><th id="1332">1332</th><td>  { Hexagon::VFR4 },</td></tr>
<tr><th id="1333">1333</th><td>  { Hexagon::VFR5 },</td></tr>
<tr><th id="1334">1334</th><td>  { Hexagon::VFR6 },</td></tr>
<tr><th id="1335">1335</th><td>  { Hexagon::VFR7 },</td></tr>
<tr><th id="1336">1336</th><td>  { Hexagon::VFR8 },</td></tr>
<tr><th id="1337">1337</th><td>  { Hexagon::VFR9 },</td></tr>
<tr><th id="1338">1338</th><td>  { Hexagon::VFR10 },</td></tr>
<tr><th id="1339">1339</th><td>  { Hexagon::VFR11 },</td></tr>
<tr><th id="1340">1340</th><td>  { Hexagon::VFR12 },</td></tr>
<tr><th id="1341">1341</th><td>  { Hexagon::VFR13 },</td></tr>
<tr><th id="1342">1342</th><td>  { Hexagon::VFR14 },</td></tr>
<tr><th id="1343">1343</th><td>  { Hexagon::VFR15 },</td></tr>
<tr><th id="1344">1344</th><td>  { Hexagon::VFR16 },</td></tr>
<tr><th id="1345">1345</th><td>  { Hexagon::VFR17 },</td></tr>
<tr><th id="1346">1346</th><td>  { Hexagon::VFR18 },</td></tr>
<tr><th id="1347">1347</th><td>  { Hexagon::VFR19 },</td></tr>
<tr><th id="1348">1348</th><td>  { Hexagon::VFR20 },</td></tr>
<tr><th id="1349">1349</th><td>  { Hexagon::VFR21 },</td></tr>
<tr><th id="1350">1350</th><td>  { Hexagon::VFR22 },</td></tr>
<tr><th id="1351">1351</th><td>  { Hexagon::VFR23 },</td></tr>
<tr><th id="1352">1352</th><td>  { Hexagon::VFR24 },</td></tr>
<tr><th id="1353">1353</th><td>  { Hexagon::VFR25 },</td></tr>
<tr><th id="1354">1354</th><td>  { Hexagon::VFR26 },</td></tr>
<tr><th id="1355">1355</th><td>  { Hexagon::VFR27 },</td></tr>
<tr><th id="1356">1356</th><td>  { Hexagon::VFR28 },</td></tr>
<tr><th id="1357">1357</th><td>  { Hexagon::VFR29 },</td></tr>
<tr><th id="1358">1358</th><td>  { Hexagon::VFR30 },</td></tr>
<tr><th id="1359">1359</th><td>  { Hexagon::VFR31 },</td></tr>
<tr><th id="1360">1360</th><td>};</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td><b>namespace</b> {     <i>// Register classes...</i></td></tr>
<tr><th id="1363">1363</th><td>  <i>// UsrBits Register Class...</i></td></tr>
<tr><th id="1364">1364</th><td>  <em>const</em> MCPhysReg UsrBits[] = {</td></tr>
<tr><th id="1365">1365</th><td>    Hexagon::USR_OVF, </td></tr>
<tr><th id="1366">1366</th><td>  };</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>  <i>// UsrBits Bit set.</i></td></tr>
<tr><th id="1369">1369</th><td>  <em>const</em> uint8_t UsrBitsBits[] = {</td></tr>
<tr><th id="1370">1370</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x08</var>, </td></tr>
<tr><th id="1371">1371</th><td>  };</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>  <i>// GuestRegs Register Class...</i></td></tr>
<tr><th id="1374">1374</th><td>  <em>const</em> MCPhysReg GuestRegs[] = {</td></tr>
<tr><th id="1375">1375</th><td>    Hexagon::GELR, Hexagon::GSR, Hexagon::GOSP, Hexagon::G3, Hexagon::G4, Hexagon::G5, Hexagon::G6, Hexagon::G7, Hexagon::G8, Hexagon::G9, Hexagon::G10, Hexagon::G11, Hexagon::G12, Hexagon::G13, Hexagon::G14, Hexagon::G15, Hexagon::GPMUCNT4, Hexagon::GPMUCNT5, Hexagon::GPMUCNT6, Hexagon::GPMUCNT7, Hexagon::G20, Hexagon::G21, Hexagon::G22, Hexagon::G23, Hexagon::GPCYCLELO, Hexagon::GPCYCLEHI, Hexagon::GPMUCNT0, Hexagon::GPMUCNT1, Hexagon::GPMUCNT2, Hexagon::GPMUCNT3, Hexagon::G30, Hexagon::G31, </td></tr>
<tr><th id="1376">1376</th><td>  };</td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td>  <i>// GuestRegs Bit set.</i></td></tr>
<tr><th id="1379">1379</th><td>  <em>const</em> uint8_t GuestRegsBits[] = {</td></tr>
<tr><th id="1380">1380</th><td>    <var>0xb0</var>, <var>0x03</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0xff</var>, <var>0xff</var>, <var>0x7f</var>, </td></tr>
<tr><th id="1381">1381</th><td>  };</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td>  <i>// IntRegs Register Class...</i></td></tr>
<tr><th id="1384">1384</th><td>  <em>const</em> MCPhysReg IntRegs[] = {</td></tr>
<tr><th id="1385">1385</th><td>    Hexagon::R0, Hexagon::R1, Hexagon::R2, Hexagon::R3, Hexagon::R4, Hexagon::R5, Hexagon::R6, Hexagon::R7, Hexagon::R8, Hexagon::R9, Hexagon::R12, Hexagon::R13, Hexagon::R14, Hexagon::R15, Hexagon::R16, Hexagon::R17, Hexagon::R18, Hexagon::R19, Hexagon::R20, Hexagon::R21, Hexagon::R22, Hexagon::R23, Hexagon::R24, Hexagon::R25, Hexagon::R26, Hexagon::R27, Hexagon::R28, Hexagon::R10, Hexagon::R11, Hexagon::R29, Hexagon::R30, Hexagon::R31, </td></tr>
<tr><th id="1386">1386</th><td>  };</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td>  <i>// IntRegs Bit set.</i></td></tr>
<tr><th id="1389">1389</th><td>  <em>const</em> uint8_t IntRegsBits[] = {</td></tr>
<tr><th id="1390">1390</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="1391">1391</th><td>  };</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td>  <i>// CtrRegs Register Class...</i></td></tr>
<tr><th id="1394">1394</th><td>  <em>const</em> MCPhysReg CtrRegs[] = {</td></tr>
<tr><th id="1395">1395</th><td>    Hexagon::LC0, Hexagon::SA0, Hexagon::LC1, Hexagon::SA1, Hexagon::P3_0, Hexagon::C5, Hexagon::C8, Hexagon::PC, Hexagon::UGP, Hexagon::GP, Hexagon::CS0, Hexagon::CS1, Hexagon::UPCYCLELO, Hexagon::UPCYCLEHI, Hexagon::FRAMELIMIT, Hexagon::FRAMEKEY, Hexagon::PKTCOUNTLO, Hexagon::PKTCOUNTHI, Hexagon::UTIMERLO, Hexagon::UTIMERHI, Hexagon::M0, Hexagon::M1, Hexagon::USR, </td></tr>
<tr><th id="1396">1396</th><td>  };</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>  <i>// CtrRegs Bit set.</i></td></tr>
<tr><th id="1399">1399</th><td>  <em>const</em> uint8_t CtrRegsBits[] = {</td></tr>
<tr><th id="1400">1400</th><td>    <var>0x4c</var>, <var>0x74</var>, <var>0x67</var>, <var>0x0f</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x07</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x18</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x10</var>, </td></tr>
<tr><th id="1401">1401</th><td>  };</td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td>  <i>// GeneralSubRegs Register Class...</i></td></tr>
<tr><th id="1404">1404</th><td>  <em>const</em> MCPhysReg GeneralSubRegs[] = {</td></tr>
<tr><th id="1405">1405</th><td>    Hexagon::R23, Hexagon::R22, Hexagon::R21, Hexagon::R20, Hexagon::R19, Hexagon::R18, Hexagon::R17, Hexagon::R16, Hexagon::R7, Hexagon::R6, Hexagon::R5, Hexagon::R4, Hexagon::R3, Hexagon::R2, Hexagon::R1, Hexagon::R0, </td></tr>
<tr><th id="1406">1406</th><td>  };</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td>  <i>// GeneralSubRegs Bit set.</i></td></tr>
<tr><th id="1409">1409</th><td>  <em>const</em> uint8_t GeneralSubRegsBits[] = {</td></tr>
<tr><th id="1410">1410</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0x07</var>, <var>0xf8</var>, <var>0x07</var>, </td></tr>
<tr><th id="1411">1411</th><td>  };</td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td>  <i>// V62Regs Register Class...</i></td></tr>
<tr><th id="1414">1414</th><td>  <em>const</em> MCPhysReg V62Regs[] = {</td></tr>
<tr><th id="1415">1415</th><td>    Hexagon::FRAMELIMIT, Hexagon::FRAMEKEY, Hexagon::C17_16, Hexagon::PKTCOUNTLO, Hexagon::PKTCOUNTHI, Hexagon::PKTCOUNT, Hexagon::UTIMERLO, Hexagon::UTIMERHI, Hexagon::UTIMER, </td></tr>
<tr><th id="1416">1416</th><td>  };</td></tr>
<tr><th id="1417">1417</th><td></td></tr>
<tr><th id="1418">1418</th><td>  <i>// V62Regs Bit set.</i></td></tr>
<tr><th id="1419">1419</th><td>  <em>const</em> uint8_t V62RegsBits[] = {</td></tr>
<tr><th id="1420">1420</th><td>    <var>0x0c</var>, <var>0x38</var>, <var>0x70</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x08</var>, </td></tr>
<tr><th id="1421">1421</th><td>  };</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td>  <i>// IntRegsLow8 Register Class...</i></td></tr>
<tr><th id="1424">1424</th><td>  <em>const</em> MCPhysReg IntRegsLow8[] = {</td></tr>
<tr><th id="1425">1425</th><td>    Hexagon::R7, Hexagon::R6, Hexagon::R5, Hexagon::R4, Hexagon::R3, Hexagon::R2, Hexagon::R1, Hexagon::R0, </td></tr>
<tr><th id="1426">1426</th><td>  };</td></tr>
<tr><th id="1427">1427</th><td></td></tr>
<tr><th id="1428">1428</th><td>  <i>// IntRegsLow8 Bit set.</i></td></tr>
<tr><th id="1429">1429</th><td>  <em>const</em> uint8_t IntRegsLow8Bits[] = {</td></tr>
<tr><th id="1430">1430</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0x07</var>, </td></tr>
<tr><th id="1431">1431</th><td>  };</td></tr>
<tr><th id="1432">1432</th><td></td></tr>
<tr><th id="1433">1433</th><td>  <i>// CtrRegs_and_V62Regs Register Class...</i></td></tr>
<tr><th id="1434">1434</th><td>  <em>const</em> MCPhysReg CtrRegs_and_V62Regs[] = {</td></tr>
<tr><th id="1435">1435</th><td>    Hexagon::FRAMELIMIT, Hexagon::FRAMEKEY, Hexagon::PKTCOUNTLO, Hexagon::PKTCOUNTHI, Hexagon::UTIMERLO, Hexagon::UTIMERHI, </td></tr>
<tr><th id="1436">1436</th><td>  };</td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td>  <i>// CtrRegs_and_V62Regs Bit set.</i></td></tr>
<tr><th id="1439">1439</th><td>  <em>const</em> uint8_t CtrRegs_and_V62RegsBits[] = {</td></tr>
<tr><th id="1440">1440</th><td>    <var>0x0c</var>, <var>0x30</var>, <var>0x60</var>, </td></tr>
<tr><th id="1441">1441</th><td>  };</td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td>  <i>// PredRegs Register Class...</i></td></tr>
<tr><th id="1444">1444</th><td>  <em>const</em> MCPhysReg PredRegs[] = {</td></tr>
<tr><th id="1445">1445</th><td>    Hexagon::P0, Hexagon::P1, Hexagon::P2, Hexagon::P3, </td></tr>
<tr><th id="1446">1446</th><td>  };</td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td>  <i>// PredRegs Bit set.</i></td></tr>
<tr><th id="1449">1449</th><td>  <em>const</em> uint8_t PredRegsBits[] = {</td></tr>
<tr><th id="1450">1450</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x78</var>, </td></tr>
<tr><th id="1451">1451</th><td>  };</td></tr>
<tr><th id="1452">1452</th><td></td></tr>
<tr><th id="1453">1453</th><td>  <i>// V62Regs_with_isub_hi Register Class...</i></td></tr>
<tr><th id="1454">1454</th><td>  <em>const</em> MCPhysReg V62Regs_with_isub_hi[] = {</td></tr>
<tr><th id="1455">1455</th><td>    Hexagon::C17_16, Hexagon::PKTCOUNT, Hexagon::UTIMER, </td></tr>
<tr><th id="1456">1456</th><td>  };</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>  <i>// V62Regs_with_isub_hi Bit set.</i></td></tr>
<tr><th id="1459">1459</th><td>  <em>const</em> uint8_t V62Regs_with_isub_hiBits[] = {</td></tr>
<tr><th id="1460">1460</th><td>    <var>0x00</var>, <var>0x08</var>, <var>0x10</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x08</var>, </td></tr>
<tr><th id="1461">1461</th><td>  };</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>  <i>// ModRegs Register Class...</i></td></tr>
<tr><th id="1464">1464</th><td>  <em>const</em> MCPhysReg ModRegs[] = {</td></tr>
<tr><th id="1465">1465</th><td>    Hexagon::M0, Hexagon::M1, </td></tr>
<tr><th id="1466">1466</th><td>  };</td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td>  <i>// ModRegs Bit set.</i></td></tr>
<tr><th id="1469">1469</th><td>  <em>const</em> uint8_t ModRegsBits[] = {</td></tr>
<tr><th id="1470">1470</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x06</var>, </td></tr>
<tr><th id="1471">1471</th><td>  };</td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td>  <i>// CtrRegs_with_subreg_overflow Register Class...</i></td></tr>
<tr><th id="1474">1474</th><td>  <em>const</em> MCPhysReg CtrRegs_with_subreg_overflow[] = {</td></tr>
<tr><th id="1475">1475</th><td>    Hexagon::USR, </td></tr>
<tr><th id="1476">1476</th><td>  };</td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td>  <i>// CtrRegs_with_subreg_overflow Bit set.</i></td></tr>
<tr><th id="1479">1479</th><td>  <em>const</em> uint8_t CtrRegs_with_subreg_overflowBits[] = {</td></tr>
<tr><th id="1480">1480</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x04</var>, </td></tr>
<tr><th id="1481">1481</th><td>  };</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td>  <i>// V65Regs Register Class...</i></td></tr>
<tr><th id="1484">1484</th><td>  <em>const</em> MCPhysReg V65Regs[] = {</td></tr>
<tr><th id="1485">1485</th><td>    Hexagon::VTMP, </td></tr>
<tr><th id="1486">1486</th><td>  };</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td>  <i>// V65Regs Bit set.</i></td></tr>
<tr><th id="1489">1489</th><td>  <em>const</em> uint8_t V65RegsBits[] = {</td></tr>
<tr><th id="1490">1490</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, </td></tr>
<tr><th id="1491">1491</th><td>  };</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td>  <i>// DoubleRegs Register Class...</i></td></tr>
<tr><th id="1494">1494</th><td>  <em>const</em> MCPhysReg DoubleRegs[] = {</td></tr>
<tr><th id="1495">1495</th><td>    Hexagon::D0, Hexagon::D1, Hexagon::D2, Hexagon::D3, Hexagon::D4, Hexagon::D6, Hexagon::D7, Hexagon::D8, Hexagon::D9, Hexagon::D10, Hexagon::D11, Hexagon::D12, Hexagon::D13, Hexagon::D5, Hexagon::D14, Hexagon::D15, </td></tr>
<tr><th id="1496">1496</th><td>  };</td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td>  <i>// DoubleRegs Bit set.</i></td></tr>
<tr><th id="1499">1499</th><td>  <em>const</em> uint8_t DoubleRegsBits[] = {</td></tr>
<tr><th id="1500">1500</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0xff</var>, <var>0x0f</var>, </td></tr>
<tr><th id="1501">1501</th><td>  };</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>  <i>// GuestRegs64 Register Class...</i></td></tr>
<tr><th id="1504">1504</th><td>  <em>const</em> MCPhysReg GuestRegs64[] = {</td></tr>
<tr><th id="1505">1505</th><td>    Hexagon::G1_0, Hexagon::G3_2, Hexagon::G5_4, Hexagon::G7_6, Hexagon::G9_8, Hexagon::G11_10, Hexagon::G13_12, Hexagon::G15_14, Hexagon::G17_16, Hexagon::G19_18, Hexagon::G21_20, Hexagon::G23_22, Hexagon::G25_24, Hexagon::G27_26, Hexagon::G29_28, Hexagon::G31_30, </td></tr>
<tr><th id="1506">1506</th><td>  };</td></tr>
<tr><th id="1507">1507</th><td></td></tr>
<tr><th id="1508">1508</th><td>  <i>// GuestRegs64 Bit set.</i></td></tr>
<tr><th id="1509">1509</th><td>  <em>const</em> uint8_t GuestRegs64Bits[] = {</td></tr>
<tr><th id="1510">1510</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0xff</var>, <var>0x0f</var>, </td></tr>
<tr><th id="1511">1511</th><td>  };</td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td>  <i>// VectRegRev Register Class...</i></td></tr>
<tr><th id="1514">1514</th><td>  <em>const</em> MCPhysReg VectRegRev[] = {</td></tr>
<tr><th id="1515">1515</th><td>    Hexagon::WR0, Hexagon::WR1, Hexagon::WR2, Hexagon::WR3, Hexagon::WR4, Hexagon::WR5, Hexagon::WR6, Hexagon::WR7, Hexagon::WR8, Hexagon::WR9, Hexagon::WR10, Hexagon::WR11, Hexagon::WR12, Hexagon::WR13, Hexagon::WR14, Hexagon::WR15, </td></tr>
<tr><th id="1516">1516</th><td>  };</td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td>  <i>// VectRegRev Bit set.</i></td></tr>
<tr><th id="1519">1519</th><td>  <em>const</em> uint8_t VectRegRevBits[] = {</td></tr>
<tr><th id="1520">1520</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xe0</var>, <var>0xff</var>, <var>0x1f</var>, </td></tr>
<tr><th id="1521">1521</th><td>  };</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td>  <i>// CtrRegs64 Register Class...</i></td></tr>
<tr><th id="1524">1524</th><td>  <em>const</em> MCPhysReg CtrRegs64[] = {</td></tr>
<tr><th id="1525">1525</th><td>    Hexagon::C1_0, Hexagon::C3_2, Hexagon::C5_4, Hexagon::C7_6, Hexagon::C9_8, Hexagon::C11_10, Hexagon::CS, Hexagon::UPCYCLE, Hexagon::C17_16, Hexagon::PKTCOUNT, Hexagon::UTIMER, </td></tr>
<tr><th id="1526">1526</th><td>  };</td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td>  <i>// CtrRegs64 Bit set.</i></td></tr>
<tr><th id="1529">1529</th><td>  <em>const</em> uint8_t CtrRegs64Bits[] = {</td></tr>
<tr><th id="1530">1530</th><td>    <var>0x02</var>, <var>0x88</var>, <var>0x10</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xe0</var>, <var>0x0f</var>, </td></tr>
<tr><th id="1531">1531</th><td>  };</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>  <i>// GeneralDoubleLow8Regs Register Class...</i></td></tr>
<tr><th id="1534">1534</th><td>  <em>const</em> MCPhysReg GeneralDoubleLow8Regs[] = {</td></tr>
<tr><th id="1535">1535</th><td>    Hexagon::D11, Hexagon::D10, Hexagon::D9, Hexagon::D8, Hexagon::D3, Hexagon::D2, Hexagon::D1, Hexagon::D0, </td></tr>
<tr><th id="1536">1536</th><td>  };</td></tr>
<tr><th id="1537">1537</th><td></td></tr>
<tr><th id="1538">1538</th><td>  <i>// GeneralDoubleLow8Regs Bit set.</i></td></tr>
<tr><th id="1539">1539</th><td>  <em>const</em> uint8_t GeneralDoubleLow8RegsBits[] = {</td></tr>
<tr><th id="1540">1540</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0xf0</var>, </td></tr>
<tr><th id="1541">1541</th><td>  };</td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td>  <i>// DoubleRegs_with_isub_hi_in_IntRegsLow8 Register Class...</i></td></tr>
<tr><th id="1544">1544</th><td>  <em>const</em> MCPhysReg DoubleRegs_with_isub_hi_in_IntRegsLow8[] = {</td></tr>
<tr><th id="1545">1545</th><td>    Hexagon::D3, Hexagon::D2, Hexagon::D1, Hexagon::D0, </td></tr>
<tr><th id="1546">1546</th><td>  };</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td>  <i>// DoubleRegs_with_isub_hi_in_IntRegsLow8 Bit set.</i></td></tr>
<tr><th id="1549">1549</th><td>  <em>const</em> uint8_t DoubleRegs_with_isub_hi_in_IntRegsLow8Bits[] = {</td></tr>
<tr><th id="1550">1550</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, </td></tr>
<tr><th id="1551">1551</th><td>  };</td></tr>
<tr><th id="1552">1552</th><td></td></tr>
<tr><th id="1553">1553</th><td>  <i>// CtrRegs64_and_V62Regs Register Class...</i></td></tr>
<tr><th id="1554">1554</th><td>  <em>const</em> MCPhysReg CtrRegs64_and_V62Regs[] = {</td></tr>
<tr><th id="1555">1555</th><td>    Hexagon::C17_16, Hexagon::PKTCOUNT, Hexagon::UTIMER, </td></tr>
<tr><th id="1556">1556</th><td>  };</td></tr>
<tr><th id="1557">1557</th><td></td></tr>
<tr><th id="1558">1558</th><td>  <i>// CtrRegs64_and_V62Regs Bit set.</i></td></tr>
<tr><th id="1559">1559</th><td>  <em>const</em> uint8_t CtrRegs64_and_V62RegsBits[] = {</td></tr>
<tr><th id="1560">1560</th><td>    <var>0x00</var>, <var>0x08</var>, <var>0x10</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x08</var>, </td></tr>
<tr><th id="1561">1561</th><td>  };</td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td>  <i>// CtrRegs64_with_isub_hi_in_ModRegs Register Class...</i></td></tr>
<tr><th id="1564">1564</th><td>  <em>const</em> MCPhysReg CtrRegs64_with_isub_hi_in_ModRegs[] = {</td></tr>
<tr><th id="1565">1565</th><td>    Hexagon::C7_6, </td></tr>
<tr><th id="1566">1566</th><td>  };</td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td>  <i>// CtrRegs64_with_isub_hi_in_ModRegs Bit set.</i></td></tr>
<tr><th id="1569">1569</th><td>  <em>const</em> uint8_t CtrRegs64_with_isub_hi_in_ModRegsBits[] = {</td></tr>
<tr><th id="1570">1570</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x01</var>, </td></tr>
<tr><th id="1571">1571</th><td>  };</td></tr>
<tr><th id="1572">1572</th><td></td></tr>
<tr><th id="1573">1573</th><td>  <i>// HvxQR Register Class...</i></td></tr>
<tr><th id="1574">1574</th><td>  <em>const</em> MCPhysReg HvxQR[] = {</td></tr>
<tr><th id="1575">1575</th><td>    Hexagon::Q0, Hexagon::Q1, Hexagon::Q2, Hexagon::Q3, </td></tr>
<tr><th id="1576">1576</th><td>  };</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td>  <i>// HvxQR Bit set.</i></td></tr>
<tr><th id="1579">1579</th><td>  <em>const</em> uint8_t HvxQRBits[] = {</td></tr>
<tr><th id="1580">1580</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x07</var>, </td></tr>
<tr><th id="1581">1581</th><td>  };</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td>  <i>// HvxVR Register Class...</i></td></tr>
<tr><th id="1584">1584</th><td>  <em>const</em> MCPhysReg HvxVR[] = {</td></tr>
<tr><th id="1585">1585</th><td>    Hexagon::V0, Hexagon::V1, Hexagon::V2, Hexagon::V3, Hexagon::V4, Hexagon::V5, Hexagon::V6, Hexagon::V7, Hexagon::V8, Hexagon::V9, Hexagon::V10, Hexagon::V11, Hexagon::V12, Hexagon::V13, Hexagon::V14, Hexagon::V15, Hexagon::V16, Hexagon::V17, Hexagon::V18, Hexagon::V19, Hexagon::V20, Hexagon::V21, Hexagon::V22, Hexagon::V23, Hexagon::V24, Hexagon::V25, Hexagon::V26, Hexagon::V27, Hexagon::V28, Hexagon::V29, Hexagon::V30, Hexagon::V31, Hexagon::VTMP, </td></tr>
<tr><th id="1586">1586</th><td>  };</td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td>  <i>// HvxVR Bit set.</i></td></tr>
<tr><th id="1589">1589</th><td>  <em>const</em> uint8_t HvxVRBits[] = {</td></tr>
<tr><th id="1590">1590</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xe0</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x1f</var>, </td></tr>
<tr><th id="1591">1591</th><td>  };</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td>  <i>// HvxVR_and_V65Regs Register Class...</i></td></tr>
<tr><th id="1594">1594</th><td>  <em>const</em> MCPhysReg HvxVR_and_V65Regs[] = {</td></tr>
<tr><th id="1595">1595</th><td>    Hexagon::VTMP, </td></tr>
<tr><th id="1596">1596</th><td>  };</td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td>  <i>// HvxVR_and_V65Regs Bit set.</i></td></tr>
<tr><th id="1599">1599</th><td>  <em>const</em> uint8_t HvxVR_and_V65RegsBits[] = {</td></tr>
<tr><th id="1600">1600</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, </td></tr>
<tr><th id="1601">1601</th><td>  };</td></tr>
<tr><th id="1602">1602</th><td></td></tr>
<tr><th id="1603">1603</th><td>  <i>// HvxWR Register Class...</i></td></tr>
<tr><th id="1604">1604</th><td>  <em>const</em> MCPhysReg HvxWR[] = {</td></tr>
<tr><th id="1605">1605</th><td>    Hexagon::W0, Hexagon::W1, Hexagon::W2, Hexagon::W3, Hexagon::W4, Hexagon::W5, Hexagon::W6, Hexagon::W7, Hexagon::W8, Hexagon::W9, Hexagon::W10, Hexagon::W11, Hexagon::W12, Hexagon::W13, Hexagon::W14, Hexagon::W15, Hexagon::WR0, Hexagon::WR1, Hexagon::WR2, Hexagon::WR3, Hexagon::WR4, Hexagon::WR5, Hexagon::WR6, Hexagon::WR7, Hexagon::WR8, Hexagon::WR9, Hexagon::WR10, Hexagon::WR11, Hexagon::WR12, Hexagon::WR13, Hexagon::WR14, Hexagon::WR15, </td></tr>
<tr><th id="1606">1606</th><td>  };</td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td>  <i>// HvxWR Bit set.</i></td></tr>
<tr><th id="1609">1609</th><td>  <em>const</em> uint8_t HvxWRBits[] = {</td></tr>
<tr><th id="1610">1610</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xe0</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x1f</var>, </td></tr>
<tr><th id="1611">1611</th><td>  };</td></tr>
<tr><th id="1612">1612</th><td></td></tr>
<tr><th id="1613">1613</th><td>  <i>// HvxWR_and_VectRegRev Register Class...</i></td></tr>
<tr><th id="1614">1614</th><td>  <em>const</em> MCPhysReg HvxWR_and_VectRegRev[] = {</td></tr>
<tr><th id="1615">1615</th><td>    Hexagon::WR0, Hexagon::WR1, Hexagon::WR2, Hexagon::WR3, Hexagon::WR4, Hexagon::WR5, Hexagon::WR6, Hexagon::WR7, Hexagon::WR8, Hexagon::WR9, Hexagon::WR10, Hexagon::WR11, Hexagon::WR12, Hexagon::WR13, Hexagon::WR14, Hexagon::WR15, </td></tr>
<tr><th id="1616">1616</th><td>  };</td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td>  <i>// HvxWR_and_VectRegRev Bit set.</i></td></tr>
<tr><th id="1619">1619</th><td>  <em>const</em> uint8_t HvxWR_and_VectRegRevBits[] = {</td></tr>
<tr><th id="1620">1620</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xe0</var>, <var>0xff</var>, <var>0x1f</var>, </td></tr>
<tr><th id="1621">1621</th><td>  };</td></tr>
<tr><th id="1622">1622</th><td></td></tr>
<tr><th id="1623">1623</th><td>  <i>// HvxVQR Register Class...</i></td></tr>
<tr><th id="1624">1624</th><td>  <em>const</em> MCPhysReg HvxVQR[] = {</td></tr>
<tr><th id="1625">1625</th><td>    Hexagon::VQ0, Hexagon::VQ1, Hexagon::VQ2, Hexagon::VQ3, Hexagon::VQ4, Hexagon::VQ5, Hexagon::VQ6, Hexagon::VQ7, </td></tr>
<tr><th id="1626">1626</th><td>  };</td></tr>
<tr><th id="1627">1627</th><td></td></tr>
<tr><th id="1628">1628</th><td>  <i>// HvxVQR Bit set.</i></td></tr>
<tr><th id="1629">1629</th><td>  <em>const</em> uint8_t HvxVQRBits[] = {</td></tr>
<tr><th id="1630">1630</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xe0</var>, <var>0x1f</var>, </td></tr>
<tr><th id="1631">1631</th><td>  };</td></tr>
<tr><th id="1632">1632</th><td></td></tr>
<tr><th id="1633">1633</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td></td></tr>
<tr><th id="1636">1636</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="1637">1637</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="1638">1638</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="1639">1639</th><td><u>#endif</u></td></tr>
<tr><th id="1640">1640</th><td><b>extern</b> <em>const</em> <em>char</em> HexagonRegClassStrings[] = {</td></tr>
<tr><th id="1641">1641</th><td>  <i>/* 0 */</i> <q>"CtrRegs64\0"</q></td></tr>
<tr><th id="1642">1642</th><td>  <i>/* 10 */</i> <q>"GuestRegs64\0"</q></td></tr>
<tr><th id="1643">1643</th><td>  <i>/* 22 */</i> <q>"DoubleRegs_with_isub_hi_in_IntRegsLow8\0"</q></td></tr>
<tr><th id="1644">1644</th><td>  <i>/* 61 */</i> <q>"HvxVQR\0"</q></td></tr>
<tr><th id="1645">1645</th><td>  <i>/* 68 */</i> <q>"HvxQR\0"</q></td></tr>
<tr><th id="1646">1646</th><td>  <i>/* 74 */</i> <q>"HvxVR\0"</q></td></tr>
<tr><th id="1647">1647</th><td>  <i>/* 80 */</i> <q>"HvxWR\0"</q></td></tr>
<tr><th id="1648">1648</th><td>  <i>/* 86 */</i> <q>"V62Regs_with_isub_hi\0"</q></td></tr>
<tr><th id="1649">1649</th><td>  <i>/* 107 */</i> <q>"CtrRegs64_and_V62Regs\0"</q></td></tr>
<tr><th id="1650">1650</th><td>  <i>/* 129 */</i> <q>"CtrRegs_and_V62Regs\0"</q></td></tr>
<tr><th id="1651">1651</th><td>  <i>/* 149 */</i> <q>"HvxVR_and_V65Regs\0"</q></td></tr>
<tr><th id="1652">1652</th><td>  <i>/* 167 */</i> <q>"GeneralDoubleLow8Regs\0"</q></td></tr>
<tr><th id="1653">1653</th><td>  <i>/* 189 */</i> <q>"GeneralSubRegs\0"</q></td></tr>
<tr><th id="1654">1654</th><td>  <i>/* 204 */</i> <q>"PredRegs\0"</q></td></tr>
<tr><th id="1655">1655</th><td>  <i>/* 213 */</i> <q>"CtrRegs64_with_isub_hi_in_ModRegs\0"</q></td></tr>
<tr><th id="1656">1656</th><td>  <i>/* 247 */</i> <q>"DoubleRegs\0"</q></td></tr>
<tr><th id="1657">1657</th><td>  <i>/* 258 */</i> <q>"CtrRegs\0"</q></td></tr>
<tr><th id="1658">1658</th><td>  <i>/* 266 */</i> <q>"IntRegs\0"</q></td></tr>
<tr><th id="1659">1659</th><td>  <i>/* 274 */</i> <q>"GuestRegs\0"</q></td></tr>
<tr><th id="1660">1660</th><td>  <i>/* 284 */</i> <q>"UsrBits\0"</q></td></tr>
<tr><th id="1661">1661</th><td>  <i>/* 292 */</i> <q>"HvxWR_and_VectRegRev\0"</q></td></tr>
<tr><th id="1662">1662</th><td>  <i>/* 313 */</i> <q>"CtrRegs_with_subreg_overflow\0"</q></td></tr>
<tr><th id="1663">1663</th><td>};</td></tr>
<tr><th id="1664">1664</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="1665">1665</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="1666">1666</th><td><u>#endif</u></td></tr>
<tr><th id="1667">1667</th><td></td></tr>
<tr><th id="1668">1668</th><td><b>extern</b> <em>const</em> MCRegisterClass HexagonMCRegisterClasses[] = {</td></tr>
<tr><th id="1669">1669</th><td>  { UsrBits, UsrBitsBits, <var>284</var>, <var>1</var>, <b>sizeof</b>(UsrBitsBits), Hexagon::UsrBitsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1670">1670</th><td>  { GuestRegs, GuestRegsBits, <var>274</var>, <var>32</var>, <b>sizeof</b>(GuestRegsBits), Hexagon::GuestRegsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1671">1671</th><td>  { IntRegs, IntRegsBits, <var>266</var>, <var>32</var>, <b>sizeof</b>(IntRegsBits), Hexagon::IntRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1672">1672</th><td>  { CtrRegs, CtrRegsBits, <var>258</var>, <var>23</var>, <b>sizeof</b>(CtrRegsBits), Hexagon::CtrRegsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1673">1673</th><td>  { GeneralSubRegs, GeneralSubRegsBits, <var>189</var>, <var>16</var>, <b>sizeof</b>(GeneralSubRegsBits), Hexagon::GeneralSubRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1674">1674</th><td>  { V62Regs, V62RegsBits, <var>121</var>, <var>9</var>, <b>sizeof</b>(V62RegsBits), Hexagon::V62RegsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1675">1675</th><td>  { IntRegsLow8, IntRegsLow8Bits, <var>49</var>, <var>8</var>, <b>sizeof</b>(IntRegsLow8Bits), Hexagon::IntRegsLow8RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1676">1676</th><td>  { CtrRegs_and_V62Regs, CtrRegs_and_V62RegsBits, <var>129</var>, <var>6</var>, <b>sizeof</b>(CtrRegs_and_V62RegsBits), Hexagon::CtrRegs_and_V62RegsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1677">1677</th><td>  { PredRegs, PredRegsBits, <var>204</var>, <var>4</var>, <b>sizeof</b>(PredRegsBits), Hexagon::PredRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1678">1678</th><td>  { V62Regs_with_isub_hi, V62Regs_with_isub_hiBits, <var>86</var>, <var>3</var>, <b>sizeof</b>(V62Regs_with_isub_hiBits), Hexagon::V62Regs_with_isub_hiRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1679">1679</th><td>  { ModRegs, ModRegsBits, <var>239</var>, <var>2</var>, <b>sizeof</b>(ModRegsBits), Hexagon::ModRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1680">1680</th><td>  { CtrRegs_with_subreg_overflow, CtrRegs_with_subreg_overflowBits, <var>313</var>, <var>1</var>, <b>sizeof</b>(CtrRegs_with_subreg_overflowBits), Hexagon::CtrRegs_with_subreg_overflowRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1681">1681</th><td>  { V65Regs, V65RegsBits, <var>159</var>, <var>1</var>, <b>sizeof</b>(V65RegsBits), Hexagon::V65RegsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1682">1682</th><td>  { DoubleRegs, DoubleRegsBits, <var>247</var>, <var>16</var>, <b>sizeof</b>(DoubleRegsBits), Hexagon::DoubleRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1683">1683</th><td>  { GuestRegs64, GuestRegs64Bits, <var>10</var>, <var>16</var>, <b>sizeof</b>(GuestRegs64Bits), Hexagon::GuestRegs64RegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1684">1684</th><td>  { VectRegRev, VectRegRevBits, <var>302</var>, <var>16</var>, <b>sizeof</b>(VectRegRevBits), Hexagon::VectRegRevRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1685">1685</th><td>  { CtrRegs64, CtrRegs64Bits, <var>0</var>, <var>11</var>, <b>sizeof</b>(CtrRegs64Bits), Hexagon::CtrRegs64RegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1686">1686</th><td>  { GeneralDoubleLow8Regs, GeneralDoubleLow8RegsBits, <var>167</var>, <var>8</var>, <b>sizeof</b>(GeneralDoubleLow8RegsBits), Hexagon::GeneralDoubleLow8RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1687">1687</th><td>  { DoubleRegs_with_isub_hi_in_IntRegsLow8, DoubleRegs_with_isub_hi_in_IntRegsLow8Bits, <var>22</var>, <var>4</var>, <b>sizeof</b>(DoubleRegs_with_isub_hi_in_IntRegsLow8Bits), Hexagon::DoubleRegs_with_isub_hi_in_IntRegsLow8RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1688">1688</th><td>  { CtrRegs64_and_V62Regs, CtrRegs64_and_V62RegsBits, <var>107</var>, <var>3</var>, <b>sizeof</b>(CtrRegs64_and_V62RegsBits), Hexagon::CtrRegs64_and_V62RegsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1689">1689</th><td>  { CtrRegs64_with_isub_hi_in_ModRegs, CtrRegs64_with_isub_hi_in_ModRegsBits, <var>213</var>, <var>1</var>, <b>sizeof</b>(CtrRegs64_with_isub_hi_in_ModRegsBits), Hexagon::CtrRegs64_with_isub_hi_in_ModRegsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1690">1690</th><td>  { HvxQR, HvxQRBits, <var>68</var>, <var>4</var>, <b>sizeof</b>(HvxQRBits), Hexagon::HvxQRRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1691">1691</th><td>  { HvxVR, HvxVRBits, <var>74</var>, <var>33</var>, <b>sizeof</b>(HvxVRBits), Hexagon::HvxVRRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1692">1692</th><td>  { HvxVR_and_V65Regs, HvxVR_and_V65RegsBits, <var>149</var>, <var>1</var>, <b>sizeof</b>(HvxVR_and_V65RegsBits), Hexagon::HvxVR_and_V65RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1693">1693</th><td>  { HvxWR, HvxWRBits, <var>80</var>, <var>32</var>, <b>sizeof</b>(HvxWRBits), Hexagon::HvxWRRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1694">1694</th><td>  { HvxWR_and_VectRegRev, HvxWR_and_VectRegRevBits, <var>292</var>, <var>16</var>, <b>sizeof</b>(HvxWR_and_VectRegRevBits), Hexagon::HvxWR_and_VectRegRevRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1695">1695</th><td>  { HvxVQR, HvxVQRBits, <var>61</var>, <var>8</var>, <b>sizeof</b>(HvxVQRBits), Hexagon::HvxVQRRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1696">1696</th><td>};</td></tr>
<tr><th id="1697">1697</th><td></td></tr>
<tr><th id="1698">1698</th><td><i>// Hexagon Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="1699">1699</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair HexagonDwarfFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="1700">1700</th><td>  { <var>0U</var>, Hexagon::R0 },</td></tr>
<tr><th id="1701">1701</th><td>  { <var>1U</var>, Hexagon::R1 },</td></tr>
<tr><th id="1702">1702</th><td>  { <var>2U</var>, Hexagon::R2 },</td></tr>
<tr><th id="1703">1703</th><td>  { <var>3U</var>, Hexagon::R3 },</td></tr>
<tr><th id="1704">1704</th><td>  { <var>4U</var>, Hexagon::R4 },</td></tr>
<tr><th id="1705">1705</th><td>  { <var>5U</var>, Hexagon::R5 },</td></tr>
<tr><th id="1706">1706</th><td>  { <var>6U</var>, Hexagon::R6 },</td></tr>
<tr><th id="1707">1707</th><td>  { <var>7U</var>, Hexagon::R7 },</td></tr>
<tr><th id="1708">1708</th><td>  { <var>8U</var>, Hexagon::R8 },</td></tr>
<tr><th id="1709">1709</th><td>  { <var>9U</var>, Hexagon::R9 },</td></tr>
<tr><th id="1710">1710</th><td>  { <var>10U</var>, Hexagon::R10 },</td></tr>
<tr><th id="1711">1711</th><td>  { <var>11U</var>, Hexagon::R11 },</td></tr>
<tr><th id="1712">1712</th><td>  { <var>12U</var>, Hexagon::R12 },</td></tr>
<tr><th id="1713">1713</th><td>  { <var>13U</var>, Hexagon::R13 },</td></tr>
<tr><th id="1714">1714</th><td>  { <var>14U</var>, Hexagon::R14 },</td></tr>
<tr><th id="1715">1715</th><td>  { <var>15U</var>, Hexagon::R15 },</td></tr>
<tr><th id="1716">1716</th><td>  { <var>16U</var>, Hexagon::R16 },</td></tr>
<tr><th id="1717">1717</th><td>  { <var>17U</var>, Hexagon::R17 },</td></tr>
<tr><th id="1718">1718</th><td>  { <var>18U</var>, Hexagon::R18 },</td></tr>
<tr><th id="1719">1719</th><td>  { <var>19U</var>, Hexagon::R19 },</td></tr>
<tr><th id="1720">1720</th><td>  { <var>20U</var>, Hexagon::R20 },</td></tr>
<tr><th id="1721">1721</th><td>  { <var>21U</var>, Hexagon::R21 },</td></tr>
<tr><th id="1722">1722</th><td>  { <var>22U</var>, Hexagon::R22 },</td></tr>
<tr><th id="1723">1723</th><td>  { <var>23U</var>, Hexagon::R23 },</td></tr>
<tr><th id="1724">1724</th><td>  { <var>24U</var>, Hexagon::R24 },</td></tr>
<tr><th id="1725">1725</th><td>  { <var>25U</var>, Hexagon::R25 },</td></tr>
<tr><th id="1726">1726</th><td>  { <var>26U</var>, Hexagon::R26 },</td></tr>
<tr><th id="1727">1727</th><td>  { <var>27U</var>, Hexagon::R27 },</td></tr>
<tr><th id="1728">1728</th><td>  { <var>28U</var>, Hexagon::R28 },</td></tr>
<tr><th id="1729">1729</th><td>  { <var>29U</var>, Hexagon::R29 },</td></tr>
<tr><th id="1730">1730</th><td>  { <var>30U</var>, Hexagon::R30 },</td></tr>
<tr><th id="1731">1731</th><td>  { <var>31U</var>, Hexagon::R31 },</td></tr>
<tr><th id="1732">1732</th><td>  { <var>32U</var>, Hexagon::D0 },</td></tr>
<tr><th id="1733">1733</th><td>  { <var>34U</var>, Hexagon::D1 },</td></tr>
<tr><th id="1734">1734</th><td>  { <var>36U</var>, Hexagon::D2 },</td></tr>
<tr><th id="1735">1735</th><td>  { <var>38U</var>, Hexagon::D3 },</td></tr>
<tr><th id="1736">1736</th><td>  { <var>40U</var>, Hexagon::D4 },</td></tr>
<tr><th id="1737">1737</th><td>  { <var>42U</var>, Hexagon::D5 },</td></tr>
<tr><th id="1738">1738</th><td>  { <var>44U</var>, Hexagon::D6 },</td></tr>
<tr><th id="1739">1739</th><td>  { <var>46U</var>, Hexagon::D7 },</td></tr>
<tr><th id="1740">1740</th><td>  { <var>48U</var>, Hexagon::D8 },</td></tr>
<tr><th id="1741">1741</th><td>  { <var>50U</var>, Hexagon::D9 },</td></tr>
<tr><th id="1742">1742</th><td>  { <var>52U</var>, Hexagon::D10 },</td></tr>
<tr><th id="1743">1743</th><td>  { <var>54U</var>, Hexagon::D11 },</td></tr>
<tr><th id="1744">1744</th><td>  { <var>56U</var>, Hexagon::D12 },</td></tr>
<tr><th id="1745">1745</th><td>  { <var>58U</var>, Hexagon::D13 },</td></tr>
<tr><th id="1746">1746</th><td>  { <var>60U</var>, Hexagon::D14 },</td></tr>
<tr><th id="1747">1747</th><td>  { <var>62U</var>, Hexagon::D15 },</td></tr>
<tr><th id="1748">1748</th><td>  { <var>63U</var>, Hexagon::P0 },</td></tr>
<tr><th id="1749">1749</th><td>  { <var>64U</var>, Hexagon::P1 },</td></tr>
<tr><th id="1750">1750</th><td>  { <var>65U</var>, Hexagon::P2 },</td></tr>
<tr><th id="1751">1751</th><td>  { <var>66U</var>, Hexagon::P3 },</td></tr>
<tr><th id="1752">1752</th><td>  { <var>67U</var>, Hexagon::C1_0 },</td></tr>
<tr><th id="1753">1753</th><td>  { <var>68U</var>, Hexagon::LC0 },</td></tr>
<tr><th id="1754">1754</th><td>  { <var>69U</var>, Hexagon::C3_2 },</td></tr>
<tr><th id="1755">1755</th><td>  { <var>70U</var>, Hexagon::LC1 },</td></tr>
<tr><th id="1756">1756</th><td>  { <var>71U</var>, Hexagon::P3_0 },</td></tr>
<tr><th id="1757">1757</th><td>  { <var>72U</var>, Hexagon::C7_6 },</td></tr>
<tr><th id="1758">1758</th><td>  { <var>73U</var>, Hexagon::M0 },</td></tr>
<tr><th id="1759">1759</th><td>  { <var>74U</var>, Hexagon::C9_8 },</td></tr>
<tr><th id="1760">1760</th><td>  { <var>75U</var>, Hexagon::C8 },</td></tr>
<tr><th id="1761">1761</th><td>  { <var>76U</var>, Hexagon::C11_10 },</td></tr>
<tr><th id="1762">1762</th><td>  { <var>77U</var>, Hexagon::UGP },</td></tr>
<tr><th id="1763">1763</th><td>  { <var>78U</var>, Hexagon::GP },</td></tr>
<tr><th id="1764">1764</th><td>  { <var>79U</var>, Hexagon::CS0 },</td></tr>
<tr><th id="1765">1765</th><td>  { <var>80U</var>, Hexagon::CS1 },</td></tr>
<tr><th id="1766">1766</th><td>  { <var>81U</var>, Hexagon::UPCYCLELO },</td></tr>
<tr><th id="1767">1767</th><td>  { <var>82U</var>, Hexagon::UPCYCLEHI },</td></tr>
<tr><th id="1768">1768</th><td>  { <var>83U</var>, Hexagon::C17_16 },</td></tr>
<tr><th id="1769">1769</th><td>  { <var>84U</var>, Hexagon::FRAMEKEY },</td></tr>
<tr><th id="1770">1770</th><td>  { <var>85U</var>, Hexagon::PKTCOUNTLO },</td></tr>
<tr><th id="1771">1771</th><td>  { <var>86U</var>, Hexagon::PKTCOUNTHI },</td></tr>
<tr><th id="1772">1772</th><td>  { <var>97U</var>, Hexagon::UTIMERLO },</td></tr>
<tr><th id="1773">1773</th><td>  { <var>98U</var>, Hexagon::UTIMERHI },</td></tr>
<tr><th id="1774">1774</th><td>  { <var>99U</var>, Hexagon::W0 },</td></tr>
<tr><th id="1775">1775</th><td>  { <var>100U</var>, Hexagon::V1 },</td></tr>
<tr><th id="1776">1776</th><td>  { <var>101U</var>, Hexagon::W1 },</td></tr>
<tr><th id="1777">1777</th><td>  { <var>102U</var>, Hexagon::V3 },</td></tr>
<tr><th id="1778">1778</th><td>  { <var>103U</var>, Hexagon::W2 },</td></tr>
<tr><th id="1779">1779</th><td>  { <var>104U</var>, Hexagon::V5 },</td></tr>
<tr><th id="1780">1780</th><td>  { <var>105U</var>, Hexagon::W3 },</td></tr>
<tr><th id="1781">1781</th><td>  { <var>106U</var>, Hexagon::V7 },</td></tr>
<tr><th id="1782">1782</th><td>  { <var>107U</var>, Hexagon::W4 },</td></tr>
<tr><th id="1783">1783</th><td>  { <var>108U</var>, Hexagon::V9 },</td></tr>
<tr><th id="1784">1784</th><td>  { <var>109U</var>, Hexagon::W5 },</td></tr>
<tr><th id="1785">1785</th><td>  { <var>110U</var>, Hexagon::V11 },</td></tr>
<tr><th id="1786">1786</th><td>  { <var>111U</var>, Hexagon::W6 },</td></tr>
<tr><th id="1787">1787</th><td>  { <var>112U</var>, Hexagon::V13 },</td></tr>
<tr><th id="1788">1788</th><td>  { <var>113U</var>, Hexagon::W7 },</td></tr>
<tr><th id="1789">1789</th><td>  { <var>114U</var>, Hexagon::V15 },</td></tr>
<tr><th id="1790">1790</th><td>  { <var>115U</var>, Hexagon::W8 },</td></tr>
<tr><th id="1791">1791</th><td>  { <var>116U</var>, Hexagon::V17 },</td></tr>
<tr><th id="1792">1792</th><td>  { <var>117U</var>, Hexagon::W9 },</td></tr>
<tr><th id="1793">1793</th><td>  { <var>118U</var>, Hexagon::V19 },</td></tr>
<tr><th id="1794">1794</th><td>  { <var>119U</var>, Hexagon::W10 },</td></tr>
<tr><th id="1795">1795</th><td>  { <var>120U</var>, Hexagon::V21 },</td></tr>
<tr><th id="1796">1796</th><td>  { <var>121U</var>, Hexagon::W11 },</td></tr>
<tr><th id="1797">1797</th><td>  { <var>122U</var>, Hexagon::V23 },</td></tr>
<tr><th id="1798">1798</th><td>  { <var>123U</var>, Hexagon::W12 },</td></tr>
<tr><th id="1799">1799</th><td>  { <var>124U</var>, Hexagon::V25 },</td></tr>
<tr><th id="1800">1800</th><td>  { <var>125U</var>, Hexagon::W13 },</td></tr>
<tr><th id="1801">1801</th><td>  { <var>126U</var>, Hexagon::V27 },</td></tr>
<tr><th id="1802">1802</th><td>  { <var>127U</var>, Hexagon::W14 },</td></tr>
<tr><th id="1803">1803</th><td>  { <var>128U</var>, Hexagon::V29 },</td></tr>
<tr><th id="1804">1804</th><td>  { <var>129U</var>, Hexagon::W15 },</td></tr>
<tr><th id="1805">1805</th><td>  { <var>130U</var>, Hexagon::V31 },</td></tr>
<tr><th id="1806">1806</th><td>  { <var>131U</var>, Hexagon::Q0 },</td></tr>
<tr><th id="1807">1807</th><td>  { <var>132U</var>, Hexagon::Q1 },</td></tr>
<tr><th id="1808">1808</th><td>  { <var>133U</var>, Hexagon::Q2 },</td></tr>
<tr><th id="1809">1809</th><td>  { <var>134U</var>, Hexagon::Q3 },</td></tr>
<tr><th id="1810">1810</th><td>  { <var>161U</var>, Hexagon::WR0 },</td></tr>
<tr><th id="1811">1811</th><td>  { <var>162U</var>, Hexagon::WR1 },</td></tr>
<tr><th id="1812">1812</th><td>  { <var>163U</var>, Hexagon::WR2 },</td></tr>
<tr><th id="1813">1813</th><td>  { <var>164U</var>, Hexagon::WR3 },</td></tr>
<tr><th id="1814">1814</th><td>  { <var>165U</var>, Hexagon::WR4 },</td></tr>
<tr><th id="1815">1815</th><td>  { <var>166U</var>, Hexagon::WR5 },</td></tr>
<tr><th id="1816">1816</th><td>  { <var>167U</var>, Hexagon::WR6 },</td></tr>
<tr><th id="1817">1817</th><td>  { <var>168U</var>, Hexagon::WR7 },</td></tr>
<tr><th id="1818">1818</th><td>  { <var>169U</var>, Hexagon::WR8 },</td></tr>
<tr><th id="1819">1819</th><td>  { <var>170U</var>, Hexagon::WR9 },</td></tr>
<tr><th id="1820">1820</th><td>  { <var>171U</var>, Hexagon::WR10 },</td></tr>
<tr><th id="1821">1821</th><td>  { <var>172U</var>, Hexagon::WR11 },</td></tr>
<tr><th id="1822">1822</th><td>  { <var>173U</var>, Hexagon::WR12 },</td></tr>
<tr><th id="1823">1823</th><td>  { <var>174U</var>, Hexagon::WR13 },</td></tr>
<tr><th id="1824">1824</th><td>  { <var>175U</var>, Hexagon::WR14 },</td></tr>
<tr><th id="1825">1825</th><td>  { <var>176U</var>, Hexagon::WR15 },</td></tr>
<tr><th id="1826">1826</th><td>  { <var>220U</var>, Hexagon::G1_0 },</td></tr>
<tr><th id="1827">1827</th><td>  { <var>221U</var>, Hexagon::GSR },</td></tr>
<tr><th id="1828">1828</th><td>  { <var>222U</var>, Hexagon::G3_2 },</td></tr>
<tr><th id="1829">1829</th><td>  { <var>223U</var>, Hexagon::G3 },</td></tr>
<tr><th id="1830">1830</th><td>  { <var>224U</var>, Hexagon::G5_4 },</td></tr>
<tr><th id="1831">1831</th><td>  { <var>225U</var>, Hexagon::G5 },</td></tr>
<tr><th id="1832">1832</th><td>  { <var>226U</var>, Hexagon::G7_6 },</td></tr>
<tr><th id="1833">1833</th><td>  { <var>227U</var>, Hexagon::G7 },</td></tr>
<tr><th id="1834">1834</th><td>  { <var>228U</var>, Hexagon::G9_8 },</td></tr>
<tr><th id="1835">1835</th><td>  { <var>229U</var>, Hexagon::G9 },</td></tr>
<tr><th id="1836">1836</th><td>  { <var>230U</var>, Hexagon::G11_10 },</td></tr>
<tr><th id="1837">1837</th><td>  { <var>231U</var>, Hexagon::G11 },</td></tr>
<tr><th id="1838">1838</th><td>  { <var>232U</var>, Hexagon::G13_12 },</td></tr>
<tr><th id="1839">1839</th><td>  { <var>233U</var>, Hexagon::G13 },</td></tr>
<tr><th id="1840">1840</th><td>  { <var>234U</var>, Hexagon::G15_14 },</td></tr>
<tr><th id="1841">1841</th><td>  { <var>235U</var>, Hexagon::G15 },</td></tr>
<tr><th id="1842">1842</th><td>  { <var>236U</var>, Hexagon::G17_16 },</td></tr>
<tr><th id="1843">1843</th><td>  { <var>237U</var>, Hexagon::GPMUCNT5 },</td></tr>
<tr><th id="1844">1844</th><td>  { <var>238U</var>, Hexagon::G19_18 },</td></tr>
<tr><th id="1845">1845</th><td>  { <var>239U</var>, Hexagon::GPMUCNT7 },</td></tr>
<tr><th id="1846">1846</th><td>  { <var>240U</var>, Hexagon::G21_20 },</td></tr>
<tr><th id="1847">1847</th><td>  { <var>241U</var>, Hexagon::G21 },</td></tr>
<tr><th id="1848">1848</th><td>  { <var>242U</var>, Hexagon::G23_22 },</td></tr>
<tr><th id="1849">1849</th><td>  { <var>243U</var>, Hexagon::G23 },</td></tr>
<tr><th id="1850">1850</th><td>  { <var>244U</var>, Hexagon::G25_24 },</td></tr>
<tr><th id="1851">1851</th><td>  { <var>245U</var>, Hexagon::GPCYCLEHI },</td></tr>
<tr><th id="1852">1852</th><td>  { <var>246U</var>, Hexagon::G27_26 },</td></tr>
<tr><th id="1853">1853</th><td>  { <var>247U</var>, Hexagon::GPMUCNT1 },</td></tr>
<tr><th id="1854">1854</th><td>  { <var>248U</var>, Hexagon::G29_28 },</td></tr>
<tr><th id="1855">1855</th><td>  { <var>249U</var>, Hexagon::GPMUCNT3 },</td></tr>
<tr><th id="1856">1856</th><td>  { <var>250U</var>, Hexagon::G31_30 },</td></tr>
<tr><th id="1857">1857</th><td>  { <var>251U</var>, Hexagon::G31 },</td></tr>
<tr><th id="1858">1858</th><td>  { <var>252U</var>, Hexagon::VQ0 },</td></tr>
<tr><th id="1859">1859</th><td>  { <var>253U</var>, Hexagon::VQ1 },</td></tr>
<tr><th id="1860">1860</th><td>  { <var>254U</var>, Hexagon::VQ2 },</td></tr>
<tr><th id="1861">1861</th><td>  { <var>255U</var>, Hexagon::VQ3 },</td></tr>
<tr><th id="1862">1862</th><td>  { <var>256U</var>, Hexagon::VQ4 },</td></tr>
<tr><th id="1863">1863</th><td>  { <var>257U</var>, Hexagon::VQ5 },</td></tr>
<tr><th id="1864">1864</th><td>  { <var>258U</var>, Hexagon::VQ6 },</td></tr>
<tr><th id="1865">1865</th><td>  { <var>259U</var>, Hexagon::VQ7 },</td></tr>
<tr><th id="1866">1866</th><td>  { <var>999999U</var>, Hexagon::VF0 },</td></tr>
<tr><th id="1867">1867</th><td>  { <var>1000000U</var>, Hexagon::VF1 },</td></tr>
<tr><th id="1868">1868</th><td>  { <var>1000001U</var>, Hexagon::VF2 },</td></tr>
<tr><th id="1869">1869</th><td>  { <var>1000002U</var>, Hexagon::VF3 },</td></tr>
<tr><th id="1870">1870</th><td>  { <var>1000003U</var>, Hexagon::VF4 },</td></tr>
<tr><th id="1871">1871</th><td>  { <var>1000004U</var>, Hexagon::VF5 },</td></tr>
<tr><th id="1872">1872</th><td>  { <var>1000005U</var>, Hexagon::VF6 },</td></tr>
<tr><th id="1873">1873</th><td>  { <var>1000006U</var>, Hexagon::VF7 },</td></tr>
<tr><th id="1874">1874</th><td>  { <var>1000007U</var>, Hexagon::VF8 },</td></tr>
<tr><th id="1875">1875</th><td>  { <var>1000008U</var>, Hexagon::VF9 },</td></tr>
<tr><th id="1876">1876</th><td>  { <var>1000009U</var>, Hexagon::VF10 },</td></tr>
<tr><th id="1877">1877</th><td>  { <var>1000010U</var>, Hexagon::VF11 },</td></tr>
<tr><th id="1878">1878</th><td>  { <var>1000011U</var>, Hexagon::VF12 },</td></tr>
<tr><th id="1879">1879</th><td>  { <var>1000012U</var>, Hexagon::VF13 },</td></tr>
<tr><th id="1880">1880</th><td>  { <var>1000013U</var>, Hexagon::VF14 },</td></tr>
<tr><th id="1881">1881</th><td>  { <var>1000014U</var>, Hexagon::VF15 },</td></tr>
<tr><th id="1882">1882</th><td>  { <var>1000015U</var>, Hexagon::VF16 },</td></tr>
<tr><th id="1883">1883</th><td>  { <var>1000016U</var>, Hexagon::VF17 },</td></tr>
<tr><th id="1884">1884</th><td>  { <var>1000017U</var>, Hexagon::VF18 },</td></tr>
<tr><th id="1885">1885</th><td>  { <var>1000018U</var>, Hexagon::VF19 },</td></tr>
<tr><th id="1886">1886</th><td>  { <var>1000019U</var>, Hexagon::VF20 },</td></tr>
<tr><th id="1887">1887</th><td>  { <var>1000020U</var>, Hexagon::VF21 },</td></tr>
<tr><th id="1888">1888</th><td>  { <var>1000021U</var>, Hexagon::VF22 },</td></tr>
<tr><th id="1889">1889</th><td>  { <var>1000022U</var>, Hexagon::VF23 },</td></tr>
<tr><th id="1890">1890</th><td>  { <var>1000023U</var>, Hexagon::VF24 },</td></tr>
<tr><th id="1891">1891</th><td>  { <var>1000024U</var>, Hexagon::VF25 },</td></tr>
<tr><th id="1892">1892</th><td>  { <var>1000025U</var>, Hexagon::VF26 },</td></tr>
<tr><th id="1893">1893</th><td>  { <var>1000026U</var>, Hexagon::VF27 },</td></tr>
<tr><th id="1894">1894</th><td>  { <var>1000027U</var>, Hexagon::VF28 },</td></tr>
<tr><th id="1895">1895</th><td>  { <var>1000028U</var>, Hexagon::VF29 },</td></tr>
<tr><th id="1896">1896</th><td>  { <var>1000029U</var>, Hexagon::VF30 },</td></tr>
<tr><th id="1897">1897</th><td>  { <var>1000030U</var>, Hexagon::VF31 },</td></tr>
<tr><th id="1898">1898</th><td>  { <var>9999999U</var>, Hexagon::VFR0 },</td></tr>
<tr><th id="1899">1899</th><td>  { <var>10000000U</var>, Hexagon::VFR1 },</td></tr>
<tr><th id="1900">1900</th><td>  { <var>10000001U</var>, Hexagon::VFR2 },</td></tr>
<tr><th id="1901">1901</th><td>  { <var>10000002U</var>, Hexagon::VFR3 },</td></tr>
<tr><th id="1902">1902</th><td>  { <var>10000003U</var>, Hexagon::VFR4 },</td></tr>
<tr><th id="1903">1903</th><td>  { <var>10000004U</var>, Hexagon::VFR5 },</td></tr>
<tr><th id="1904">1904</th><td>  { <var>10000005U</var>, Hexagon::VFR6 },</td></tr>
<tr><th id="1905">1905</th><td>  { <var>10000006U</var>, Hexagon::VFR7 },</td></tr>
<tr><th id="1906">1906</th><td>  { <var>10000007U</var>, Hexagon::VFR8 },</td></tr>
<tr><th id="1907">1907</th><td>  { <var>10000008U</var>, Hexagon::VFR9 },</td></tr>
<tr><th id="1908">1908</th><td>  { <var>10000009U</var>, Hexagon::VFR10 },</td></tr>
<tr><th id="1909">1909</th><td>  { <var>10000010U</var>, Hexagon::VFR11 },</td></tr>
<tr><th id="1910">1910</th><td>  { <var>10000011U</var>, Hexagon::VFR12 },</td></tr>
<tr><th id="1911">1911</th><td>  { <var>10000012U</var>, Hexagon::VFR13 },</td></tr>
<tr><th id="1912">1912</th><td>  { <var>10000013U</var>, Hexagon::VFR14 },</td></tr>
<tr><th id="1913">1913</th><td>  { <var>10000014U</var>, Hexagon::VFR15 },</td></tr>
<tr><th id="1914">1914</th><td>  { <var>10000015U</var>, Hexagon::VFR16 },</td></tr>
<tr><th id="1915">1915</th><td>  { <var>10000016U</var>, Hexagon::VFR17 },</td></tr>
<tr><th id="1916">1916</th><td>  { <var>10000017U</var>, Hexagon::VFR18 },</td></tr>
<tr><th id="1917">1917</th><td>  { <var>10000018U</var>, Hexagon::VFR19 },</td></tr>
<tr><th id="1918">1918</th><td>  { <var>10000019U</var>, Hexagon::VFR20 },</td></tr>
<tr><th id="1919">1919</th><td>  { <var>10000020U</var>, Hexagon::VFR21 },</td></tr>
<tr><th id="1920">1920</th><td>  { <var>10000021U</var>, Hexagon::VFR22 },</td></tr>
<tr><th id="1921">1921</th><td>  { <var>10000022U</var>, Hexagon::VFR23 },</td></tr>
<tr><th id="1922">1922</th><td>  { <var>10000023U</var>, Hexagon::VFR24 },</td></tr>
<tr><th id="1923">1923</th><td>  { <var>10000024U</var>, Hexagon::VFR25 },</td></tr>
<tr><th id="1924">1924</th><td>  { <var>10000025U</var>, Hexagon::VFR26 },</td></tr>
<tr><th id="1925">1925</th><td>  { <var>10000026U</var>, Hexagon::VFR27 },</td></tr>
<tr><th id="1926">1926</th><td>  { <var>10000027U</var>, Hexagon::VFR28 },</td></tr>
<tr><th id="1927">1927</th><td>  { <var>10000028U</var>, Hexagon::VFR29 },</td></tr>
<tr><th id="1928">1928</th><td>  { <var>10000029U</var>, Hexagon::VFR30 },</td></tr>
<tr><th id="1929">1929</th><td>  { <var>10000030U</var>, Hexagon::VFR31 },</td></tr>
<tr><th id="1930">1930</th><td>};</td></tr>
<tr><th id="1931">1931</th><td><b>extern</b> <em>const</em> <em>unsigned</em> HexagonDwarfFlavour0Dwarf2LSize = array_lengthof(HexagonDwarfFlavour0Dwarf2L);</td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair HexagonEHFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="1934">1934</th><td>  { <var>0U</var>, Hexagon::R0 },</td></tr>
<tr><th id="1935">1935</th><td>  { <var>1U</var>, Hexagon::R1 },</td></tr>
<tr><th id="1936">1936</th><td>  { <var>2U</var>, Hexagon::R2 },</td></tr>
<tr><th id="1937">1937</th><td>  { <var>3U</var>, Hexagon::R3 },</td></tr>
<tr><th id="1938">1938</th><td>  { <var>4U</var>, Hexagon::R4 },</td></tr>
<tr><th id="1939">1939</th><td>  { <var>5U</var>, Hexagon::R5 },</td></tr>
<tr><th id="1940">1940</th><td>  { <var>6U</var>, Hexagon::R6 },</td></tr>
<tr><th id="1941">1941</th><td>  { <var>7U</var>, Hexagon::R7 },</td></tr>
<tr><th id="1942">1942</th><td>  { <var>8U</var>, Hexagon::R8 },</td></tr>
<tr><th id="1943">1943</th><td>  { <var>9U</var>, Hexagon::R9 },</td></tr>
<tr><th id="1944">1944</th><td>  { <var>10U</var>, Hexagon::R10 },</td></tr>
<tr><th id="1945">1945</th><td>  { <var>11U</var>, Hexagon::R11 },</td></tr>
<tr><th id="1946">1946</th><td>  { <var>12U</var>, Hexagon::R12 },</td></tr>
<tr><th id="1947">1947</th><td>  { <var>13U</var>, Hexagon::R13 },</td></tr>
<tr><th id="1948">1948</th><td>  { <var>14U</var>, Hexagon::R14 },</td></tr>
<tr><th id="1949">1949</th><td>  { <var>15U</var>, Hexagon::R15 },</td></tr>
<tr><th id="1950">1950</th><td>  { <var>16U</var>, Hexagon::R16 },</td></tr>
<tr><th id="1951">1951</th><td>  { <var>17U</var>, Hexagon::R17 },</td></tr>
<tr><th id="1952">1952</th><td>  { <var>18U</var>, Hexagon::R18 },</td></tr>
<tr><th id="1953">1953</th><td>  { <var>19U</var>, Hexagon::R19 },</td></tr>
<tr><th id="1954">1954</th><td>  { <var>20U</var>, Hexagon::R20 },</td></tr>
<tr><th id="1955">1955</th><td>  { <var>21U</var>, Hexagon::R21 },</td></tr>
<tr><th id="1956">1956</th><td>  { <var>22U</var>, Hexagon::R22 },</td></tr>
<tr><th id="1957">1957</th><td>  { <var>23U</var>, Hexagon::R23 },</td></tr>
<tr><th id="1958">1958</th><td>  { <var>24U</var>, Hexagon::R24 },</td></tr>
<tr><th id="1959">1959</th><td>  { <var>25U</var>, Hexagon::R25 },</td></tr>
<tr><th id="1960">1960</th><td>  { <var>26U</var>, Hexagon::R26 },</td></tr>
<tr><th id="1961">1961</th><td>  { <var>27U</var>, Hexagon::R27 },</td></tr>
<tr><th id="1962">1962</th><td>  { <var>28U</var>, Hexagon::R28 },</td></tr>
<tr><th id="1963">1963</th><td>  { <var>29U</var>, Hexagon::R29 },</td></tr>
<tr><th id="1964">1964</th><td>  { <var>30U</var>, Hexagon::R30 },</td></tr>
<tr><th id="1965">1965</th><td>  { <var>31U</var>, Hexagon::R31 },</td></tr>
<tr><th id="1966">1966</th><td>  { <var>32U</var>, Hexagon::D0 },</td></tr>
<tr><th id="1967">1967</th><td>  { <var>34U</var>, Hexagon::D1 },</td></tr>
<tr><th id="1968">1968</th><td>  { <var>36U</var>, Hexagon::D2 },</td></tr>
<tr><th id="1969">1969</th><td>  { <var>38U</var>, Hexagon::D3 },</td></tr>
<tr><th id="1970">1970</th><td>  { <var>40U</var>, Hexagon::D4 },</td></tr>
<tr><th id="1971">1971</th><td>  { <var>42U</var>, Hexagon::D5 },</td></tr>
<tr><th id="1972">1972</th><td>  { <var>44U</var>, Hexagon::D6 },</td></tr>
<tr><th id="1973">1973</th><td>  { <var>46U</var>, Hexagon::D7 },</td></tr>
<tr><th id="1974">1974</th><td>  { <var>48U</var>, Hexagon::D8 },</td></tr>
<tr><th id="1975">1975</th><td>  { <var>50U</var>, Hexagon::D9 },</td></tr>
<tr><th id="1976">1976</th><td>  { <var>52U</var>, Hexagon::D10 },</td></tr>
<tr><th id="1977">1977</th><td>  { <var>54U</var>, Hexagon::D11 },</td></tr>
<tr><th id="1978">1978</th><td>  { <var>56U</var>, Hexagon::D12 },</td></tr>
<tr><th id="1979">1979</th><td>  { <var>58U</var>, Hexagon::D13 },</td></tr>
<tr><th id="1980">1980</th><td>  { <var>60U</var>, Hexagon::D14 },</td></tr>
<tr><th id="1981">1981</th><td>  { <var>62U</var>, Hexagon::D15 },</td></tr>
<tr><th id="1982">1982</th><td>  { <var>63U</var>, Hexagon::P0 },</td></tr>
<tr><th id="1983">1983</th><td>  { <var>64U</var>, Hexagon::P1 },</td></tr>
<tr><th id="1984">1984</th><td>  { <var>65U</var>, Hexagon::P2 },</td></tr>
<tr><th id="1985">1985</th><td>  { <var>66U</var>, Hexagon::P3 },</td></tr>
<tr><th id="1986">1986</th><td>  { <var>67U</var>, Hexagon::C1_0 },</td></tr>
<tr><th id="1987">1987</th><td>  { <var>68U</var>, Hexagon::LC0 },</td></tr>
<tr><th id="1988">1988</th><td>  { <var>69U</var>, Hexagon::C3_2 },</td></tr>
<tr><th id="1989">1989</th><td>  { <var>70U</var>, Hexagon::LC1 },</td></tr>
<tr><th id="1990">1990</th><td>  { <var>71U</var>, Hexagon::P3_0 },</td></tr>
<tr><th id="1991">1991</th><td>  { <var>72U</var>, Hexagon::C7_6 },</td></tr>
<tr><th id="1992">1992</th><td>  { <var>73U</var>, Hexagon::M0 },</td></tr>
<tr><th id="1993">1993</th><td>  { <var>74U</var>, Hexagon::C9_8 },</td></tr>
<tr><th id="1994">1994</th><td>  { <var>75U</var>, Hexagon::C8 },</td></tr>
<tr><th id="1995">1995</th><td>  { <var>76U</var>, Hexagon::C11_10 },</td></tr>
<tr><th id="1996">1996</th><td>  { <var>77U</var>, Hexagon::UGP },</td></tr>
<tr><th id="1997">1997</th><td>  { <var>78U</var>, Hexagon::GP },</td></tr>
<tr><th id="1998">1998</th><td>  { <var>79U</var>, Hexagon::CS0 },</td></tr>
<tr><th id="1999">1999</th><td>  { <var>80U</var>, Hexagon::CS1 },</td></tr>
<tr><th id="2000">2000</th><td>  { <var>81U</var>, Hexagon::UPCYCLELO },</td></tr>
<tr><th id="2001">2001</th><td>  { <var>82U</var>, Hexagon::UPCYCLEHI },</td></tr>
<tr><th id="2002">2002</th><td>  { <var>83U</var>, Hexagon::C17_16 },</td></tr>
<tr><th id="2003">2003</th><td>  { <var>84U</var>, Hexagon::FRAMEKEY },</td></tr>
<tr><th id="2004">2004</th><td>  { <var>85U</var>, Hexagon::PKTCOUNTLO },</td></tr>
<tr><th id="2005">2005</th><td>  { <var>86U</var>, Hexagon::PKTCOUNTHI },</td></tr>
<tr><th id="2006">2006</th><td>  { <var>97U</var>, Hexagon::UTIMERLO },</td></tr>
<tr><th id="2007">2007</th><td>  { <var>98U</var>, Hexagon::UTIMERHI },</td></tr>
<tr><th id="2008">2008</th><td>  { <var>99U</var>, Hexagon::W0 },</td></tr>
<tr><th id="2009">2009</th><td>  { <var>100U</var>, Hexagon::V1 },</td></tr>
<tr><th id="2010">2010</th><td>  { <var>101U</var>, Hexagon::W1 },</td></tr>
<tr><th id="2011">2011</th><td>  { <var>102U</var>, Hexagon::V3 },</td></tr>
<tr><th id="2012">2012</th><td>  { <var>103U</var>, Hexagon::W2 },</td></tr>
<tr><th id="2013">2013</th><td>  { <var>104U</var>, Hexagon::V5 },</td></tr>
<tr><th id="2014">2014</th><td>  { <var>105U</var>, Hexagon::W3 },</td></tr>
<tr><th id="2015">2015</th><td>  { <var>106U</var>, Hexagon::V7 },</td></tr>
<tr><th id="2016">2016</th><td>  { <var>107U</var>, Hexagon::W4 },</td></tr>
<tr><th id="2017">2017</th><td>  { <var>108U</var>, Hexagon::V9 },</td></tr>
<tr><th id="2018">2018</th><td>  { <var>109U</var>, Hexagon::W5 },</td></tr>
<tr><th id="2019">2019</th><td>  { <var>110U</var>, Hexagon::V11 },</td></tr>
<tr><th id="2020">2020</th><td>  { <var>111U</var>, Hexagon::W6 },</td></tr>
<tr><th id="2021">2021</th><td>  { <var>112U</var>, Hexagon::V13 },</td></tr>
<tr><th id="2022">2022</th><td>  { <var>113U</var>, Hexagon::W7 },</td></tr>
<tr><th id="2023">2023</th><td>  { <var>114U</var>, Hexagon::V15 },</td></tr>
<tr><th id="2024">2024</th><td>  { <var>115U</var>, Hexagon::W8 },</td></tr>
<tr><th id="2025">2025</th><td>  { <var>116U</var>, Hexagon::V17 },</td></tr>
<tr><th id="2026">2026</th><td>  { <var>117U</var>, Hexagon::W9 },</td></tr>
<tr><th id="2027">2027</th><td>  { <var>118U</var>, Hexagon::V19 },</td></tr>
<tr><th id="2028">2028</th><td>  { <var>119U</var>, Hexagon::W10 },</td></tr>
<tr><th id="2029">2029</th><td>  { <var>120U</var>, Hexagon::V21 },</td></tr>
<tr><th id="2030">2030</th><td>  { <var>121U</var>, Hexagon::W11 },</td></tr>
<tr><th id="2031">2031</th><td>  { <var>122U</var>, Hexagon::V23 },</td></tr>
<tr><th id="2032">2032</th><td>  { <var>123U</var>, Hexagon::W12 },</td></tr>
<tr><th id="2033">2033</th><td>  { <var>124U</var>, Hexagon::V25 },</td></tr>
<tr><th id="2034">2034</th><td>  { <var>125U</var>, Hexagon::W13 },</td></tr>
<tr><th id="2035">2035</th><td>  { <var>126U</var>, Hexagon::V27 },</td></tr>
<tr><th id="2036">2036</th><td>  { <var>127U</var>, Hexagon::W14 },</td></tr>
<tr><th id="2037">2037</th><td>  { <var>128U</var>, Hexagon::V29 },</td></tr>
<tr><th id="2038">2038</th><td>  { <var>129U</var>, Hexagon::W15 },</td></tr>
<tr><th id="2039">2039</th><td>  { <var>130U</var>, Hexagon::V31 },</td></tr>
<tr><th id="2040">2040</th><td>  { <var>131U</var>, Hexagon::Q0 },</td></tr>
<tr><th id="2041">2041</th><td>  { <var>132U</var>, Hexagon::Q1 },</td></tr>
<tr><th id="2042">2042</th><td>  { <var>133U</var>, Hexagon::Q2 },</td></tr>
<tr><th id="2043">2043</th><td>  { <var>134U</var>, Hexagon::Q3 },</td></tr>
<tr><th id="2044">2044</th><td>  { <var>161U</var>, Hexagon::WR0 },</td></tr>
<tr><th id="2045">2045</th><td>  { <var>162U</var>, Hexagon::WR1 },</td></tr>
<tr><th id="2046">2046</th><td>  { <var>163U</var>, Hexagon::WR2 },</td></tr>
<tr><th id="2047">2047</th><td>  { <var>164U</var>, Hexagon::WR3 },</td></tr>
<tr><th id="2048">2048</th><td>  { <var>165U</var>, Hexagon::WR4 },</td></tr>
<tr><th id="2049">2049</th><td>  { <var>166U</var>, Hexagon::WR5 },</td></tr>
<tr><th id="2050">2050</th><td>  { <var>167U</var>, Hexagon::WR6 },</td></tr>
<tr><th id="2051">2051</th><td>  { <var>168U</var>, Hexagon::WR7 },</td></tr>
<tr><th id="2052">2052</th><td>  { <var>169U</var>, Hexagon::WR8 },</td></tr>
<tr><th id="2053">2053</th><td>  { <var>170U</var>, Hexagon::WR9 },</td></tr>
<tr><th id="2054">2054</th><td>  { <var>171U</var>, Hexagon::WR10 },</td></tr>
<tr><th id="2055">2055</th><td>  { <var>172U</var>, Hexagon::WR11 },</td></tr>
<tr><th id="2056">2056</th><td>  { <var>173U</var>, Hexagon::WR12 },</td></tr>
<tr><th id="2057">2057</th><td>  { <var>174U</var>, Hexagon::WR13 },</td></tr>
<tr><th id="2058">2058</th><td>  { <var>175U</var>, Hexagon::WR14 },</td></tr>
<tr><th id="2059">2059</th><td>  { <var>176U</var>, Hexagon::WR15 },</td></tr>
<tr><th id="2060">2060</th><td>  { <var>220U</var>, Hexagon::G1_0 },</td></tr>
<tr><th id="2061">2061</th><td>  { <var>221U</var>, Hexagon::GSR },</td></tr>
<tr><th id="2062">2062</th><td>  { <var>222U</var>, Hexagon::G3_2 },</td></tr>
<tr><th id="2063">2063</th><td>  { <var>223U</var>, Hexagon::G3 },</td></tr>
<tr><th id="2064">2064</th><td>  { <var>224U</var>, Hexagon::G5_4 },</td></tr>
<tr><th id="2065">2065</th><td>  { <var>225U</var>, Hexagon::G5 },</td></tr>
<tr><th id="2066">2066</th><td>  { <var>226U</var>, Hexagon::G7_6 },</td></tr>
<tr><th id="2067">2067</th><td>  { <var>227U</var>, Hexagon::G7 },</td></tr>
<tr><th id="2068">2068</th><td>  { <var>228U</var>, Hexagon::G9_8 },</td></tr>
<tr><th id="2069">2069</th><td>  { <var>229U</var>, Hexagon::G9 },</td></tr>
<tr><th id="2070">2070</th><td>  { <var>230U</var>, Hexagon::G11_10 },</td></tr>
<tr><th id="2071">2071</th><td>  { <var>231U</var>, Hexagon::G11 },</td></tr>
<tr><th id="2072">2072</th><td>  { <var>232U</var>, Hexagon::G13_12 },</td></tr>
<tr><th id="2073">2073</th><td>  { <var>233U</var>, Hexagon::G13 },</td></tr>
<tr><th id="2074">2074</th><td>  { <var>234U</var>, Hexagon::G15_14 },</td></tr>
<tr><th id="2075">2075</th><td>  { <var>235U</var>, Hexagon::G15 },</td></tr>
<tr><th id="2076">2076</th><td>  { <var>236U</var>, Hexagon::G17_16 },</td></tr>
<tr><th id="2077">2077</th><td>  { <var>237U</var>, Hexagon::GPMUCNT5 },</td></tr>
<tr><th id="2078">2078</th><td>  { <var>238U</var>, Hexagon::G19_18 },</td></tr>
<tr><th id="2079">2079</th><td>  { <var>239U</var>, Hexagon::GPMUCNT7 },</td></tr>
<tr><th id="2080">2080</th><td>  { <var>240U</var>, Hexagon::G21_20 },</td></tr>
<tr><th id="2081">2081</th><td>  { <var>241U</var>, Hexagon::G21 },</td></tr>
<tr><th id="2082">2082</th><td>  { <var>242U</var>, Hexagon::G23_22 },</td></tr>
<tr><th id="2083">2083</th><td>  { <var>243U</var>, Hexagon::G23 },</td></tr>
<tr><th id="2084">2084</th><td>  { <var>244U</var>, Hexagon::G25_24 },</td></tr>
<tr><th id="2085">2085</th><td>  { <var>245U</var>, Hexagon::GPCYCLEHI },</td></tr>
<tr><th id="2086">2086</th><td>  { <var>246U</var>, Hexagon::G27_26 },</td></tr>
<tr><th id="2087">2087</th><td>  { <var>247U</var>, Hexagon::GPMUCNT1 },</td></tr>
<tr><th id="2088">2088</th><td>  { <var>248U</var>, Hexagon::G29_28 },</td></tr>
<tr><th id="2089">2089</th><td>  { <var>249U</var>, Hexagon::GPMUCNT3 },</td></tr>
<tr><th id="2090">2090</th><td>  { <var>250U</var>, Hexagon::G31_30 },</td></tr>
<tr><th id="2091">2091</th><td>  { <var>251U</var>, Hexagon::G31 },</td></tr>
<tr><th id="2092">2092</th><td>  { <var>252U</var>, Hexagon::VQ0 },</td></tr>
<tr><th id="2093">2093</th><td>  { <var>253U</var>, Hexagon::VQ1 },</td></tr>
<tr><th id="2094">2094</th><td>  { <var>254U</var>, Hexagon::VQ2 },</td></tr>
<tr><th id="2095">2095</th><td>  { <var>255U</var>, Hexagon::VQ3 },</td></tr>
<tr><th id="2096">2096</th><td>  { <var>256U</var>, Hexagon::VQ4 },</td></tr>
<tr><th id="2097">2097</th><td>  { <var>257U</var>, Hexagon::VQ5 },</td></tr>
<tr><th id="2098">2098</th><td>  { <var>258U</var>, Hexagon::VQ6 },</td></tr>
<tr><th id="2099">2099</th><td>  { <var>259U</var>, Hexagon::VQ7 },</td></tr>
<tr><th id="2100">2100</th><td>  { <var>999999U</var>, Hexagon::VF0 },</td></tr>
<tr><th id="2101">2101</th><td>  { <var>1000000U</var>, Hexagon::VF1 },</td></tr>
<tr><th id="2102">2102</th><td>  { <var>1000001U</var>, Hexagon::VF2 },</td></tr>
<tr><th id="2103">2103</th><td>  { <var>1000002U</var>, Hexagon::VF3 },</td></tr>
<tr><th id="2104">2104</th><td>  { <var>1000003U</var>, Hexagon::VF4 },</td></tr>
<tr><th id="2105">2105</th><td>  { <var>1000004U</var>, Hexagon::VF5 },</td></tr>
<tr><th id="2106">2106</th><td>  { <var>1000005U</var>, Hexagon::VF6 },</td></tr>
<tr><th id="2107">2107</th><td>  { <var>1000006U</var>, Hexagon::VF7 },</td></tr>
<tr><th id="2108">2108</th><td>  { <var>1000007U</var>, Hexagon::VF8 },</td></tr>
<tr><th id="2109">2109</th><td>  { <var>1000008U</var>, Hexagon::VF9 },</td></tr>
<tr><th id="2110">2110</th><td>  { <var>1000009U</var>, Hexagon::VF10 },</td></tr>
<tr><th id="2111">2111</th><td>  { <var>1000010U</var>, Hexagon::VF11 },</td></tr>
<tr><th id="2112">2112</th><td>  { <var>1000011U</var>, Hexagon::VF12 },</td></tr>
<tr><th id="2113">2113</th><td>  { <var>1000012U</var>, Hexagon::VF13 },</td></tr>
<tr><th id="2114">2114</th><td>  { <var>1000013U</var>, Hexagon::VF14 },</td></tr>
<tr><th id="2115">2115</th><td>  { <var>1000014U</var>, Hexagon::VF15 },</td></tr>
<tr><th id="2116">2116</th><td>  { <var>1000015U</var>, Hexagon::VF16 },</td></tr>
<tr><th id="2117">2117</th><td>  { <var>1000016U</var>, Hexagon::VF17 },</td></tr>
<tr><th id="2118">2118</th><td>  { <var>1000017U</var>, Hexagon::VF18 },</td></tr>
<tr><th id="2119">2119</th><td>  { <var>1000018U</var>, Hexagon::VF19 },</td></tr>
<tr><th id="2120">2120</th><td>  { <var>1000019U</var>, Hexagon::VF20 },</td></tr>
<tr><th id="2121">2121</th><td>  { <var>1000020U</var>, Hexagon::VF21 },</td></tr>
<tr><th id="2122">2122</th><td>  { <var>1000021U</var>, Hexagon::VF22 },</td></tr>
<tr><th id="2123">2123</th><td>  { <var>1000022U</var>, Hexagon::VF23 },</td></tr>
<tr><th id="2124">2124</th><td>  { <var>1000023U</var>, Hexagon::VF24 },</td></tr>
<tr><th id="2125">2125</th><td>  { <var>1000024U</var>, Hexagon::VF25 },</td></tr>
<tr><th id="2126">2126</th><td>  { <var>1000025U</var>, Hexagon::VF26 },</td></tr>
<tr><th id="2127">2127</th><td>  { <var>1000026U</var>, Hexagon::VF27 },</td></tr>
<tr><th id="2128">2128</th><td>  { <var>1000027U</var>, Hexagon::VF28 },</td></tr>
<tr><th id="2129">2129</th><td>  { <var>1000028U</var>, Hexagon::VF29 },</td></tr>
<tr><th id="2130">2130</th><td>  { <var>1000029U</var>, Hexagon::VF30 },</td></tr>
<tr><th id="2131">2131</th><td>  { <var>1000030U</var>, Hexagon::VF31 },</td></tr>
<tr><th id="2132">2132</th><td>  { <var>9999999U</var>, Hexagon::VFR0 },</td></tr>
<tr><th id="2133">2133</th><td>  { <var>10000000U</var>, Hexagon::VFR1 },</td></tr>
<tr><th id="2134">2134</th><td>  { <var>10000001U</var>, Hexagon::VFR2 },</td></tr>
<tr><th id="2135">2135</th><td>  { <var>10000002U</var>, Hexagon::VFR3 },</td></tr>
<tr><th id="2136">2136</th><td>  { <var>10000003U</var>, Hexagon::VFR4 },</td></tr>
<tr><th id="2137">2137</th><td>  { <var>10000004U</var>, Hexagon::VFR5 },</td></tr>
<tr><th id="2138">2138</th><td>  { <var>10000005U</var>, Hexagon::VFR6 },</td></tr>
<tr><th id="2139">2139</th><td>  { <var>10000006U</var>, Hexagon::VFR7 },</td></tr>
<tr><th id="2140">2140</th><td>  { <var>10000007U</var>, Hexagon::VFR8 },</td></tr>
<tr><th id="2141">2141</th><td>  { <var>10000008U</var>, Hexagon::VFR9 },</td></tr>
<tr><th id="2142">2142</th><td>  { <var>10000009U</var>, Hexagon::VFR10 },</td></tr>
<tr><th id="2143">2143</th><td>  { <var>10000010U</var>, Hexagon::VFR11 },</td></tr>
<tr><th id="2144">2144</th><td>  { <var>10000011U</var>, Hexagon::VFR12 },</td></tr>
<tr><th id="2145">2145</th><td>  { <var>10000012U</var>, Hexagon::VFR13 },</td></tr>
<tr><th id="2146">2146</th><td>  { <var>10000013U</var>, Hexagon::VFR14 },</td></tr>
<tr><th id="2147">2147</th><td>  { <var>10000014U</var>, Hexagon::VFR15 },</td></tr>
<tr><th id="2148">2148</th><td>  { <var>10000015U</var>, Hexagon::VFR16 },</td></tr>
<tr><th id="2149">2149</th><td>  { <var>10000016U</var>, Hexagon::VFR17 },</td></tr>
<tr><th id="2150">2150</th><td>  { <var>10000017U</var>, Hexagon::VFR18 },</td></tr>
<tr><th id="2151">2151</th><td>  { <var>10000018U</var>, Hexagon::VFR19 },</td></tr>
<tr><th id="2152">2152</th><td>  { <var>10000019U</var>, Hexagon::VFR20 },</td></tr>
<tr><th id="2153">2153</th><td>  { <var>10000020U</var>, Hexagon::VFR21 },</td></tr>
<tr><th id="2154">2154</th><td>  { <var>10000021U</var>, Hexagon::VFR22 },</td></tr>
<tr><th id="2155">2155</th><td>  { <var>10000022U</var>, Hexagon::VFR23 },</td></tr>
<tr><th id="2156">2156</th><td>  { <var>10000023U</var>, Hexagon::VFR24 },</td></tr>
<tr><th id="2157">2157</th><td>  { <var>10000024U</var>, Hexagon::VFR25 },</td></tr>
<tr><th id="2158">2158</th><td>  { <var>10000025U</var>, Hexagon::VFR26 },</td></tr>
<tr><th id="2159">2159</th><td>  { <var>10000026U</var>, Hexagon::VFR27 },</td></tr>
<tr><th id="2160">2160</th><td>  { <var>10000027U</var>, Hexagon::VFR28 },</td></tr>
<tr><th id="2161">2161</th><td>  { <var>10000028U</var>, Hexagon::VFR29 },</td></tr>
<tr><th id="2162">2162</th><td>  { <var>10000029U</var>, Hexagon::VFR30 },</td></tr>
<tr><th id="2163">2163</th><td>  { <var>10000030U</var>, Hexagon::VFR31 },</td></tr>
<tr><th id="2164">2164</th><td>};</td></tr>
<tr><th id="2165">2165</th><td><b>extern</b> <em>const</em> <em>unsigned</em> HexagonEHFlavour0Dwarf2LSize = array_lengthof(HexagonEHFlavour0Dwarf2L);</td></tr>
<tr><th id="2166">2166</th><td></td></tr>
<tr><th id="2167">2167</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair HexagonDwarfFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="2168">2168</th><td>  { Hexagon::CS, <var>78U</var> },</td></tr>
<tr><th id="2169">2169</th><td>  { Hexagon::FRAMEKEY, <var>84U</var> },</td></tr>
<tr><th id="2170">2170</th><td>  { Hexagon::FRAMELIMIT, <var>83U</var> },</td></tr>
<tr><th id="2171">2171</th><td>  { Hexagon::GELR, <var>220U</var> },</td></tr>
<tr><th id="2172">2172</th><td>  { Hexagon::GOSP, <var>222U</var> },</td></tr>
<tr><th id="2173">2173</th><td>  { Hexagon::GP, <var>78U</var> },</td></tr>
<tr><th id="2174">2174</th><td>  { Hexagon::GPCYCLEHI, <var>245U</var> },</td></tr>
<tr><th id="2175">2175</th><td>  { Hexagon::GPCYCLELO, <var>244U</var> },</td></tr>
<tr><th id="2176">2176</th><td>  { Hexagon::GSR, <var>221U</var> },</td></tr>
<tr><th id="2177">2177</th><td>  { Hexagon::PC, <var>76U</var> },</td></tr>
<tr><th id="2178">2178</th><td>  { Hexagon::PKTCOUNT, <var>85U</var> },</td></tr>
<tr><th id="2179">2179</th><td>  { Hexagon::PKTCOUNTHI, <var>86U</var> },</td></tr>
<tr><th id="2180">2180</th><td>  { Hexagon::PKTCOUNTLO, <var>85U</var> },</td></tr>
<tr><th id="2181">2181</th><td>  { Hexagon::UGP, <var>77U</var> },</td></tr>
<tr><th id="2182">2182</th><td>  { Hexagon::UPCYCLE, <var>80U</var> },</td></tr>
<tr><th id="2183">2183</th><td>  { Hexagon::UPCYCLEHI, <var>82U</var> },</td></tr>
<tr><th id="2184">2184</th><td>  { Hexagon::UPCYCLELO, <var>81U</var> },</td></tr>
<tr><th id="2185">2185</th><td>  { Hexagon::USR, <var>75U</var> },</td></tr>
<tr><th id="2186">2186</th><td>  { Hexagon::UTIMER, <var>97U</var> },</td></tr>
<tr><th id="2187">2187</th><td>  { Hexagon::UTIMERHI, <var>98U</var> },</td></tr>
<tr><th id="2188">2188</th><td>  { Hexagon::UTIMERLO, <var>97U</var> },</td></tr>
<tr><th id="2189">2189</th><td>  { Hexagon::VTMP, <var>131U</var> },</td></tr>
<tr><th id="2190">2190</th><td>  { Hexagon::C5, <var>72U</var> },</td></tr>
<tr><th id="2191">2191</th><td>  { Hexagon::C8, <var>75U</var> },</td></tr>
<tr><th id="2192">2192</th><td>  { Hexagon::CS0, <var>79U</var> },</td></tr>
<tr><th id="2193">2193</th><td>  { Hexagon::CS1, <var>80U</var> },</td></tr>
<tr><th id="2194">2194</th><td>  { Hexagon::D0, <var>32U</var> },</td></tr>
<tr><th id="2195">2195</th><td>  { Hexagon::D1, <var>34U</var> },</td></tr>
<tr><th id="2196">2196</th><td>  { Hexagon::D2, <var>36U</var> },</td></tr>
<tr><th id="2197">2197</th><td>  { Hexagon::D3, <var>38U</var> },</td></tr>
<tr><th id="2198">2198</th><td>  { Hexagon::D4, <var>40U</var> },</td></tr>
<tr><th id="2199">2199</th><td>  { Hexagon::D5, <var>42U</var> },</td></tr>
<tr><th id="2200">2200</th><td>  { Hexagon::D6, <var>44U</var> },</td></tr>
<tr><th id="2201">2201</th><td>  { Hexagon::D7, <var>46U</var> },</td></tr>
<tr><th id="2202">2202</th><td>  { Hexagon::D8, <var>48U</var> },</td></tr>
<tr><th id="2203">2203</th><td>  { Hexagon::D9, <var>50U</var> },</td></tr>
<tr><th id="2204">2204</th><td>  { Hexagon::D10, <var>52U</var> },</td></tr>
<tr><th id="2205">2205</th><td>  { Hexagon::D11, <var>54U</var> },</td></tr>
<tr><th id="2206">2206</th><td>  { Hexagon::D12, <var>56U</var> },</td></tr>
<tr><th id="2207">2207</th><td>  { Hexagon::D13, <var>58U</var> },</td></tr>
<tr><th id="2208">2208</th><td>  { Hexagon::D14, <var>60U</var> },</td></tr>
<tr><th id="2209">2209</th><td>  { Hexagon::D15, <var>62U</var> },</td></tr>
<tr><th id="2210">2210</th><td>  { Hexagon::G3, <var>223U</var> },</td></tr>
<tr><th id="2211">2211</th><td>  { Hexagon::G4, <var>224U</var> },</td></tr>
<tr><th id="2212">2212</th><td>  { Hexagon::G5, <var>225U</var> },</td></tr>
<tr><th id="2213">2213</th><td>  { Hexagon::G6, <var>226U</var> },</td></tr>
<tr><th id="2214">2214</th><td>  { Hexagon::G7, <var>227U</var> },</td></tr>
<tr><th id="2215">2215</th><td>  { Hexagon::G8, <var>228U</var> },</td></tr>
<tr><th id="2216">2216</th><td>  { Hexagon::G9, <var>229U</var> },</td></tr>
<tr><th id="2217">2217</th><td>  { Hexagon::G10, <var>230U</var> },</td></tr>
<tr><th id="2218">2218</th><td>  { Hexagon::G11, <var>231U</var> },</td></tr>
<tr><th id="2219">2219</th><td>  { Hexagon::G12, <var>232U</var> },</td></tr>
<tr><th id="2220">2220</th><td>  { Hexagon::G13, <var>233U</var> },</td></tr>
<tr><th id="2221">2221</th><td>  { Hexagon::G14, <var>234U</var> },</td></tr>
<tr><th id="2222">2222</th><td>  { Hexagon::G15, <var>235U</var> },</td></tr>
<tr><th id="2223">2223</th><td>  { Hexagon::G20, <var>240U</var> },</td></tr>
<tr><th id="2224">2224</th><td>  { Hexagon::G21, <var>241U</var> },</td></tr>
<tr><th id="2225">2225</th><td>  { Hexagon::G22, <var>242U</var> },</td></tr>
<tr><th id="2226">2226</th><td>  { Hexagon::G23, <var>243U</var> },</td></tr>
<tr><th id="2227">2227</th><td>  { Hexagon::G30, <var>250U</var> },</td></tr>
<tr><th id="2228">2228</th><td>  { Hexagon::G31, <var>251U</var> },</td></tr>
<tr><th id="2229">2229</th><td>  { Hexagon::GPMUCNT0, <var>246U</var> },</td></tr>
<tr><th id="2230">2230</th><td>  { Hexagon::GPMUCNT1, <var>247U</var> },</td></tr>
<tr><th id="2231">2231</th><td>  { Hexagon::GPMUCNT2, <var>248U</var> },</td></tr>
<tr><th id="2232">2232</th><td>  { Hexagon::GPMUCNT3, <var>249U</var> },</td></tr>
<tr><th id="2233">2233</th><td>  { Hexagon::GPMUCNT4, <var>236U</var> },</td></tr>
<tr><th id="2234">2234</th><td>  { Hexagon::GPMUCNT5, <var>237U</var> },</td></tr>
<tr><th id="2235">2235</th><td>  { Hexagon::GPMUCNT6, <var>238U</var> },</td></tr>
<tr><th id="2236">2236</th><td>  { Hexagon::GPMUCNT7, <var>239U</var> },</td></tr>
<tr><th id="2237">2237</th><td>  { Hexagon::LC0, <var>68U</var> },</td></tr>
<tr><th id="2238">2238</th><td>  { Hexagon::LC1, <var>70U</var> },</td></tr>
<tr><th id="2239">2239</th><td>  { Hexagon::M0, <var>73U</var> },</td></tr>
<tr><th id="2240">2240</th><td>  { Hexagon::M1, <var>74U</var> },</td></tr>
<tr><th id="2241">2241</th><td>  { Hexagon::P0, <var>63U</var> },</td></tr>
<tr><th id="2242">2242</th><td>  { Hexagon::P1, <var>64U</var> },</td></tr>
<tr><th id="2243">2243</th><td>  { Hexagon::P2, <var>65U</var> },</td></tr>
<tr><th id="2244">2244</th><td>  { Hexagon::P3, <var>66U</var> },</td></tr>
<tr><th id="2245">2245</th><td>  { Hexagon::Q0, <var>131U</var> },</td></tr>
<tr><th id="2246">2246</th><td>  { Hexagon::Q1, <var>132U</var> },</td></tr>
<tr><th id="2247">2247</th><td>  { Hexagon::Q2, <var>133U</var> },</td></tr>
<tr><th id="2248">2248</th><td>  { Hexagon::Q3, <var>134U</var> },</td></tr>
<tr><th id="2249">2249</th><td>  { Hexagon::R0, <var>0U</var> },</td></tr>
<tr><th id="2250">2250</th><td>  { Hexagon::R1, <var>1U</var> },</td></tr>
<tr><th id="2251">2251</th><td>  { Hexagon::R2, <var>2U</var> },</td></tr>
<tr><th id="2252">2252</th><td>  { Hexagon::R3, <var>3U</var> },</td></tr>
<tr><th id="2253">2253</th><td>  { Hexagon::R4, <var>4U</var> },</td></tr>
<tr><th id="2254">2254</th><td>  { Hexagon::R5, <var>5U</var> },</td></tr>
<tr><th id="2255">2255</th><td>  { Hexagon::R6, <var>6U</var> },</td></tr>
<tr><th id="2256">2256</th><td>  { Hexagon::R7, <var>7U</var> },</td></tr>
<tr><th id="2257">2257</th><td>  { Hexagon::R8, <var>8U</var> },</td></tr>
<tr><th id="2258">2258</th><td>  { Hexagon::R9, <var>9U</var> },</td></tr>
<tr><th id="2259">2259</th><td>  { Hexagon::R10, <var>10U</var> },</td></tr>
<tr><th id="2260">2260</th><td>  { Hexagon::R11, <var>11U</var> },</td></tr>
<tr><th id="2261">2261</th><td>  { Hexagon::R12, <var>12U</var> },</td></tr>
<tr><th id="2262">2262</th><td>  { Hexagon::R13, <var>13U</var> },</td></tr>
<tr><th id="2263">2263</th><td>  { Hexagon::R14, <var>14U</var> },</td></tr>
<tr><th id="2264">2264</th><td>  { Hexagon::R15, <var>15U</var> },</td></tr>
<tr><th id="2265">2265</th><td>  { Hexagon::R16, <var>16U</var> },</td></tr>
<tr><th id="2266">2266</th><td>  { Hexagon::R17, <var>17U</var> },</td></tr>
<tr><th id="2267">2267</th><td>  { Hexagon::R18, <var>18U</var> },</td></tr>
<tr><th id="2268">2268</th><td>  { Hexagon::R19, <var>19U</var> },</td></tr>
<tr><th id="2269">2269</th><td>  { Hexagon::R20, <var>20U</var> },</td></tr>
<tr><th id="2270">2270</th><td>  { Hexagon::R21, <var>21U</var> },</td></tr>
<tr><th id="2271">2271</th><td>  { Hexagon::R22, <var>22U</var> },</td></tr>
<tr><th id="2272">2272</th><td>  { Hexagon::R23, <var>23U</var> },</td></tr>
<tr><th id="2273">2273</th><td>  { Hexagon::R24, <var>24U</var> },</td></tr>
<tr><th id="2274">2274</th><td>  { Hexagon::R25, <var>25U</var> },</td></tr>
<tr><th id="2275">2275</th><td>  { Hexagon::R26, <var>26U</var> },</td></tr>
<tr><th id="2276">2276</th><td>  { Hexagon::R27, <var>27U</var> },</td></tr>
<tr><th id="2277">2277</th><td>  { Hexagon::R28, <var>28U</var> },</td></tr>
<tr><th id="2278">2278</th><td>  { Hexagon::R29, <var>29U</var> },</td></tr>
<tr><th id="2279">2279</th><td>  { Hexagon::R30, <var>30U</var> },</td></tr>
<tr><th id="2280">2280</th><td>  { Hexagon::R31, <var>31U</var> },</td></tr>
<tr><th id="2281">2281</th><td>  { Hexagon::SA0, <var>67U</var> },</td></tr>
<tr><th id="2282">2282</th><td>  { Hexagon::SA1, <var>69U</var> },</td></tr>
<tr><th id="2283">2283</th><td>  { Hexagon::V0, <var>99U</var> },</td></tr>
<tr><th id="2284">2284</th><td>  { Hexagon::V1, <var>100U</var> },</td></tr>
<tr><th id="2285">2285</th><td>  { Hexagon::V2, <var>101U</var> },</td></tr>
<tr><th id="2286">2286</th><td>  { Hexagon::V3, <var>102U</var> },</td></tr>
<tr><th id="2287">2287</th><td>  { Hexagon::V4, <var>103U</var> },</td></tr>
<tr><th id="2288">2288</th><td>  { Hexagon::V5, <var>104U</var> },</td></tr>
<tr><th id="2289">2289</th><td>  { Hexagon::V6, <var>105U</var> },</td></tr>
<tr><th id="2290">2290</th><td>  { Hexagon::V7, <var>106U</var> },</td></tr>
<tr><th id="2291">2291</th><td>  { Hexagon::V8, <var>107U</var> },</td></tr>
<tr><th id="2292">2292</th><td>  { Hexagon::V9, <var>108U</var> },</td></tr>
<tr><th id="2293">2293</th><td>  { Hexagon::V10, <var>109U</var> },</td></tr>
<tr><th id="2294">2294</th><td>  { Hexagon::V11, <var>110U</var> },</td></tr>
<tr><th id="2295">2295</th><td>  { Hexagon::V12, <var>111U</var> },</td></tr>
<tr><th id="2296">2296</th><td>  { Hexagon::V13, <var>112U</var> },</td></tr>
<tr><th id="2297">2297</th><td>  { Hexagon::V14, <var>113U</var> },</td></tr>
<tr><th id="2298">2298</th><td>  { Hexagon::V15, <var>114U</var> },</td></tr>
<tr><th id="2299">2299</th><td>  { Hexagon::V16, <var>115U</var> },</td></tr>
<tr><th id="2300">2300</th><td>  { Hexagon::V17, <var>116U</var> },</td></tr>
<tr><th id="2301">2301</th><td>  { Hexagon::V18, <var>117U</var> },</td></tr>
<tr><th id="2302">2302</th><td>  { Hexagon::V19, <var>118U</var> },</td></tr>
<tr><th id="2303">2303</th><td>  { Hexagon::V20, <var>119U</var> },</td></tr>
<tr><th id="2304">2304</th><td>  { Hexagon::V21, <var>120U</var> },</td></tr>
<tr><th id="2305">2305</th><td>  { Hexagon::V22, <var>121U</var> },</td></tr>
<tr><th id="2306">2306</th><td>  { Hexagon::V23, <var>122U</var> },</td></tr>
<tr><th id="2307">2307</th><td>  { Hexagon::V24, <var>123U</var> },</td></tr>
<tr><th id="2308">2308</th><td>  { Hexagon::V25, <var>124U</var> },</td></tr>
<tr><th id="2309">2309</th><td>  { Hexagon::V26, <var>125U</var> },</td></tr>
<tr><th id="2310">2310</th><td>  { Hexagon::V27, <var>126U</var> },</td></tr>
<tr><th id="2311">2311</th><td>  { Hexagon::V28, <var>127U</var> },</td></tr>
<tr><th id="2312">2312</th><td>  { Hexagon::V29, <var>128U</var> },</td></tr>
<tr><th id="2313">2313</th><td>  { Hexagon::V30, <var>129U</var> },</td></tr>
<tr><th id="2314">2314</th><td>  { Hexagon::V31, <var>130U</var> },</td></tr>
<tr><th id="2315">2315</th><td>  { Hexagon::VF0, <var>999999U</var> },</td></tr>
<tr><th id="2316">2316</th><td>  { Hexagon::VF1, <var>1000000U</var> },</td></tr>
<tr><th id="2317">2317</th><td>  { Hexagon::VF2, <var>1000001U</var> },</td></tr>
<tr><th id="2318">2318</th><td>  { Hexagon::VF3, <var>1000002U</var> },</td></tr>
<tr><th id="2319">2319</th><td>  { Hexagon::VF4, <var>1000003U</var> },</td></tr>
<tr><th id="2320">2320</th><td>  { Hexagon::VF5, <var>1000004U</var> },</td></tr>
<tr><th id="2321">2321</th><td>  { Hexagon::VF6, <var>1000005U</var> },</td></tr>
<tr><th id="2322">2322</th><td>  { Hexagon::VF7, <var>1000006U</var> },</td></tr>
<tr><th id="2323">2323</th><td>  { Hexagon::VF8, <var>1000007U</var> },</td></tr>
<tr><th id="2324">2324</th><td>  { Hexagon::VF9, <var>1000008U</var> },</td></tr>
<tr><th id="2325">2325</th><td>  { Hexagon::VF10, <var>1000009U</var> },</td></tr>
<tr><th id="2326">2326</th><td>  { Hexagon::VF11, <var>1000010U</var> },</td></tr>
<tr><th id="2327">2327</th><td>  { Hexagon::VF12, <var>1000011U</var> },</td></tr>
<tr><th id="2328">2328</th><td>  { Hexagon::VF13, <var>1000012U</var> },</td></tr>
<tr><th id="2329">2329</th><td>  { Hexagon::VF14, <var>1000013U</var> },</td></tr>
<tr><th id="2330">2330</th><td>  { Hexagon::VF15, <var>1000014U</var> },</td></tr>
<tr><th id="2331">2331</th><td>  { Hexagon::VF16, <var>1000015U</var> },</td></tr>
<tr><th id="2332">2332</th><td>  { Hexagon::VF17, <var>1000016U</var> },</td></tr>
<tr><th id="2333">2333</th><td>  { Hexagon::VF18, <var>1000017U</var> },</td></tr>
<tr><th id="2334">2334</th><td>  { Hexagon::VF19, <var>1000018U</var> },</td></tr>
<tr><th id="2335">2335</th><td>  { Hexagon::VF20, <var>1000019U</var> },</td></tr>
<tr><th id="2336">2336</th><td>  { Hexagon::VF21, <var>1000020U</var> },</td></tr>
<tr><th id="2337">2337</th><td>  { Hexagon::VF22, <var>1000021U</var> },</td></tr>
<tr><th id="2338">2338</th><td>  { Hexagon::VF23, <var>1000022U</var> },</td></tr>
<tr><th id="2339">2339</th><td>  { Hexagon::VF24, <var>1000023U</var> },</td></tr>
<tr><th id="2340">2340</th><td>  { Hexagon::VF25, <var>1000024U</var> },</td></tr>
<tr><th id="2341">2341</th><td>  { Hexagon::VF26, <var>1000025U</var> },</td></tr>
<tr><th id="2342">2342</th><td>  { Hexagon::VF27, <var>1000026U</var> },</td></tr>
<tr><th id="2343">2343</th><td>  { Hexagon::VF28, <var>1000027U</var> },</td></tr>
<tr><th id="2344">2344</th><td>  { Hexagon::VF29, <var>1000028U</var> },</td></tr>
<tr><th id="2345">2345</th><td>  { Hexagon::VF30, <var>1000029U</var> },</td></tr>
<tr><th id="2346">2346</th><td>  { Hexagon::VF31, <var>1000030U</var> },</td></tr>
<tr><th id="2347">2347</th><td>  { Hexagon::VFR0, <var>9999999U</var> },</td></tr>
<tr><th id="2348">2348</th><td>  { Hexagon::VFR1, <var>10000000U</var> },</td></tr>
<tr><th id="2349">2349</th><td>  { Hexagon::VFR2, <var>10000001U</var> },</td></tr>
<tr><th id="2350">2350</th><td>  { Hexagon::VFR3, <var>10000002U</var> },</td></tr>
<tr><th id="2351">2351</th><td>  { Hexagon::VFR4, <var>10000003U</var> },</td></tr>
<tr><th id="2352">2352</th><td>  { Hexagon::VFR5, <var>10000004U</var> },</td></tr>
<tr><th id="2353">2353</th><td>  { Hexagon::VFR6, <var>10000005U</var> },</td></tr>
<tr><th id="2354">2354</th><td>  { Hexagon::VFR7, <var>10000006U</var> },</td></tr>
<tr><th id="2355">2355</th><td>  { Hexagon::VFR8, <var>10000007U</var> },</td></tr>
<tr><th id="2356">2356</th><td>  { Hexagon::VFR9, <var>10000008U</var> },</td></tr>
<tr><th id="2357">2357</th><td>  { Hexagon::VFR10, <var>10000009U</var> },</td></tr>
<tr><th id="2358">2358</th><td>  { Hexagon::VFR11, <var>10000010U</var> },</td></tr>
<tr><th id="2359">2359</th><td>  { Hexagon::VFR12, <var>10000011U</var> },</td></tr>
<tr><th id="2360">2360</th><td>  { Hexagon::VFR13, <var>10000012U</var> },</td></tr>
<tr><th id="2361">2361</th><td>  { Hexagon::VFR14, <var>10000013U</var> },</td></tr>
<tr><th id="2362">2362</th><td>  { Hexagon::VFR15, <var>10000014U</var> },</td></tr>
<tr><th id="2363">2363</th><td>  { Hexagon::VFR16, <var>10000015U</var> },</td></tr>
<tr><th id="2364">2364</th><td>  { Hexagon::VFR17, <var>10000016U</var> },</td></tr>
<tr><th id="2365">2365</th><td>  { Hexagon::VFR18, <var>10000017U</var> },</td></tr>
<tr><th id="2366">2366</th><td>  { Hexagon::VFR19, <var>10000018U</var> },</td></tr>
<tr><th id="2367">2367</th><td>  { Hexagon::VFR20, <var>10000019U</var> },</td></tr>
<tr><th id="2368">2368</th><td>  { Hexagon::VFR21, <var>10000020U</var> },</td></tr>
<tr><th id="2369">2369</th><td>  { Hexagon::VFR22, <var>10000021U</var> },</td></tr>
<tr><th id="2370">2370</th><td>  { Hexagon::VFR23, <var>10000022U</var> },</td></tr>
<tr><th id="2371">2371</th><td>  { Hexagon::VFR24, <var>10000023U</var> },</td></tr>
<tr><th id="2372">2372</th><td>  { Hexagon::VFR25, <var>10000024U</var> },</td></tr>
<tr><th id="2373">2373</th><td>  { Hexagon::VFR26, <var>10000025U</var> },</td></tr>
<tr><th id="2374">2374</th><td>  { Hexagon::VFR27, <var>10000026U</var> },</td></tr>
<tr><th id="2375">2375</th><td>  { Hexagon::VFR28, <var>10000027U</var> },</td></tr>
<tr><th id="2376">2376</th><td>  { Hexagon::VFR29, <var>10000028U</var> },</td></tr>
<tr><th id="2377">2377</th><td>  { Hexagon::VFR30, <var>10000029U</var> },</td></tr>
<tr><th id="2378">2378</th><td>  { Hexagon::VFR31, <var>10000030U</var> },</td></tr>
<tr><th id="2379">2379</th><td>  { Hexagon::VQ0, <var>252U</var> },</td></tr>
<tr><th id="2380">2380</th><td>  { Hexagon::VQ1, <var>253U</var> },</td></tr>
<tr><th id="2381">2381</th><td>  { Hexagon::VQ2, <var>254U</var> },</td></tr>
<tr><th id="2382">2382</th><td>  { Hexagon::VQ3, <var>255U</var> },</td></tr>
<tr><th id="2383">2383</th><td>  { Hexagon::VQ4, <var>256U</var> },</td></tr>
<tr><th id="2384">2384</th><td>  { Hexagon::VQ5, <var>257U</var> },</td></tr>
<tr><th id="2385">2385</th><td>  { Hexagon::VQ6, <var>258U</var> },</td></tr>
<tr><th id="2386">2386</th><td>  { Hexagon::VQ7, <var>259U</var> },</td></tr>
<tr><th id="2387">2387</th><td>  { Hexagon::W0, <var>99U</var> },</td></tr>
<tr><th id="2388">2388</th><td>  { Hexagon::W1, <var>101U</var> },</td></tr>
<tr><th id="2389">2389</th><td>  { Hexagon::W2, <var>103U</var> },</td></tr>
<tr><th id="2390">2390</th><td>  { Hexagon::W3, <var>105U</var> },</td></tr>
<tr><th id="2391">2391</th><td>  { Hexagon::W4, <var>107U</var> },</td></tr>
<tr><th id="2392">2392</th><td>  { Hexagon::W5, <var>109U</var> },</td></tr>
<tr><th id="2393">2393</th><td>  { Hexagon::W6, <var>111U</var> },</td></tr>
<tr><th id="2394">2394</th><td>  { Hexagon::W7, <var>113U</var> },</td></tr>
<tr><th id="2395">2395</th><td>  { Hexagon::W8, <var>115U</var> },</td></tr>
<tr><th id="2396">2396</th><td>  { Hexagon::W9, <var>117U</var> },</td></tr>
<tr><th id="2397">2397</th><td>  { Hexagon::W10, <var>119U</var> },</td></tr>
<tr><th id="2398">2398</th><td>  { Hexagon::W11, <var>121U</var> },</td></tr>
<tr><th id="2399">2399</th><td>  { Hexagon::W12, <var>123U</var> },</td></tr>
<tr><th id="2400">2400</th><td>  { Hexagon::W13, <var>125U</var> },</td></tr>
<tr><th id="2401">2401</th><td>  { Hexagon::W14, <var>127U</var> },</td></tr>
<tr><th id="2402">2402</th><td>  { Hexagon::W15, <var>129U</var> },</td></tr>
<tr><th id="2403">2403</th><td>  { Hexagon::WR0, <var>161U</var> },</td></tr>
<tr><th id="2404">2404</th><td>  { Hexagon::WR1, <var>162U</var> },</td></tr>
<tr><th id="2405">2405</th><td>  { Hexagon::WR2, <var>163U</var> },</td></tr>
<tr><th id="2406">2406</th><td>  { Hexagon::WR3, <var>164U</var> },</td></tr>
<tr><th id="2407">2407</th><td>  { Hexagon::WR4, <var>165U</var> },</td></tr>
<tr><th id="2408">2408</th><td>  { Hexagon::WR5, <var>166U</var> },</td></tr>
<tr><th id="2409">2409</th><td>  { Hexagon::WR6, <var>167U</var> },</td></tr>
<tr><th id="2410">2410</th><td>  { Hexagon::WR7, <var>168U</var> },</td></tr>
<tr><th id="2411">2411</th><td>  { Hexagon::WR8, <var>169U</var> },</td></tr>
<tr><th id="2412">2412</th><td>  { Hexagon::WR9, <var>170U</var> },</td></tr>
<tr><th id="2413">2413</th><td>  { Hexagon::WR10, <var>171U</var> },</td></tr>
<tr><th id="2414">2414</th><td>  { Hexagon::WR11, <var>172U</var> },</td></tr>
<tr><th id="2415">2415</th><td>  { Hexagon::WR12, <var>173U</var> },</td></tr>
<tr><th id="2416">2416</th><td>  { Hexagon::WR13, <var>174U</var> },</td></tr>
<tr><th id="2417">2417</th><td>  { Hexagon::WR14, <var>175U</var> },</td></tr>
<tr><th id="2418">2418</th><td>  { Hexagon::WR15, <var>176U</var> },</td></tr>
<tr><th id="2419">2419</th><td>  { Hexagon::C1_0, <var>67U</var> },</td></tr>
<tr><th id="2420">2420</th><td>  { Hexagon::C3_2, <var>69U</var> },</td></tr>
<tr><th id="2421">2421</th><td>  { Hexagon::C5_4, <var>71U</var> },</td></tr>
<tr><th id="2422">2422</th><td>  { Hexagon::C7_6, <var>72U</var> },</td></tr>
<tr><th id="2423">2423</th><td>  { Hexagon::C9_8, <var>74U</var> },</td></tr>
<tr><th id="2424">2424</th><td>  { Hexagon::C11_10, <var>76U</var> },</td></tr>
<tr><th id="2425">2425</th><td>  { Hexagon::C17_16, <var>83U</var> },</td></tr>
<tr><th id="2426">2426</th><td>  { Hexagon::G1_0, <var>220U</var> },</td></tr>
<tr><th id="2427">2427</th><td>  { Hexagon::G3_2, <var>222U</var> },</td></tr>
<tr><th id="2428">2428</th><td>  { Hexagon::G5_4, <var>224U</var> },</td></tr>
<tr><th id="2429">2429</th><td>  { Hexagon::G7_6, <var>226U</var> },</td></tr>
<tr><th id="2430">2430</th><td>  { Hexagon::G9_8, <var>228U</var> },</td></tr>
<tr><th id="2431">2431</th><td>  { Hexagon::G11_10, <var>230U</var> },</td></tr>
<tr><th id="2432">2432</th><td>  { Hexagon::G13_12, <var>232U</var> },</td></tr>
<tr><th id="2433">2433</th><td>  { Hexagon::G15_14, <var>234U</var> },</td></tr>
<tr><th id="2434">2434</th><td>  { Hexagon::G17_16, <var>236U</var> },</td></tr>
<tr><th id="2435">2435</th><td>  { Hexagon::G19_18, <var>238U</var> },</td></tr>
<tr><th id="2436">2436</th><td>  { Hexagon::G21_20, <var>240U</var> },</td></tr>
<tr><th id="2437">2437</th><td>  { Hexagon::G23_22, <var>242U</var> },</td></tr>
<tr><th id="2438">2438</th><td>  { Hexagon::G25_24, <var>244U</var> },</td></tr>
<tr><th id="2439">2439</th><td>  { Hexagon::G27_26, <var>246U</var> },</td></tr>
<tr><th id="2440">2440</th><td>  { Hexagon::G29_28, <var>248U</var> },</td></tr>
<tr><th id="2441">2441</th><td>  { Hexagon::G31_30, <var>250U</var> },</td></tr>
<tr><th id="2442">2442</th><td>  { Hexagon::P3_0, <var>71U</var> },</td></tr>
<tr><th id="2443">2443</th><td>};</td></tr>
<tr><th id="2444">2444</th><td><b>extern</b> <em>const</em> <em>unsigned</em> HexagonDwarfFlavour0L2DwarfSize = array_lengthof(HexagonDwarfFlavour0L2Dwarf);</td></tr>
<tr><th id="2445">2445</th><td></td></tr>
<tr><th id="2446">2446</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair HexagonEHFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="2447">2447</th><td>  { Hexagon::CS, <var>78U</var> },</td></tr>
<tr><th id="2448">2448</th><td>  { Hexagon::FRAMEKEY, <var>84U</var> },</td></tr>
<tr><th id="2449">2449</th><td>  { Hexagon::FRAMELIMIT, <var>83U</var> },</td></tr>
<tr><th id="2450">2450</th><td>  { Hexagon::GELR, <var>220U</var> },</td></tr>
<tr><th id="2451">2451</th><td>  { Hexagon::GOSP, <var>222U</var> },</td></tr>
<tr><th id="2452">2452</th><td>  { Hexagon::GP, <var>78U</var> },</td></tr>
<tr><th id="2453">2453</th><td>  { Hexagon::GPCYCLEHI, <var>245U</var> },</td></tr>
<tr><th id="2454">2454</th><td>  { Hexagon::GPCYCLELO, <var>244U</var> },</td></tr>
<tr><th id="2455">2455</th><td>  { Hexagon::GSR, <var>221U</var> },</td></tr>
<tr><th id="2456">2456</th><td>  { Hexagon::PC, <var>76U</var> },</td></tr>
<tr><th id="2457">2457</th><td>  { Hexagon::PKTCOUNT, <var>85U</var> },</td></tr>
<tr><th id="2458">2458</th><td>  { Hexagon::PKTCOUNTHI, <var>86U</var> },</td></tr>
<tr><th id="2459">2459</th><td>  { Hexagon::PKTCOUNTLO, <var>85U</var> },</td></tr>
<tr><th id="2460">2460</th><td>  { Hexagon::UGP, <var>77U</var> },</td></tr>
<tr><th id="2461">2461</th><td>  { Hexagon::UPCYCLE, <var>80U</var> },</td></tr>
<tr><th id="2462">2462</th><td>  { Hexagon::UPCYCLEHI, <var>82U</var> },</td></tr>
<tr><th id="2463">2463</th><td>  { Hexagon::UPCYCLELO, <var>81U</var> },</td></tr>
<tr><th id="2464">2464</th><td>  { Hexagon::USR, <var>75U</var> },</td></tr>
<tr><th id="2465">2465</th><td>  { Hexagon::UTIMER, <var>97U</var> },</td></tr>
<tr><th id="2466">2466</th><td>  { Hexagon::UTIMERHI, <var>98U</var> },</td></tr>
<tr><th id="2467">2467</th><td>  { Hexagon::UTIMERLO, <var>97U</var> },</td></tr>
<tr><th id="2468">2468</th><td>  { Hexagon::VTMP, <var>131U</var> },</td></tr>
<tr><th id="2469">2469</th><td>  { Hexagon::C5, <var>72U</var> },</td></tr>
<tr><th id="2470">2470</th><td>  { Hexagon::C8, <var>75U</var> },</td></tr>
<tr><th id="2471">2471</th><td>  { Hexagon::CS0, <var>79U</var> },</td></tr>
<tr><th id="2472">2472</th><td>  { Hexagon::CS1, <var>80U</var> },</td></tr>
<tr><th id="2473">2473</th><td>  { Hexagon::D0, <var>32U</var> },</td></tr>
<tr><th id="2474">2474</th><td>  { Hexagon::D1, <var>34U</var> },</td></tr>
<tr><th id="2475">2475</th><td>  { Hexagon::D2, <var>36U</var> },</td></tr>
<tr><th id="2476">2476</th><td>  { Hexagon::D3, <var>38U</var> },</td></tr>
<tr><th id="2477">2477</th><td>  { Hexagon::D4, <var>40U</var> },</td></tr>
<tr><th id="2478">2478</th><td>  { Hexagon::D5, <var>42U</var> },</td></tr>
<tr><th id="2479">2479</th><td>  { Hexagon::D6, <var>44U</var> },</td></tr>
<tr><th id="2480">2480</th><td>  { Hexagon::D7, <var>46U</var> },</td></tr>
<tr><th id="2481">2481</th><td>  { Hexagon::D8, <var>48U</var> },</td></tr>
<tr><th id="2482">2482</th><td>  { Hexagon::D9, <var>50U</var> },</td></tr>
<tr><th id="2483">2483</th><td>  { Hexagon::D10, <var>52U</var> },</td></tr>
<tr><th id="2484">2484</th><td>  { Hexagon::D11, <var>54U</var> },</td></tr>
<tr><th id="2485">2485</th><td>  { Hexagon::D12, <var>56U</var> },</td></tr>
<tr><th id="2486">2486</th><td>  { Hexagon::D13, <var>58U</var> },</td></tr>
<tr><th id="2487">2487</th><td>  { Hexagon::D14, <var>60U</var> },</td></tr>
<tr><th id="2488">2488</th><td>  { Hexagon::D15, <var>62U</var> },</td></tr>
<tr><th id="2489">2489</th><td>  { Hexagon::G3, <var>223U</var> },</td></tr>
<tr><th id="2490">2490</th><td>  { Hexagon::G4, <var>224U</var> },</td></tr>
<tr><th id="2491">2491</th><td>  { Hexagon::G5, <var>225U</var> },</td></tr>
<tr><th id="2492">2492</th><td>  { Hexagon::G6, <var>226U</var> },</td></tr>
<tr><th id="2493">2493</th><td>  { Hexagon::G7, <var>227U</var> },</td></tr>
<tr><th id="2494">2494</th><td>  { Hexagon::G8, <var>228U</var> },</td></tr>
<tr><th id="2495">2495</th><td>  { Hexagon::G9, <var>229U</var> },</td></tr>
<tr><th id="2496">2496</th><td>  { Hexagon::G10, <var>230U</var> },</td></tr>
<tr><th id="2497">2497</th><td>  { Hexagon::G11, <var>231U</var> },</td></tr>
<tr><th id="2498">2498</th><td>  { Hexagon::G12, <var>232U</var> },</td></tr>
<tr><th id="2499">2499</th><td>  { Hexagon::G13, <var>233U</var> },</td></tr>
<tr><th id="2500">2500</th><td>  { Hexagon::G14, <var>234U</var> },</td></tr>
<tr><th id="2501">2501</th><td>  { Hexagon::G15, <var>235U</var> },</td></tr>
<tr><th id="2502">2502</th><td>  { Hexagon::G20, <var>240U</var> },</td></tr>
<tr><th id="2503">2503</th><td>  { Hexagon::G21, <var>241U</var> },</td></tr>
<tr><th id="2504">2504</th><td>  { Hexagon::G22, <var>242U</var> },</td></tr>
<tr><th id="2505">2505</th><td>  { Hexagon::G23, <var>243U</var> },</td></tr>
<tr><th id="2506">2506</th><td>  { Hexagon::G30, <var>250U</var> },</td></tr>
<tr><th id="2507">2507</th><td>  { Hexagon::G31, <var>251U</var> },</td></tr>
<tr><th id="2508">2508</th><td>  { Hexagon::GPMUCNT0, <var>246U</var> },</td></tr>
<tr><th id="2509">2509</th><td>  { Hexagon::GPMUCNT1, <var>247U</var> },</td></tr>
<tr><th id="2510">2510</th><td>  { Hexagon::GPMUCNT2, <var>248U</var> },</td></tr>
<tr><th id="2511">2511</th><td>  { Hexagon::GPMUCNT3, <var>249U</var> },</td></tr>
<tr><th id="2512">2512</th><td>  { Hexagon::GPMUCNT4, <var>236U</var> },</td></tr>
<tr><th id="2513">2513</th><td>  { Hexagon::GPMUCNT5, <var>237U</var> },</td></tr>
<tr><th id="2514">2514</th><td>  { Hexagon::GPMUCNT6, <var>238U</var> },</td></tr>
<tr><th id="2515">2515</th><td>  { Hexagon::GPMUCNT7, <var>239U</var> },</td></tr>
<tr><th id="2516">2516</th><td>  { Hexagon::LC0, <var>68U</var> },</td></tr>
<tr><th id="2517">2517</th><td>  { Hexagon::LC1, <var>70U</var> },</td></tr>
<tr><th id="2518">2518</th><td>  { Hexagon::M0, <var>73U</var> },</td></tr>
<tr><th id="2519">2519</th><td>  { Hexagon::M1, <var>74U</var> },</td></tr>
<tr><th id="2520">2520</th><td>  { Hexagon::P0, <var>63U</var> },</td></tr>
<tr><th id="2521">2521</th><td>  { Hexagon::P1, <var>64U</var> },</td></tr>
<tr><th id="2522">2522</th><td>  { Hexagon::P2, <var>65U</var> },</td></tr>
<tr><th id="2523">2523</th><td>  { Hexagon::P3, <var>66U</var> },</td></tr>
<tr><th id="2524">2524</th><td>  { Hexagon::Q0, <var>131U</var> },</td></tr>
<tr><th id="2525">2525</th><td>  { Hexagon::Q1, <var>132U</var> },</td></tr>
<tr><th id="2526">2526</th><td>  { Hexagon::Q2, <var>133U</var> },</td></tr>
<tr><th id="2527">2527</th><td>  { Hexagon::Q3, <var>134U</var> },</td></tr>
<tr><th id="2528">2528</th><td>  { Hexagon::R0, <var>0U</var> },</td></tr>
<tr><th id="2529">2529</th><td>  { Hexagon::R1, <var>1U</var> },</td></tr>
<tr><th id="2530">2530</th><td>  { Hexagon::R2, <var>2U</var> },</td></tr>
<tr><th id="2531">2531</th><td>  { Hexagon::R3, <var>3U</var> },</td></tr>
<tr><th id="2532">2532</th><td>  { Hexagon::R4, <var>4U</var> },</td></tr>
<tr><th id="2533">2533</th><td>  { Hexagon::R5, <var>5U</var> },</td></tr>
<tr><th id="2534">2534</th><td>  { Hexagon::R6, <var>6U</var> },</td></tr>
<tr><th id="2535">2535</th><td>  { Hexagon::R7, <var>7U</var> },</td></tr>
<tr><th id="2536">2536</th><td>  { Hexagon::R8, <var>8U</var> },</td></tr>
<tr><th id="2537">2537</th><td>  { Hexagon::R9, <var>9U</var> },</td></tr>
<tr><th id="2538">2538</th><td>  { Hexagon::R10, <var>10U</var> },</td></tr>
<tr><th id="2539">2539</th><td>  { Hexagon::R11, <var>11U</var> },</td></tr>
<tr><th id="2540">2540</th><td>  { Hexagon::R12, <var>12U</var> },</td></tr>
<tr><th id="2541">2541</th><td>  { Hexagon::R13, <var>13U</var> },</td></tr>
<tr><th id="2542">2542</th><td>  { Hexagon::R14, <var>14U</var> },</td></tr>
<tr><th id="2543">2543</th><td>  { Hexagon::R15, <var>15U</var> },</td></tr>
<tr><th id="2544">2544</th><td>  { Hexagon::R16, <var>16U</var> },</td></tr>
<tr><th id="2545">2545</th><td>  { Hexagon::R17, <var>17U</var> },</td></tr>
<tr><th id="2546">2546</th><td>  { Hexagon::R18, <var>18U</var> },</td></tr>
<tr><th id="2547">2547</th><td>  { Hexagon::R19, <var>19U</var> },</td></tr>
<tr><th id="2548">2548</th><td>  { Hexagon::R20, <var>20U</var> },</td></tr>
<tr><th id="2549">2549</th><td>  { Hexagon::R21, <var>21U</var> },</td></tr>
<tr><th id="2550">2550</th><td>  { Hexagon::R22, <var>22U</var> },</td></tr>
<tr><th id="2551">2551</th><td>  { Hexagon::R23, <var>23U</var> },</td></tr>
<tr><th id="2552">2552</th><td>  { Hexagon::R24, <var>24U</var> },</td></tr>
<tr><th id="2553">2553</th><td>  { Hexagon::R25, <var>25U</var> },</td></tr>
<tr><th id="2554">2554</th><td>  { Hexagon::R26, <var>26U</var> },</td></tr>
<tr><th id="2555">2555</th><td>  { Hexagon::R27, <var>27U</var> },</td></tr>
<tr><th id="2556">2556</th><td>  { Hexagon::R28, <var>28U</var> },</td></tr>
<tr><th id="2557">2557</th><td>  { Hexagon::R29, <var>29U</var> },</td></tr>
<tr><th id="2558">2558</th><td>  { Hexagon::R30, <var>30U</var> },</td></tr>
<tr><th id="2559">2559</th><td>  { Hexagon::R31, <var>31U</var> },</td></tr>
<tr><th id="2560">2560</th><td>  { Hexagon::SA0, <var>67U</var> },</td></tr>
<tr><th id="2561">2561</th><td>  { Hexagon::SA1, <var>69U</var> },</td></tr>
<tr><th id="2562">2562</th><td>  { Hexagon::V0, <var>99U</var> },</td></tr>
<tr><th id="2563">2563</th><td>  { Hexagon::V1, <var>100U</var> },</td></tr>
<tr><th id="2564">2564</th><td>  { Hexagon::V2, <var>101U</var> },</td></tr>
<tr><th id="2565">2565</th><td>  { Hexagon::V3, <var>102U</var> },</td></tr>
<tr><th id="2566">2566</th><td>  { Hexagon::V4, <var>103U</var> },</td></tr>
<tr><th id="2567">2567</th><td>  { Hexagon::V5, <var>104U</var> },</td></tr>
<tr><th id="2568">2568</th><td>  { Hexagon::V6, <var>105U</var> },</td></tr>
<tr><th id="2569">2569</th><td>  { Hexagon::V7, <var>106U</var> },</td></tr>
<tr><th id="2570">2570</th><td>  { Hexagon::V8, <var>107U</var> },</td></tr>
<tr><th id="2571">2571</th><td>  { Hexagon::V9, <var>108U</var> },</td></tr>
<tr><th id="2572">2572</th><td>  { Hexagon::V10, <var>109U</var> },</td></tr>
<tr><th id="2573">2573</th><td>  { Hexagon::V11, <var>110U</var> },</td></tr>
<tr><th id="2574">2574</th><td>  { Hexagon::V12, <var>111U</var> },</td></tr>
<tr><th id="2575">2575</th><td>  { Hexagon::V13, <var>112U</var> },</td></tr>
<tr><th id="2576">2576</th><td>  { Hexagon::V14, <var>113U</var> },</td></tr>
<tr><th id="2577">2577</th><td>  { Hexagon::V15, <var>114U</var> },</td></tr>
<tr><th id="2578">2578</th><td>  { Hexagon::V16, <var>115U</var> },</td></tr>
<tr><th id="2579">2579</th><td>  { Hexagon::V17, <var>116U</var> },</td></tr>
<tr><th id="2580">2580</th><td>  { Hexagon::V18, <var>117U</var> },</td></tr>
<tr><th id="2581">2581</th><td>  { Hexagon::V19, <var>118U</var> },</td></tr>
<tr><th id="2582">2582</th><td>  { Hexagon::V20, <var>119U</var> },</td></tr>
<tr><th id="2583">2583</th><td>  { Hexagon::V21, <var>120U</var> },</td></tr>
<tr><th id="2584">2584</th><td>  { Hexagon::V22, <var>121U</var> },</td></tr>
<tr><th id="2585">2585</th><td>  { Hexagon::V23, <var>122U</var> },</td></tr>
<tr><th id="2586">2586</th><td>  { Hexagon::V24, <var>123U</var> },</td></tr>
<tr><th id="2587">2587</th><td>  { Hexagon::V25, <var>124U</var> },</td></tr>
<tr><th id="2588">2588</th><td>  { Hexagon::V26, <var>125U</var> },</td></tr>
<tr><th id="2589">2589</th><td>  { Hexagon::V27, <var>126U</var> },</td></tr>
<tr><th id="2590">2590</th><td>  { Hexagon::V28, <var>127U</var> },</td></tr>
<tr><th id="2591">2591</th><td>  { Hexagon::V29, <var>128U</var> },</td></tr>
<tr><th id="2592">2592</th><td>  { Hexagon::V30, <var>129U</var> },</td></tr>
<tr><th id="2593">2593</th><td>  { Hexagon::V31, <var>130U</var> },</td></tr>
<tr><th id="2594">2594</th><td>  { Hexagon::VF0, <var>999999U</var> },</td></tr>
<tr><th id="2595">2595</th><td>  { Hexagon::VF1, <var>1000000U</var> },</td></tr>
<tr><th id="2596">2596</th><td>  { Hexagon::VF2, <var>1000001U</var> },</td></tr>
<tr><th id="2597">2597</th><td>  { Hexagon::VF3, <var>1000002U</var> },</td></tr>
<tr><th id="2598">2598</th><td>  { Hexagon::VF4, <var>1000003U</var> },</td></tr>
<tr><th id="2599">2599</th><td>  { Hexagon::VF5, <var>1000004U</var> },</td></tr>
<tr><th id="2600">2600</th><td>  { Hexagon::VF6, <var>1000005U</var> },</td></tr>
<tr><th id="2601">2601</th><td>  { Hexagon::VF7, <var>1000006U</var> },</td></tr>
<tr><th id="2602">2602</th><td>  { Hexagon::VF8, <var>1000007U</var> },</td></tr>
<tr><th id="2603">2603</th><td>  { Hexagon::VF9, <var>1000008U</var> },</td></tr>
<tr><th id="2604">2604</th><td>  { Hexagon::VF10, <var>1000009U</var> },</td></tr>
<tr><th id="2605">2605</th><td>  { Hexagon::VF11, <var>1000010U</var> },</td></tr>
<tr><th id="2606">2606</th><td>  { Hexagon::VF12, <var>1000011U</var> },</td></tr>
<tr><th id="2607">2607</th><td>  { Hexagon::VF13, <var>1000012U</var> },</td></tr>
<tr><th id="2608">2608</th><td>  { Hexagon::VF14, <var>1000013U</var> },</td></tr>
<tr><th id="2609">2609</th><td>  { Hexagon::VF15, <var>1000014U</var> },</td></tr>
<tr><th id="2610">2610</th><td>  { Hexagon::VF16, <var>1000015U</var> },</td></tr>
<tr><th id="2611">2611</th><td>  { Hexagon::VF17, <var>1000016U</var> },</td></tr>
<tr><th id="2612">2612</th><td>  { Hexagon::VF18, <var>1000017U</var> },</td></tr>
<tr><th id="2613">2613</th><td>  { Hexagon::VF19, <var>1000018U</var> },</td></tr>
<tr><th id="2614">2614</th><td>  { Hexagon::VF20, <var>1000019U</var> },</td></tr>
<tr><th id="2615">2615</th><td>  { Hexagon::VF21, <var>1000020U</var> },</td></tr>
<tr><th id="2616">2616</th><td>  { Hexagon::VF22, <var>1000021U</var> },</td></tr>
<tr><th id="2617">2617</th><td>  { Hexagon::VF23, <var>1000022U</var> },</td></tr>
<tr><th id="2618">2618</th><td>  { Hexagon::VF24, <var>1000023U</var> },</td></tr>
<tr><th id="2619">2619</th><td>  { Hexagon::VF25, <var>1000024U</var> },</td></tr>
<tr><th id="2620">2620</th><td>  { Hexagon::VF26, <var>1000025U</var> },</td></tr>
<tr><th id="2621">2621</th><td>  { Hexagon::VF27, <var>1000026U</var> },</td></tr>
<tr><th id="2622">2622</th><td>  { Hexagon::VF28, <var>1000027U</var> },</td></tr>
<tr><th id="2623">2623</th><td>  { Hexagon::VF29, <var>1000028U</var> },</td></tr>
<tr><th id="2624">2624</th><td>  { Hexagon::VF30, <var>1000029U</var> },</td></tr>
<tr><th id="2625">2625</th><td>  { Hexagon::VF31, <var>1000030U</var> },</td></tr>
<tr><th id="2626">2626</th><td>  { Hexagon::VFR0, <var>9999999U</var> },</td></tr>
<tr><th id="2627">2627</th><td>  { Hexagon::VFR1, <var>10000000U</var> },</td></tr>
<tr><th id="2628">2628</th><td>  { Hexagon::VFR2, <var>10000001U</var> },</td></tr>
<tr><th id="2629">2629</th><td>  { Hexagon::VFR3, <var>10000002U</var> },</td></tr>
<tr><th id="2630">2630</th><td>  { Hexagon::VFR4, <var>10000003U</var> },</td></tr>
<tr><th id="2631">2631</th><td>  { Hexagon::VFR5, <var>10000004U</var> },</td></tr>
<tr><th id="2632">2632</th><td>  { Hexagon::VFR6, <var>10000005U</var> },</td></tr>
<tr><th id="2633">2633</th><td>  { Hexagon::VFR7, <var>10000006U</var> },</td></tr>
<tr><th id="2634">2634</th><td>  { Hexagon::VFR8, <var>10000007U</var> },</td></tr>
<tr><th id="2635">2635</th><td>  { Hexagon::VFR9, <var>10000008U</var> },</td></tr>
<tr><th id="2636">2636</th><td>  { Hexagon::VFR10, <var>10000009U</var> },</td></tr>
<tr><th id="2637">2637</th><td>  { Hexagon::VFR11, <var>10000010U</var> },</td></tr>
<tr><th id="2638">2638</th><td>  { Hexagon::VFR12, <var>10000011U</var> },</td></tr>
<tr><th id="2639">2639</th><td>  { Hexagon::VFR13, <var>10000012U</var> },</td></tr>
<tr><th id="2640">2640</th><td>  { Hexagon::VFR14, <var>10000013U</var> },</td></tr>
<tr><th id="2641">2641</th><td>  { Hexagon::VFR15, <var>10000014U</var> },</td></tr>
<tr><th id="2642">2642</th><td>  { Hexagon::VFR16, <var>10000015U</var> },</td></tr>
<tr><th id="2643">2643</th><td>  { Hexagon::VFR17, <var>10000016U</var> },</td></tr>
<tr><th id="2644">2644</th><td>  { Hexagon::VFR18, <var>10000017U</var> },</td></tr>
<tr><th id="2645">2645</th><td>  { Hexagon::VFR19, <var>10000018U</var> },</td></tr>
<tr><th id="2646">2646</th><td>  { Hexagon::VFR20, <var>10000019U</var> },</td></tr>
<tr><th id="2647">2647</th><td>  { Hexagon::VFR21, <var>10000020U</var> },</td></tr>
<tr><th id="2648">2648</th><td>  { Hexagon::VFR22, <var>10000021U</var> },</td></tr>
<tr><th id="2649">2649</th><td>  { Hexagon::VFR23, <var>10000022U</var> },</td></tr>
<tr><th id="2650">2650</th><td>  { Hexagon::VFR24, <var>10000023U</var> },</td></tr>
<tr><th id="2651">2651</th><td>  { Hexagon::VFR25, <var>10000024U</var> },</td></tr>
<tr><th id="2652">2652</th><td>  { Hexagon::VFR26, <var>10000025U</var> },</td></tr>
<tr><th id="2653">2653</th><td>  { Hexagon::VFR27, <var>10000026U</var> },</td></tr>
<tr><th id="2654">2654</th><td>  { Hexagon::VFR28, <var>10000027U</var> },</td></tr>
<tr><th id="2655">2655</th><td>  { Hexagon::VFR29, <var>10000028U</var> },</td></tr>
<tr><th id="2656">2656</th><td>  { Hexagon::VFR30, <var>10000029U</var> },</td></tr>
<tr><th id="2657">2657</th><td>  { Hexagon::VFR31, <var>10000030U</var> },</td></tr>
<tr><th id="2658">2658</th><td>  { Hexagon::VQ0, <var>252U</var> },</td></tr>
<tr><th id="2659">2659</th><td>  { Hexagon::VQ1, <var>253U</var> },</td></tr>
<tr><th id="2660">2660</th><td>  { Hexagon::VQ2, <var>254U</var> },</td></tr>
<tr><th id="2661">2661</th><td>  { Hexagon::VQ3, <var>255U</var> },</td></tr>
<tr><th id="2662">2662</th><td>  { Hexagon::VQ4, <var>256U</var> },</td></tr>
<tr><th id="2663">2663</th><td>  { Hexagon::VQ5, <var>257U</var> },</td></tr>
<tr><th id="2664">2664</th><td>  { Hexagon::VQ6, <var>258U</var> },</td></tr>
<tr><th id="2665">2665</th><td>  { Hexagon::VQ7, <var>259U</var> },</td></tr>
<tr><th id="2666">2666</th><td>  { Hexagon::W0, <var>99U</var> },</td></tr>
<tr><th id="2667">2667</th><td>  { Hexagon::W1, <var>101U</var> },</td></tr>
<tr><th id="2668">2668</th><td>  { Hexagon::W2, <var>103U</var> },</td></tr>
<tr><th id="2669">2669</th><td>  { Hexagon::W3, <var>105U</var> },</td></tr>
<tr><th id="2670">2670</th><td>  { Hexagon::W4, <var>107U</var> },</td></tr>
<tr><th id="2671">2671</th><td>  { Hexagon::W5, <var>109U</var> },</td></tr>
<tr><th id="2672">2672</th><td>  { Hexagon::W6, <var>111U</var> },</td></tr>
<tr><th id="2673">2673</th><td>  { Hexagon::W7, <var>113U</var> },</td></tr>
<tr><th id="2674">2674</th><td>  { Hexagon::W8, <var>115U</var> },</td></tr>
<tr><th id="2675">2675</th><td>  { Hexagon::W9, <var>117U</var> },</td></tr>
<tr><th id="2676">2676</th><td>  { Hexagon::W10, <var>119U</var> },</td></tr>
<tr><th id="2677">2677</th><td>  { Hexagon::W11, <var>121U</var> },</td></tr>
<tr><th id="2678">2678</th><td>  { Hexagon::W12, <var>123U</var> },</td></tr>
<tr><th id="2679">2679</th><td>  { Hexagon::W13, <var>125U</var> },</td></tr>
<tr><th id="2680">2680</th><td>  { Hexagon::W14, <var>127U</var> },</td></tr>
<tr><th id="2681">2681</th><td>  { Hexagon::W15, <var>129U</var> },</td></tr>
<tr><th id="2682">2682</th><td>  { Hexagon::WR0, <var>161U</var> },</td></tr>
<tr><th id="2683">2683</th><td>  { Hexagon::WR1, <var>162U</var> },</td></tr>
<tr><th id="2684">2684</th><td>  { Hexagon::WR2, <var>163U</var> },</td></tr>
<tr><th id="2685">2685</th><td>  { Hexagon::WR3, <var>164U</var> },</td></tr>
<tr><th id="2686">2686</th><td>  { Hexagon::WR4, <var>165U</var> },</td></tr>
<tr><th id="2687">2687</th><td>  { Hexagon::WR5, <var>166U</var> },</td></tr>
<tr><th id="2688">2688</th><td>  { Hexagon::WR6, <var>167U</var> },</td></tr>
<tr><th id="2689">2689</th><td>  { Hexagon::WR7, <var>168U</var> },</td></tr>
<tr><th id="2690">2690</th><td>  { Hexagon::WR8, <var>169U</var> },</td></tr>
<tr><th id="2691">2691</th><td>  { Hexagon::WR9, <var>170U</var> },</td></tr>
<tr><th id="2692">2692</th><td>  { Hexagon::WR10, <var>171U</var> },</td></tr>
<tr><th id="2693">2693</th><td>  { Hexagon::WR11, <var>172U</var> },</td></tr>
<tr><th id="2694">2694</th><td>  { Hexagon::WR12, <var>173U</var> },</td></tr>
<tr><th id="2695">2695</th><td>  { Hexagon::WR13, <var>174U</var> },</td></tr>
<tr><th id="2696">2696</th><td>  { Hexagon::WR14, <var>175U</var> },</td></tr>
<tr><th id="2697">2697</th><td>  { Hexagon::WR15, <var>176U</var> },</td></tr>
<tr><th id="2698">2698</th><td>  { Hexagon::C1_0, <var>67U</var> },</td></tr>
<tr><th id="2699">2699</th><td>  { Hexagon::C3_2, <var>69U</var> },</td></tr>
<tr><th id="2700">2700</th><td>  { Hexagon::C5_4, <var>71U</var> },</td></tr>
<tr><th id="2701">2701</th><td>  { Hexagon::C7_6, <var>72U</var> },</td></tr>
<tr><th id="2702">2702</th><td>  { Hexagon::C9_8, <var>74U</var> },</td></tr>
<tr><th id="2703">2703</th><td>  { Hexagon::C11_10, <var>76U</var> },</td></tr>
<tr><th id="2704">2704</th><td>  { Hexagon::C17_16, <var>83U</var> },</td></tr>
<tr><th id="2705">2705</th><td>  { Hexagon::G1_0, <var>220U</var> },</td></tr>
<tr><th id="2706">2706</th><td>  { Hexagon::G3_2, <var>222U</var> },</td></tr>
<tr><th id="2707">2707</th><td>  { Hexagon::G5_4, <var>224U</var> },</td></tr>
<tr><th id="2708">2708</th><td>  { Hexagon::G7_6, <var>226U</var> },</td></tr>
<tr><th id="2709">2709</th><td>  { Hexagon::G9_8, <var>228U</var> },</td></tr>
<tr><th id="2710">2710</th><td>  { Hexagon::G11_10, <var>230U</var> },</td></tr>
<tr><th id="2711">2711</th><td>  { Hexagon::G13_12, <var>232U</var> },</td></tr>
<tr><th id="2712">2712</th><td>  { Hexagon::G15_14, <var>234U</var> },</td></tr>
<tr><th id="2713">2713</th><td>  { Hexagon::G17_16, <var>236U</var> },</td></tr>
<tr><th id="2714">2714</th><td>  { Hexagon::G19_18, <var>238U</var> },</td></tr>
<tr><th id="2715">2715</th><td>  { Hexagon::G21_20, <var>240U</var> },</td></tr>
<tr><th id="2716">2716</th><td>  { Hexagon::G23_22, <var>242U</var> },</td></tr>
<tr><th id="2717">2717</th><td>  { Hexagon::G25_24, <var>244U</var> },</td></tr>
<tr><th id="2718">2718</th><td>  { Hexagon::G27_26, <var>246U</var> },</td></tr>
<tr><th id="2719">2719</th><td>  { Hexagon::G29_28, <var>248U</var> },</td></tr>
<tr><th id="2720">2720</th><td>  { Hexagon::G31_30, <var>250U</var> },</td></tr>
<tr><th id="2721">2721</th><td>  { Hexagon::P3_0, <var>71U</var> },</td></tr>
<tr><th id="2722">2722</th><td>};</td></tr>
<tr><th id="2723">2723</th><td><b>extern</b> <em>const</em> <em>unsigned</em> HexagonEHFlavour0L2DwarfSize = array_lengthof(HexagonEHFlavour0L2Dwarf);</td></tr>
<tr><th id="2724">2724</th><td></td></tr>
<tr><th id="2725">2725</th><td><b>extern</b> <em>const</em> uint16_t HexagonRegEncodingTable[] = {</td></tr>
<tr><th id="2726">2726</th><td>  <var>0</var>,</td></tr>
<tr><th id="2727">2727</th><td>  <var>12</var>,</td></tr>
<tr><th id="2728">2728</th><td>  <var>17</var>,</td></tr>
<tr><th id="2729">2729</th><td>  <var>16</var>,</td></tr>
<tr><th id="2730">2730</th><td>  <var>0</var>,</td></tr>
<tr><th id="2731">2731</th><td>  <var>2</var>,</td></tr>
<tr><th id="2732">2732</th><td>  <var>11</var>,</td></tr>
<tr><th id="2733">2733</th><td>  <var>25</var>,</td></tr>
<tr><th id="2734">2734</th><td>  <var>24</var>,</td></tr>
<tr><th id="2735">2735</th><td>  <var>1</var>,</td></tr>
<tr><th id="2736">2736</th><td>  <var>9</var>,</td></tr>
<tr><th id="2737">2737</th><td>  <var>18</var>,</td></tr>
<tr><th id="2738">2738</th><td>  <var>19</var>,</td></tr>
<tr><th id="2739">2739</th><td>  <var>18</var>,</td></tr>
<tr><th id="2740">2740</th><td>  <var>10</var>,</td></tr>
<tr><th id="2741">2741</th><td>  <var>14</var>,</td></tr>
<tr><th id="2742">2742</th><td>  <var>15</var>,</td></tr>
<tr><th id="2743">2743</th><td>  <var>14</var>,</td></tr>
<tr><th id="2744">2744</th><td>  <var>8</var>,</td></tr>
<tr><th id="2745">2745</th><td>  <var>0</var>,</td></tr>
<tr><th id="2746">2746</th><td>  <var>30</var>,</td></tr>
<tr><th id="2747">2747</th><td>  <var>31</var>,</td></tr>
<tr><th id="2748">2748</th><td>  <var>30</var>,</td></tr>
<tr><th id="2749">2749</th><td>  <var>0</var>,</td></tr>
<tr><th id="2750">2750</th><td>  <var>5</var>,</td></tr>
<tr><th id="2751">2751</th><td>  <var>8</var>,</td></tr>
<tr><th id="2752">2752</th><td>  <var>12</var>,</td></tr>
<tr><th id="2753">2753</th><td>  <var>13</var>,</td></tr>
<tr><th id="2754">2754</th><td>  <var>0</var>,</td></tr>
<tr><th id="2755">2755</th><td>  <var>2</var>,</td></tr>
<tr><th id="2756">2756</th><td>  <var>4</var>,</td></tr>
<tr><th id="2757">2757</th><td>  <var>6</var>,</td></tr>
<tr><th id="2758">2758</th><td>  <var>8</var>,</td></tr>
<tr><th id="2759">2759</th><td>  <var>10</var>,</td></tr>
<tr><th id="2760">2760</th><td>  <var>12</var>,</td></tr>
<tr><th id="2761">2761</th><td>  <var>14</var>,</td></tr>
<tr><th id="2762">2762</th><td>  <var>16</var>,</td></tr>
<tr><th id="2763">2763</th><td>  <var>18</var>,</td></tr>
<tr><th id="2764">2764</th><td>  <var>20</var>,</td></tr>
<tr><th id="2765">2765</th><td>  <var>22</var>,</td></tr>
<tr><th id="2766">2766</th><td>  <var>24</var>,</td></tr>
<tr><th id="2767">2767</th><td>  <var>26</var>,</td></tr>
<tr><th id="2768">2768</th><td>  <var>28</var>,</td></tr>
<tr><th id="2769">2769</th><td>  <var>30</var>,</td></tr>
<tr><th id="2770">2770</th><td>  <var>3</var>,</td></tr>
<tr><th id="2771">2771</th><td>  <var>4</var>,</td></tr>
<tr><th id="2772">2772</th><td>  <var>5</var>,</td></tr>
<tr><th id="2773">2773</th><td>  <var>6</var>,</td></tr>
<tr><th id="2774">2774</th><td>  <var>7</var>,</td></tr>
<tr><th id="2775">2775</th><td>  <var>8</var>,</td></tr>
<tr><th id="2776">2776</th><td>  <var>9</var>,</td></tr>
<tr><th id="2777">2777</th><td>  <var>10</var>,</td></tr>
<tr><th id="2778">2778</th><td>  <var>11</var>,</td></tr>
<tr><th id="2779">2779</th><td>  <var>12</var>,</td></tr>
<tr><th id="2780">2780</th><td>  <var>13</var>,</td></tr>
<tr><th id="2781">2781</th><td>  <var>14</var>,</td></tr>
<tr><th id="2782">2782</th><td>  <var>15</var>,</td></tr>
<tr><th id="2783">2783</th><td>  <var>20</var>,</td></tr>
<tr><th id="2784">2784</th><td>  <var>21</var>,</td></tr>
<tr><th id="2785">2785</th><td>  <var>22</var>,</td></tr>
<tr><th id="2786">2786</th><td>  <var>23</var>,</td></tr>
<tr><th id="2787">2787</th><td>  <var>30</var>,</td></tr>
<tr><th id="2788">2788</th><td>  <var>31</var>,</td></tr>
<tr><th id="2789">2789</th><td>  <var>26</var>,</td></tr>
<tr><th id="2790">2790</th><td>  <var>27</var>,</td></tr>
<tr><th id="2791">2791</th><td>  <var>28</var>,</td></tr>
<tr><th id="2792">2792</th><td>  <var>29</var>,</td></tr>
<tr><th id="2793">2793</th><td>  <var>16</var>,</td></tr>
<tr><th id="2794">2794</th><td>  <var>17</var>,</td></tr>
<tr><th id="2795">2795</th><td>  <var>18</var>,</td></tr>
<tr><th id="2796">2796</th><td>  <var>19</var>,</td></tr>
<tr><th id="2797">2797</th><td>  <var>1</var>,</td></tr>
<tr><th id="2798">2798</th><td>  <var>3</var>,</td></tr>
<tr><th id="2799">2799</th><td>  <var>6</var>,</td></tr>
<tr><th id="2800">2800</th><td>  <var>7</var>,</td></tr>
<tr><th id="2801">2801</th><td>  <var>0</var>,</td></tr>
<tr><th id="2802">2802</th><td>  <var>1</var>,</td></tr>
<tr><th id="2803">2803</th><td>  <var>2</var>,</td></tr>
<tr><th id="2804">2804</th><td>  <var>3</var>,</td></tr>
<tr><th id="2805">2805</th><td>  <var>0</var>,</td></tr>
<tr><th id="2806">2806</th><td>  <var>1</var>,</td></tr>
<tr><th id="2807">2807</th><td>  <var>2</var>,</td></tr>
<tr><th id="2808">2808</th><td>  <var>3</var>,</td></tr>
<tr><th id="2809">2809</th><td>  <var>0</var>,</td></tr>
<tr><th id="2810">2810</th><td>  <var>1</var>,</td></tr>
<tr><th id="2811">2811</th><td>  <var>2</var>,</td></tr>
<tr><th id="2812">2812</th><td>  <var>3</var>,</td></tr>
<tr><th id="2813">2813</th><td>  <var>4</var>,</td></tr>
<tr><th id="2814">2814</th><td>  <var>5</var>,</td></tr>
<tr><th id="2815">2815</th><td>  <var>6</var>,</td></tr>
<tr><th id="2816">2816</th><td>  <var>7</var>,</td></tr>
<tr><th id="2817">2817</th><td>  <var>8</var>,</td></tr>
<tr><th id="2818">2818</th><td>  <var>9</var>,</td></tr>
<tr><th id="2819">2819</th><td>  <var>10</var>,</td></tr>
<tr><th id="2820">2820</th><td>  <var>11</var>,</td></tr>
<tr><th id="2821">2821</th><td>  <var>12</var>,</td></tr>
<tr><th id="2822">2822</th><td>  <var>13</var>,</td></tr>
<tr><th id="2823">2823</th><td>  <var>14</var>,</td></tr>
<tr><th id="2824">2824</th><td>  <var>15</var>,</td></tr>
<tr><th id="2825">2825</th><td>  <var>16</var>,</td></tr>
<tr><th id="2826">2826</th><td>  <var>17</var>,</td></tr>
<tr><th id="2827">2827</th><td>  <var>18</var>,</td></tr>
<tr><th id="2828">2828</th><td>  <var>19</var>,</td></tr>
<tr><th id="2829">2829</th><td>  <var>20</var>,</td></tr>
<tr><th id="2830">2830</th><td>  <var>21</var>,</td></tr>
<tr><th id="2831">2831</th><td>  <var>22</var>,</td></tr>
<tr><th id="2832">2832</th><td>  <var>23</var>,</td></tr>
<tr><th id="2833">2833</th><td>  <var>24</var>,</td></tr>
<tr><th id="2834">2834</th><td>  <var>25</var>,</td></tr>
<tr><th id="2835">2835</th><td>  <var>26</var>,</td></tr>
<tr><th id="2836">2836</th><td>  <var>27</var>,</td></tr>
<tr><th id="2837">2837</th><td>  <var>28</var>,</td></tr>
<tr><th id="2838">2838</th><td>  <var>29</var>,</td></tr>
<tr><th id="2839">2839</th><td>  <var>30</var>,</td></tr>
<tr><th id="2840">2840</th><td>  <var>31</var>,</td></tr>
<tr><th id="2841">2841</th><td>  <var>0</var>,</td></tr>
<tr><th id="2842">2842</th><td>  <var>2</var>,</td></tr>
<tr><th id="2843">2843</th><td>  <var>0</var>,</td></tr>
<tr><th id="2844">2844</th><td>  <var>1</var>,</td></tr>
<tr><th id="2845">2845</th><td>  <var>2</var>,</td></tr>
<tr><th id="2846">2846</th><td>  <var>3</var>,</td></tr>
<tr><th id="2847">2847</th><td>  <var>4</var>,</td></tr>
<tr><th id="2848">2848</th><td>  <var>5</var>,</td></tr>
<tr><th id="2849">2849</th><td>  <var>6</var>,</td></tr>
<tr><th id="2850">2850</th><td>  <var>7</var>,</td></tr>
<tr><th id="2851">2851</th><td>  <var>8</var>,</td></tr>
<tr><th id="2852">2852</th><td>  <var>9</var>,</td></tr>
<tr><th id="2853">2853</th><td>  <var>10</var>,</td></tr>
<tr><th id="2854">2854</th><td>  <var>11</var>,</td></tr>
<tr><th id="2855">2855</th><td>  <var>12</var>,</td></tr>
<tr><th id="2856">2856</th><td>  <var>13</var>,</td></tr>
<tr><th id="2857">2857</th><td>  <var>14</var>,</td></tr>
<tr><th id="2858">2858</th><td>  <var>15</var>,</td></tr>
<tr><th id="2859">2859</th><td>  <var>16</var>,</td></tr>
<tr><th id="2860">2860</th><td>  <var>17</var>,</td></tr>
<tr><th id="2861">2861</th><td>  <var>18</var>,</td></tr>
<tr><th id="2862">2862</th><td>  <var>19</var>,</td></tr>
<tr><th id="2863">2863</th><td>  <var>20</var>,</td></tr>
<tr><th id="2864">2864</th><td>  <var>21</var>,</td></tr>
<tr><th id="2865">2865</th><td>  <var>22</var>,</td></tr>
<tr><th id="2866">2866</th><td>  <var>23</var>,</td></tr>
<tr><th id="2867">2867</th><td>  <var>24</var>,</td></tr>
<tr><th id="2868">2868</th><td>  <var>25</var>,</td></tr>
<tr><th id="2869">2869</th><td>  <var>26</var>,</td></tr>
<tr><th id="2870">2870</th><td>  <var>27</var>,</td></tr>
<tr><th id="2871">2871</th><td>  <var>28</var>,</td></tr>
<tr><th id="2872">2872</th><td>  <var>29</var>,</td></tr>
<tr><th id="2873">2873</th><td>  <var>30</var>,</td></tr>
<tr><th id="2874">2874</th><td>  <var>31</var>,</td></tr>
<tr><th id="2875">2875</th><td>  <var>0</var>,</td></tr>
<tr><th id="2876">2876</th><td>  <var>0</var>,</td></tr>
<tr><th id="2877">2877</th><td>  <var>0</var>,</td></tr>
<tr><th id="2878">2878</th><td>  <var>0</var>,</td></tr>
<tr><th id="2879">2879</th><td>  <var>0</var>,</td></tr>
<tr><th id="2880">2880</th><td>  <var>0</var>,</td></tr>
<tr><th id="2881">2881</th><td>  <var>0</var>,</td></tr>
<tr><th id="2882">2882</th><td>  <var>0</var>,</td></tr>
<tr><th id="2883">2883</th><td>  <var>0</var>,</td></tr>
<tr><th id="2884">2884</th><td>  <var>0</var>,</td></tr>
<tr><th id="2885">2885</th><td>  <var>0</var>,</td></tr>
<tr><th id="2886">2886</th><td>  <var>0</var>,</td></tr>
<tr><th id="2887">2887</th><td>  <var>0</var>,</td></tr>
<tr><th id="2888">2888</th><td>  <var>0</var>,</td></tr>
<tr><th id="2889">2889</th><td>  <var>0</var>,</td></tr>
<tr><th id="2890">2890</th><td>  <var>0</var>,</td></tr>
<tr><th id="2891">2891</th><td>  <var>0</var>,</td></tr>
<tr><th id="2892">2892</th><td>  <var>0</var>,</td></tr>
<tr><th id="2893">2893</th><td>  <var>0</var>,</td></tr>
<tr><th id="2894">2894</th><td>  <var>0</var>,</td></tr>
<tr><th id="2895">2895</th><td>  <var>0</var>,</td></tr>
<tr><th id="2896">2896</th><td>  <var>0</var>,</td></tr>
<tr><th id="2897">2897</th><td>  <var>0</var>,</td></tr>
<tr><th id="2898">2898</th><td>  <var>0</var>,</td></tr>
<tr><th id="2899">2899</th><td>  <var>0</var>,</td></tr>
<tr><th id="2900">2900</th><td>  <var>0</var>,</td></tr>
<tr><th id="2901">2901</th><td>  <var>0</var>,</td></tr>
<tr><th id="2902">2902</th><td>  <var>0</var>,</td></tr>
<tr><th id="2903">2903</th><td>  <var>0</var>,</td></tr>
<tr><th id="2904">2904</th><td>  <var>0</var>,</td></tr>
<tr><th id="2905">2905</th><td>  <var>0</var>,</td></tr>
<tr><th id="2906">2906</th><td>  <var>0</var>,</td></tr>
<tr><th id="2907">2907</th><td>  <var>0</var>,</td></tr>
<tr><th id="2908">2908</th><td>  <var>0</var>,</td></tr>
<tr><th id="2909">2909</th><td>  <var>0</var>,</td></tr>
<tr><th id="2910">2910</th><td>  <var>0</var>,</td></tr>
<tr><th id="2911">2911</th><td>  <var>0</var>,</td></tr>
<tr><th id="2912">2912</th><td>  <var>0</var>,</td></tr>
<tr><th id="2913">2913</th><td>  <var>0</var>,</td></tr>
<tr><th id="2914">2914</th><td>  <var>0</var>,</td></tr>
<tr><th id="2915">2915</th><td>  <var>0</var>,</td></tr>
<tr><th id="2916">2916</th><td>  <var>0</var>,</td></tr>
<tr><th id="2917">2917</th><td>  <var>0</var>,</td></tr>
<tr><th id="2918">2918</th><td>  <var>0</var>,</td></tr>
<tr><th id="2919">2919</th><td>  <var>0</var>,</td></tr>
<tr><th id="2920">2920</th><td>  <var>0</var>,</td></tr>
<tr><th id="2921">2921</th><td>  <var>0</var>,</td></tr>
<tr><th id="2922">2922</th><td>  <var>0</var>,</td></tr>
<tr><th id="2923">2923</th><td>  <var>0</var>,</td></tr>
<tr><th id="2924">2924</th><td>  <var>0</var>,</td></tr>
<tr><th id="2925">2925</th><td>  <var>0</var>,</td></tr>
<tr><th id="2926">2926</th><td>  <var>0</var>,</td></tr>
<tr><th id="2927">2927</th><td>  <var>0</var>,</td></tr>
<tr><th id="2928">2928</th><td>  <var>0</var>,</td></tr>
<tr><th id="2929">2929</th><td>  <var>0</var>,</td></tr>
<tr><th id="2930">2930</th><td>  <var>0</var>,</td></tr>
<tr><th id="2931">2931</th><td>  <var>0</var>,</td></tr>
<tr><th id="2932">2932</th><td>  <var>0</var>,</td></tr>
<tr><th id="2933">2933</th><td>  <var>0</var>,</td></tr>
<tr><th id="2934">2934</th><td>  <var>0</var>,</td></tr>
<tr><th id="2935">2935</th><td>  <var>0</var>,</td></tr>
<tr><th id="2936">2936</th><td>  <var>0</var>,</td></tr>
<tr><th id="2937">2937</th><td>  <var>0</var>,</td></tr>
<tr><th id="2938">2938</th><td>  <var>0</var>,</td></tr>
<tr><th id="2939">2939</th><td>  <var>0</var>,</td></tr>
<tr><th id="2940">2940</th><td>  <var>4</var>,</td></tr>
<tr><th id="2941">2941</th><td>  <var>8</var>,</td></tr>
<tr><th id="2942">2942</th><td>  <var>12</var>,</td></tr>
<tr><th id="2943">2943</th><td>  <var>16</var>,</td></tr>
<tr><th id="2944">2944</th><td>  <var>20</var>,</td></tr>
<tr><th id="2945">2945</th><td>  <var>24</var>,</td></tr>
<tr><th id="2946">2946</th><td>  <var>28</var>,</td></tr>
<tr><th id="2947">2947</th><td>  <var>0</var>,</td></tr>
<tr><th id="2948">2948</th><td>  <var>2</var>,</td></tr>
<tr><th id="2949">2949</th><td>  <var>4</var>,</td></tr>
<tr><th id="2950">2950</th><td>  <var>6</var>,</td></tr>
<tr><th id="2951">2951</th><td>  <var>8</var>,</td></tr>
<tr><th id="2952">2952</th><td>  <var>10</var>,</td></tr>
<tr><th id="2953">2953</th><td>  <var>12</var>,</td></tr>
<tr><th id="2954">2954</th><td>  <var>14</var>,</td></tr>
<tr><th id="2955">2955</th><td>  <var>16</var>,</td></tr>
<tr><th id="2956">2956</th><td>  <var>18</var>,</td></tr>
<tr><th id="2957">2957</th><td>  <var>20</var>,</td></tr>
<tr><th id="2958">2958</th><td>  <var>22</var>,</td></tr>
<tr><th id="2959">2959</th><td>  <var>24</var>,</td></tr>
<tr><th id="2960">2960</th><td>  <var>26</var>,</td></tr>
<tr><th id="2961">2961</th><td>  <var>28</var>,</td></tr>
<tr><th id="2962">2962</th><td>  <var>30</var>,</td></tr>
<tr><th id="2963">2963</th><td>  <var>1</var>,</td></tr>
<tr><th id="2964">2964</th><td>  <var>3</var>,</td></tr>
<tr><th id="2965">2965</th><td>  <var>5</var>,</td></tr>
<tr><th id="2966">2966</th><td>  <var>7</var>,</td></tr>
<tr><th id="2967">2967</th><td>  <var>9</var>,</td></tr>
<tr><th id="2968">2968</th><td>  <var>11</var>,</td></tr>
<tr><th id="2969">2969</th><td>  <var>13</var>,</td></tr>
<tr><th id="2970">2970</th><td>  <var>15</var>,</td></tr>
<tr><th id="2971">2971</th><td>  <var>17</var>,</td></tr>
<tr><th id="2972">2972</th><td>  <var>19</var>,</td></tr>
<tr><th id="2973">2973</th><td>  <var>21</var>,</td></tr>
<tr><th id="2974">2974</th><td>  <var>23</var>,</td></tr>
<tr><th id="2975">2975</th><td>  <var>25</var>,</td></tr>
<tr><th id="2976">2976</th><td>  <var>27</var>,</td></tr>
<tr><th id="2977">2977</th><td>  <var>29</var>,</td></tr>
<tr><th id="2978">2978</th><td>  <var>31</var>,</td></tr>
<tr><th id="2979">2979</th><td>  <var>0</var>,</td></tr>
<tr><th id="2980">2980</th><td>  <var>2</var>,</td></tr>
<tr><th id="2981">2981</th><td>  <var>4</var>,</td></tr>
<tr><th id="2982">2982</th><td>  <var>6</var>,</td></tr>
<tr><th id="2983">2983</th><td>  <var>8</var>,</td></tr>
<tr><th id="2984">2984</th><td>  <var>10</var>,</td></tr>
<tr><th id="2985">2985</th><td>  <var>16</var>,</td></tr>
<tr><th id="2986">2986</th><td>  <var>0</var>,</td></tr>
<tr><th id="2987">2987</th><td>  <var>2</var>,</td></tr>
<tr><th id="2988">2988</th><td>  <var>4</var>,</td></tr>
<tr><th id="2989">2989</th><td>  <var>6</var>,</td></tr>
<tr><th id="2990">2990</th><td>  <var>8</var>,</td></tr>
<tr><th id="2991">2991</th><td>  <var>10</var>,</td></tr>
<tr><th id="2992">2992</th><td>  <var>12</var>,</td></tr>
<tr><th id="2993">2993</th><td>  <var>14</var>,</td></tr>
<tr><th id="2994">2994</th><td>  <var>16</var>,</td></tr>
<tr><th id="2995">2995</th><td>  <var>18</var>,</td></tr>
<tr><th id="2996">2996</th><td>  <var>20</var>,</td></tr>
<tr><th id="2997">2997</th><td>  <var>22</var>,</td></tr>
<tr><th id="2998">2998</th><td>  <var>24</var>,</td></tr>
<tr><th id="2999">2999</th><td>  <var>26</var>,</td></tr>
<tr><th id="3000">3000</th><td>  <var>28</var>,</td></tr>
<tr><th id="3001">3001</th><td>  <var>30</var>,</td></tr>
<tr><th id="3002">3002</th><td>  <var>4</var>,</td></tr>
<tr><th id="3003">3003</th><td>};</td></tr>
<tr><th id="3004">3004</th><td><em>static</em> <b>inline</b> <em>void</em> InitHexagonMCRegisterInfo(MCRegisterInfo *RI, <em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour = <var>0</var>, <em>unsigned</em> EHFlavour = <var>0</var>, <em>unsigned</em> PC = <var>0</var>) {</td></tr>
<tr><th id="3005">3005</th><td>  RI-&gt;InitMCRegisterInfo(HexagonRegDesc, <var>277</var>, RA, PC, HexagonMCRegisterClasses, <var>27</var>, HexagonRegUnitRoots, <var>191</var>, HexagonRegDiffLists, HexagonLaneMaskLists, HexagonRegStrings, HexagonRegClassStrings, HexagonSubRegIdxLists, <var>12</var>,</td></tr>
<tr><th id="3006">3006</th><td>HexagonSubRegIdxRanges, HexagonRegEncodingTable);</td></tr>
<tr><th id="3007">3007</th><td></td></tr>
<tr><th id="3008">3008</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="3009">3009</th><td>  <b>default</b>:</td></tr>
<tr><th id="3010">3010</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="3011">3011</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="3012">3012</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(HexagonDwarfFlavour0Dwarf2L, HexagonDwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="3013">3013</th><td>    <b>break</b>;</td></tr>
<tr><th id="3014">3014</th><td>  }</td></tr>
<tr><th id="3015">3015</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="3016">3016</th><td>  <b>default</b>:</td></tr>
<tr><th id="3017">3017</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="3018">3018</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="3019">3019</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(HexagonEHFlavour0Dwarf2L, HexagonEHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="3020">3020</th><td>    <b>break</b>;</td></tr>
<tr><th id="3021">3021</th><td>  }</td></tr>
<tr><th id="3022">3022</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="3023">3023</th><td>  <b>default</b>:</td></tr>
<tr><th id="3024">3024</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="3025">3025</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="3026">3026</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(HexagonDwarfFlavour0L2Dwarf, HexagonDwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="3027">3027</th><td>    <b>break</b>;</td></tr>
<tr><th id="3028">3028</th><td>  }</td></tr>
<tr><th id="3029">3029</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="3030">3030</th><td>  <b>default</b>:</td></tr>
<tr><th id="3031">3031</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="3032">3032</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="3033">3033</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(HexagonEHFlavour0L2Dwarf, HexagonEHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="3034">3034</th><td>    <b>break</b>;</td></tr>
<tr><th id="3035">3035</th><td>  }</td></tr>
<tr><th id="3036">3036</th><td>}</td></tr>
<tr><th id="3037">3037</th><td></td></tr>
<tr><th id="3038">3038</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="3039">3039</th><td></td></tr>
<tr><th id="3040">3040</th><td><u>#<span data-ppcond="384">endif</span> // GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="3041">3041</th><td></td></tr>
<tr><th id="3042">3042</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="3043">3043</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3044">3044</th><td><i>|* Register Information Header Fragment                                       *|</i></td></tr>
<tr><th id="3045">3045</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3046">3046</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="3047">3047</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3048">3048</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="3049">3049</th><td></td></tr>
<tr><th id="3050">3050</th><td></td></tr>
<tr><th id="3051">3051</th><td><u>#<span data-ppcond="3051">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</span></u></td></tr>
<tr><th id="3052">3052</th><td><u>#undef GET_REGINFO_HEADER</u></td></tr>
<tr><th id="3053">3053</th><td></td></tr>
<tr><th id="3054">3054</th><td><u>#include "llvm/CodeGen/TargetRegisterInfo.h"</u></td></tr>
<tr><th id="3055">3055</th><td></td></tr>
<tr><th id="3056">3056</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="3057">3057</th><td></td></tr>
<tr><th id="3058">3058</th><td><b>class</b> HexagonFrameLowering;</td></tr>
<tr><th id="3059">3059</th><td></td></tr>
<tr><th id="3060">3060</th><td><b>struct</b> HexagonGenRegisterInfo : <b>public</b> TargetRegisterInfo {</td></tr>
<tr><th id="3061">3061</th><td>  <b>explicit</b> HexagonGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> D = <var>0</var>, <em>unsigned</em> E = <var>0</var>,</td></tr>
<tr><th id="3062">3062</th><td>      <em>unsigned</em> PC = <var>0</var>, <em>unsigned</em> HwMode = <var>0</var>);</td></tr>
<tr><th id="3063">3063</th><td>  <em>unsigned</em> composeSubRegIndicesImpl(<em>unsigned</em>, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="3064">3064</th><td>  LaneBitmask composeSubRegIndexLaneMaskImpl(<em>unsigned</em>, LaneBitmask) <em>const</em> override;</td></tr>
<tr><th id="3065">3065</th><td>  LaneBitmask reverseComposeSubRegIndexLaneMaskImpl(<em>unsigned</em>, LaneBitmask) <em>const</em> override;</td></tr>
<tr><th id="3066">3066</th><td>  <em>const</em> TargetRegisterClass *getSubClassWithSubReg(<em>const</em> TargetRegisterClass *, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="3067">3067</th><td>  <em>const</em> RegClassWeight &amp;getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="3068">3068</th><td>  <em>unsigned</em> getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="3069">3069</th><td>  <em>unsigned</em> getNumRegPressureSets() <em>const</em> override;</td></tr>
<tr><th id="3070">3070</th><td>  <em>const</em> <em>char</em> *getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="3071">3071</th><td>  <em>unsigned</em> getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="3072">3072</th><td>  <em>const</em> <em>int</em> *getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="3073">3073</th><td>  <em>const</em> <em>int</em> *getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="3074">3074</th><td>  ArrayRef&lt;<em>const</em> <em>char</em> *&gt; getRegMaskNames() <em>const</em> override;</td></tr>
<tr><th id="3075">3075</th><td>  ArrayRef&lt;<em>const</em> uint32_t *&gt; getRegMasks() <em>const</em> override;</td></tr>
<tr><th id="3076">3076</th><td>  <i class="doc">/// Devirtualized TargetFrameLowering.</i></td></tr>
<tr><th id="3077">3077</th><td>  <em>static</em> <em>const</em> HexagonFrameLowering *getFrameLowering(</td></tr>
<tr><th id="3078">3078</th><td>      <em>const</em> MachineFunction &amp;MF);</td></tr>
<tr><th id="3079">3079</th><td>};</td></tr>
<tr><th id="3080">3080</th><td></td></tr>
<tr><th id="3081">3081</th><td><b>namespace</b> Hexagon { <i>// Register classes</i></td></tr>
<tr><th id="3082">3082</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass UsrBitsRegClass;</td></tr>
<tr><th id="3083">3083</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GuestRegsRegClass;</td></tr>
<tr><th id="3084">3084</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass IntRegsRegClass;</td></tr>
<tr><th id="3085">3085</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CtrRegsRegClass;</td></tr>
<tr><th id="3086">3086</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GeneralSubRegsRegClass;</td></tr>
<tr><th id="3087">3087</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass V62RegsRegClass;</td></tr>
<tr><th id="3088">3088</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass IntRegsLow8RegClass;</td></tr>
<tr><th id="3089">3089</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CtrRegs_and_V62RegsRegClass;</td></tr>
<tr><th id="3090">3090</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass PredRegsRegClass;</td></tr>
<tr><th id="3091">3091</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass V62Regs_with_isub_hiRegClass;</td></tr>
<tr><th id="3092">3092</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ModRegsRegClass;</td></tr>
<tr><th id="3093">3093</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CtrRegs_with_subreg_overflowRegClass;</td></tr>
<tr><th id="3094">3094</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass V65RegsRegClass;</td></tr>
<tr><th id="3095">3095</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass DoubleRegsRegClass;</td></tr>
<tr><th id="3096">3096</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GuestRegs64RegClass;</td></tr>
<tr><th id="3097">3097</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass VectRegRevRegClass;</td></tr>
<tr><th id="3098">3098</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CtrRegs64RegClass;</td></tr>
<tr><th id="3099">3099</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GeneralDoubleLow8RegsRegClass;</td></tr>
<tr><th id="3100">3100</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass DoubleRegs_with_isub_hi_in_IntRegsLow8RegClass;</td></tr>
<tr><th id="3101">3101</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CtrRegs64_and_V62RegsRegClass;</td></tr>
<tr><th id="3102">3102</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CtrRegs64_with_isub_hi_in_ModRegsRegClass;</td></tr>
<tr><th id="3103">3103</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HvxQRRegClass;</td></tr>
<tr><th id="3104">3104</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HvxVRRegClass;</td></tr>
<tr><th id="3105">3105</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HvxVR_and_V65RegsRegClass;</td></tr>
<tr><th id="3106">3106</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HvxWRRegClass;</td></tr>
<tr><th id="3107">3107</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HvxWR_and_VectRegRevRegClass;</td></tr>
<tr><th id="3108">3108</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HvxVQRRegClass;</td></tr>
<tr><th id="3109">3109</th><td>} <i>// end namespace Hexagon</i></td></tr>
<tr><th id="3110">3110</th><td></td></tr>
<tr><th id="3111">3111</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="3112">3112</th><td></td></tr>
<tr><th id="3113">3113</th><td><u>#<span data-ppcond="3051">endif</span> // GET_REGINFO_HEADER</u></td></tr>
<tr><th id="3114">3114</th><td></td></tr>
<tr><th id="3115">3115</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="3116">3116</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3117">3117</th><td><i>|* Target Register and Register Classes Information                           *|</i></td></tr>
<tr><th id="3118">3118</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3119">3119</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="3120">3120</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3121">3121</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="3122">3122</th><td></td></tr>
<tr><th id="3123">3123</th><td></td></tr>
<tr><th id="3124">3124</th><td><u>#<span data-ppcond="3124">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="3125">3125</th><td><u>#undef GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="3126">3126</th><td></td></tr>
<tr><th id="3127">3127</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="3128">3128</th><td></td></tr>
<tr><th id="3129">3129</th><td><b>extern</b> <em>const</em> MCRegisterClass HexagonMCRegisterClasses[];</td></tr>
<tr><th id="3130">3130</th><td></td></tr>
<tr><th id="3131">3131</th><td><em>static</em> <em>const</em> MVT::SimpleValueType VTLists[] = {</td></tr>
<tr><th id="3132">3132</th><td>  <i>/* 0 */</i> MVT::i1, MVT::Other,</td></tr>
<tr><th id="3133">3133</th><td>  <i>/* 2 */</i> MVT::i1, MVT::v2i1, MVT::v4i1, MVT::v8i1, MVT::v4i8, MVT::v2i16, MVT::i32, MVT::Other,</td></tr>
<tr><th id="3134">3134</th><td>  <i>/* 10 */</i> MVT::i64, MVT::Other,</td></tr>
<tr><th id="3135">3135</th><td>  <i>/* 12 */</i> MVT::v64i1, MVT::v64i1, MVT::v32i1, MVT::v16i1, MVT::Other,</td></tr>
<tr><th id="3136">3136</th><td>  <i>/* 17 */</i> MVT::v128i1, MVT::v128i1, MVT::v64i1, MVT::v32i1, MVT::Other,</td></tr>
<tr><th id="3137">3137</th><td>  <i>/* 22 */</i> MVT::i32, MVT::f32, MVT::v4i8, MVT::v2i16, MVT::Other,</td></tr>
<tr><th id="3138">3138</th><td>  <i>/* 27 */</i> MVT::i64, MVT::f64, MVT::v8i8, MVT::v4i16, MVT::v2i32, MVT::Other,</td></tr>
<tr><th id="3139">3139</th><td>  <i>/* 33 */</i> MVT::v64i8, MVT::v32i16, MVT::v16i32, MVT::Other,</td></tr>
<tr><th id="3140">3140</th><td>  <i>/* 37 */</i> MVT::v128i8, MVT::v64i16, MVT::v32i32, MVT::Other,</td></tr>
<tr><th id="3141">3141</th><td>  <i>/* 41 */</i> MVT::v256i8, MVT::v128i16, MVT::v64i32, MVT::Other,</td></tr>
<tr><th id="3142">3142</th><td>  <i>/* 45 */</i> MVT::Untyped, MVT::Other,</td></tr>
<tr><th id="3143">3143</th><td>};</td></tr>
<tr><th id="3144">3144</th><td></td></tr>
<tr><th id="3145">3145</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> SubRegIndexNameTable[] = { <q>"isub_hi"</q>, <q>"isub_lo"</q>, <q>"subreg_overflow"</q>, <q>"vsub_fake"</q>, <q>"vsub_hi"</q>, <q>"vsub_lo"</q>, <q>"wsub_hi"</q>, <q>"wsub_lo"</q>, <q>"wsub_hi_then_vsub_fake"</q>, <q>"wsub_hi_then_vsub_hi"</q>, <q>"wsub_hi_then_vsub_lo"</q>, <q>""</q> };</td></tr>
<tr><th id="3146">3146</th><td></td></tr>
<tr><th id="3147">3147</th><td></td></tr>
<tr><th id="3148">3148</th><td><em>static</em> <em>const</em> LaneBitmask SubRegIndexLaneMaskTable[] = {</td></tr>
<tr><th id="3149">3149</th><td>  LaneBitmask::getAll(),</td></tr>
<tr><th id="3150">3150</th><td>  LaneBitmask(<var>0x0000000000000001</var>), <i>// isub_hi</i></td></tr>
<tr><th id="3151">3151</th><td>  LaneBitmask(<var>0x0000000000000002</var>), <i>// isub_lo</i></td></tr>
<tr><th id="3152">3152</th><td>  LaneBitmask(<var>0x0000000000000004</var>), <i>// subreg_overflow</i></td></tr>
<tr><th id="3153">3153</th><td>  LaneBitmask(<var>0x0000000000000008</var>), <i>// vsub_fake</i></td></tr>
<tr><th id="3154">3154</th><td>  LaneBitmask(<var>0x0000000000000010</var>), <i>// vsub_hi</i></td></tr>
<tr><th id="3155">3155</th><td>  LaneBitmask(<var>0x0000000000000020</var>), <i>// vsub_lo</i></td></tr>
<tr><th id="3156">3156</th><td>  LaneBitmask(<var>0x00000000000001C0</var>), <i>// wsub_hi</i></td></tr>
<tr><th id="3157">3157</th><td>  LaneBitmask(<var>0x0000000000000038</var>), <i>// wsub_lo</i></td></tr>
<tr><th id="3158">3158</th><td>  LaneBitmask(<var>0x0000000000000040</var>), <i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="3159">3159</th><td>  LaneBitmask(<var>0x0000000000000080</var>), <i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="3160">3160</th><td>  LaneBitmask(<var>0x0000000000000100</var>), <i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="3161">3161</th><td> };</td></tr>
<tr><th id="3162">3162</th><td></td></tr>
<tr><th id="3163">3163</th><td></td></tr>
<tr><th id="3164">3164</th><td></td></tr>
<tr><th id="3165">3165</th><td><em>static</em> <em>const</em> TargetRegisterInfo::RegClassInfo RegClassInfos[] = {</td></tr>
<tr><th id="3166">3166</th><td>  <i>// Mode = 0 (Default)</i></td></tr>
<tr><th id="3167">3167</th><td>  { <var>1</var>, <var>1</var>, <var>0</var>, VTLists+<var>0</var> },    <i>// UsrBits</i></td></tr>
<tr><th id="3168">3168</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// GuestRegs</i></td></tr>
<tr><th id="3169">3169</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>22</var> },    <i>// IntRegs</i></td></tr>
<tr><th id="3170">3170</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// CtrRegs</i></td></tr>
<tr><th id="3171">3171</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// GeneralSubRegs</i></td></tr>
<tr><th id="3172">3172</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// V62Regs</i></td></tr>
<tr><th id="3173">3173</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// IntRegsLow8</i></td></tr>
<tr><th id="3174">3174</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// CtrRegs_and_V62Regs</i></td></tr>
<tr><th id="3175">3175</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>2</var> },    <i>// PredRegs</i></td></tr>
<tr><th id="3176">3176</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// V62Regs_with_isub_hi</i></td></tr>
<tr><th id="3177">3177</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// ModRegs</i></td></tr>
<tr><th id="3178">3178</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// CtrRegs_with_subreg_overflow</i></td></tr>
<tr><th id="3179">3179</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// V65Regs</i></td></tr>
<tr><th id="3180">3180</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>27</var> },    <i>// DoubleRegs</i></td></tr>
<tr><th id="3181">3181</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// GuestRegs64</i></td></tr>
<tr><th id="3182">3182</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// VectRegRev</i></td></tr>
<tr><th id="3183">3183</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// CtrRegs64</i></td></tr>
<tr><th id="3184">3184</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// GeneralDoubleLow8Regs</i></td></tr>
<tr><th id="3185">3185</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// DoubleRegs_with_isub_hi_in_IntRegsLow8</i></td></tr>
<tr><th id="3186">3186</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// CtrRegs64_and_V62Regs</i></td></tr>
<tr><th id="3187">3187</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// CtrRegs64_with_isub_hi_in_ModRegs</i></td></tr>
<tr><th id="3188">3188</th><td>  { <var>64</var>, <var>512</var>, <var>512</var>, VTLists+<var>12</var> },    <i>// HvxQR</i></td></tr>
<tr><th id="3189">3189</th><td>  { <var>512</var>, <var>512</var>, <var>512</var>, VTLists+<var>33</var> },    <i>// HvxVR</i></td></tr>
<tr><th id="3190">3190</th><td>  { <var>512</var>, <var>512</var>, <var>512</var>, VTLists+<var>33</var> },    <i>// HvxVR_and_V65Regs</i></td></tr>
<tr><th id="3191">3191</th><td>  { <var>1024</var>, <var>1024</var>, <var>1024</var>, VTLists+<var>37</var> },    <i>// HvxWR</i></td></tr>
<tr><th id="3192">3192</th><td>  { <var>1024</var>, <var>1024</var>, <var>1024</var>, VTLists+<var>37</var> },    <i>// HvxWR_and_VectRegRev</i></td></tr>
<tr><th id="3193">3193</th><td>  { <var>2048</var>, <var>2048</var>, <var>2048</var>, VTLists+<var>45</var> },    <i>// HvxVQR</i></td></tr>
<tr><th id="3194">3194</th><td>  <i>// Mode = 1 (Hvx128)</i></td></tr>
<tr><th id="3195">3195</th><td>  { <var>1</var>, <var>1</var>, <var>0</var>, VTLists+<var>0</var> },    <i>// UsrBits</i></td></tr>
<tr><th id="3196">3196</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// GuestRegs</i></td></tr>
<tr><th id="3197">3197</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>22</var> },    <i>// IntRegs</i></td></tr>
<tr><th id="3198">3198</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// CtrRegs</i></td></tr>
<tr><th id="3199">3199</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// GeneralSubRegs</i></td></tr>
<tr><th id="3200">3200</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// V62Regs</i></td></tr>
<tr><th id="3201">3201</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// IntRegsLow8</i></td></tr>
<tr><th id="3202">3202</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// CtrRegs_and_V62Regs</i></td></tr>
<tr><th id="3203">3203</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>2</var> },    <i>// PredRegs</i></td></tr>
<tr><th id="3204">3204</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// V62Regs_with_isub_hi</i></td></tr>
<tr><th id="3205">3205</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// ModRegs</i></td></tr>
<tr><th id="3206">3206</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// CtrRegs_with_subreg_overflow</i></td></tr>
<tr><th id="3207">3207</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// V65Regs</i></td></tr>
<tr><th id="3208">3208</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>27</var> },    <i>// DoubleRegs</i></td></tr>
<tr><th id="3209">3209</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// GuestRegs64</i></td></tr>
<tr><th id="3210">3210</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// VectRegRev</i></td></tr>
<tr><th id="3211">3211</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// CtrRegs64</i></td></tr>
<tr><th id="3212">3212</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// GeneralDoubleLow8Regs</i></td></tr>
<tr><th id="3213">3213</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// DoubleRegs_with_isub_hi_in_IntRegsLow8</i></td></tr>
<tr><th id="3214">3214</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// CtrRegs64_and_V62Regs</i></td></tr>
<tr><th id="3215">3215</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// CtrRegs64_with_isub_hi_in_ModRegs</i></td></tr>
<tr><th id="3216">3216</th><td>  { <var>128</var>, <var>1024</var>, <var>1024</var>, VTLists+<var>17</var> },    <i>// HvxQR</i></td></tr>
<tr><th id="3217">3217</th><td>  { <var>1024</var>, <var>1024</var>, <var>1024</var>, VTLists+<var>37</var> },    <i>// HvxVR</i></td></tr>
<tr><th id="3218">3218</th><td>  { <var>1024</var>, <var>1024</var>, <var>1024</var>, VTLists+<var>37</var> },    <i>// HvxVR_and_V65Regs</i></td></tr>
<tr><th id="3219">3219</th><td>  { <var>2048</var>, <var>2048</var>, <var>2048</var>, VTLists+<var>41</var> },    <i>// HvxWR</i></td></tr>
<tr><th id="3220">3220</th><td>  { <var>2048</var>, <var>2048</var>, <var>2048</var>, VTLists+<var>41</var> },    <i>// HvxWR_and_VectRegRev</i></td></tr>
<tr><th id="3221">3221</th><td>  { <var>4096</var>, <var>4096</var>, <var>4096</var>, VTLists+<var>45</var> },    <i>// HvxVQR</i></td></tr>
<tr><th id="3222">3222</th><td>  <i>// Mode = 2 (Hvx64)</i></td></tr>
<tr><th id="3223">3223</th><td>  { <var>1</var>, <var>1</var>, <var>0</var>, VTLists+<var>0</var> },    <i>// UsrBits</i></td></tr>
<tr><th id="3224">3224</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// GuestRegs</i></td></tr>
<tr><th id="3225">3225</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>22</var> },    <i>// IntRegs</i></td></tr>
<tr><th id="3226">3226</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// CtrRegs</i></td></tr>
<tr><th id="3227">3227</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// GeneralSubRegs</i></td></tr>
<tr><th id="3228">3228</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// V62Regs</i></td></tr>
<tr><th id="3229">3229</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// IntRegsLow8</i></td></tr>
<tr><th id="3230">3230</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// CtrRegs_and_V62Regs</i></td></tr>
<tr><th id="3231">3231</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>2</var> },    <i>// PredRegs</i></td></tr>
<tr><th id="3232">3232</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// V62Regs_with_isub_hi</i></td></tr>
<tr><th id="3233">3233</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// ModRegs</i></td></tr>
<tr><th id="3234">3234</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// CtrRegs_with_subreg_overflow</i></td></tr>
<tr><th id="3235">3235</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>8</var> },    <i>// V65Regs</i></td></tr>
<tr><th id="3236">3236</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>27</var> },    <i>// DoubleRegs</i></td></tr>
<tr><th id="3237">3237</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// GuestRegs64</i></td></tr>
<tr><th id="3238">3238</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// VectRegRev</i></td></tr>
<tr><th id="3239">3239</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// CtrRegs64</i></td></tr>
<tr><th id="3240">3240</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// GeneralDoubleLow8Regs</i></td></tr>
<tr><th id="3241">3241</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// DoubleRegs_with_isub_hi_in_IntRegsLow8</i></td></tr>
<tr><th id="3242">3242</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// CtrRegs64_and_V62Regs</i></td></tr>
<tr><th id="3243">3243</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>10</var> },    <i>// CtrRegs64_with_isub_hi_in_ModRegs</i></td></tr>
<tr><th id="3244">3244</th><td>  { <var>64</var>, <var>512</var>, <var>512</var>, VTLists+<var>12</var> },    <i>// HvxQR</i></td></tr>
<tr><th id="3245">3245</th><td>  { <var>512</var>, <var>512</var>, <var>512</var>, VTLists+<var>33</var> },    <i>// HvxVR</i></td></tr>
<tr><th id="3246">3246</th><td>  { <var>512</var>, <var>512</var>, <var>512</var>, VTLists+<var>33</var> },    <i>// HvxVR_and_V65Regs</i></td></tr>
<tr><th id="3247">3247</th><td>  { <var>1024</var>, <var>1024</var>, <var>1024</var>, VTLists+<var>37</var> },    <i>// HvxWR</i></td></tr>
<tr><th id="3248">3248</th><td>  { <var>1024</var>, <var>1024</var>, <var>1024</var>, VTLists+<var>37</var> },    <i>// HvxWR_and_VectRegRev</i></td></tr>
<tr><th id="3249">3249</th><td>  { <var>2048</var>, <var>2048</var>, <var>2048</var>, VTLists+<var>45</var> },    <i>// HvxVQR</i></td></tr>
<tr><th id="3250">3250</th><td>};</td></tr>
<tr><th id="3251">3251</th><td></td></tr>
<tr><th id="3252">3252</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> NullRegClasses[] = { <b>nullptr</b> };</td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td><em>static</em> <em>const</em> uint32_t UsrBitsSubClassMask[] = {</td></tr>
<tr><th id="3255">3255</th><td>  <var>0x00000001</var>, </td></tr>
<tr><th id="3256">3256</th><td>  <var>0x00000800</var>, <i>// subreg_overflow</i></td></tr>
<tr><th id="3257">3257</th><td>};</td></tr>
<tr><th id="3258">3258</th><td></td></tr>
<tr><th id="3259">3259</th><td><em>static</em> <em>const</em> uint32_t GuestRegsSubClassMask[] = {</td></tr>
<tr><th id="3260">3260</th><td>  <var>0x00000002</var>, </td></tr>
<tr><th id="3261">3261</th><td>  <var>0x00004000</var>, <i>// isub_hi</i></td></tr>
<tr><th id="3262">3262</th><td>  <var>0x00004000</var>, <i>// isub_lo</i></td></tr>
<tr><th id="3263">3263</th><td>};</td></tr>
<tr><th id="3264">3264</th><td></td></tr>
<tr><th id="3265">3265</th><td><em>static</em> <em>const</em> uint32_t IntRegsSubClassMask[] = {</td></tr>
<tr><th id="3266">3266</th><td>  <var>0x00000054</var>, </td></tr>
<tr><th id="3267">3267</th><td>  <var>0x00062000</var>, <i>// isub_hi</i></td></tr>
<tr><th id="3268">3268</th><td>  <var>0x00062000</var>, <i>// isub_lo</i></td></tr>
<tr><th id="3269">3269</th><td>};</td></tr>
<tr><th id="3270">3270</th><td></td></tr>
<tr><th id="3271">3271</th><td><em>static</em> <em>const</em> uint32_t CtrRegsSubClassMask[] = {</td></tr>
<tr><th id="3272">3272</th><td>  <var>0x00000c88</var>, </td></tr>
<tr><th id="3273">3273</th><td>  <var>0x00190200</var>, <i>// isub_hi</i></td></tr>
<tr><th id="3274">3274</th><td>  <var>0x00190200</var>, <i>// isub_lo</i></td></tr>
<tr><th id="3275">3275</th><td>};</td></tr>
<tr><th id="3276">3276</th><td></td></tr>
<tr><th id="3277">3277</th><td><em>static</em> <em>const</em> uint32_t GeneralSubRegsSubClassMask[] = {</td></tr>
<tr><th id="3278">3278</th><td>  <var>0x00000050</var>, </td></tr>
<tr><th id="3279">3279</th><td>  <var>0x00060000</var>, <i>// isub_hi</i></td></tr>
<tr><th id="3280">3280</th><td>  <var>0x00060000</var>, <i>// isub_lo</i></td></tr>
<tr><th id="3281">3281</th><td>};</td></tr>
<tr><th id="3282">3282</th><td></td></tr>
<tr><th id="3283">3283</th><td><em>static</em> <em>const</em> uint32_t V62RegsSubClassMask[] = {</td></tr>
<tr><th id="3284">3284</th><td>  <var>0x000802a0</var>, </td></tr>
<tr><th id="3285">3285</th><td>  <var>0x00080200</var>, <i>// isub_hi</i></td></tr>
<tr><th id="3286">3286</th><td>  <var>0x00080200</var>, <i>// isub_lo</i></td></tr>
<tr><th id="3287">3287</th><td>};</td></tr>
<tr><th id="3288">3288</th><td></td></tr>
<tr><th id="3289">3289</th><td><em>static</em> <em>const</em> uint32_t IntRegsLow8SubClassMask[] = {</td></tr>
<tr><th id="3290">3290</th><td>  <var>0x00000040</var>, </td></tr>
<tr><th id="3291">3291</th><td>  <var>0x00040000</var>, <i>// isub_hi</i></td></tr>
<tr><th id="3292">3292</th><td>  <var>0x00040000</var>, <i>// isub_lo</i></td></tr>
<tr><th id="3293">3293</th><td>};</td></tr>
<tr><th id="3294">3294</th><td></td></tr>
<tr><th id="3295">3295</th><td><em>static</em> <em>const</em> uint32_t CtrRegs_and_V62RegsSubClassMask[] = {</td></tr>
<tr><th id="3296">3296</th><td>  <var>0x00000080</var>, </td></tr>
<tr><th id="3297">3297</th><td>  <var>0x00080200</var>, <i>// isub_hi</i></td></tr>
<tr><th id="3298">3298</th><td>  <var>0x00080200</var>, <i>// isub_lo</i></td></tr>
<tr><th id="3299">3299</th><td>};</td></tr>
<tr><th id="3300">3300</th><td></td></tr>
<tr><th id="3301">3301</th><td><em>static</em> <em>const</em> uint32_t PredRegsSubClassMask[] = {</td></tr>
<tr><th id="3302">3302</th><td>  <var>0x00000100</var>, </td></tr>
<tr><th id="3303">3303</th><td>};</td></tr>
<tr><th id="3304">3304</th><td></td></tr>
<tr><th id="3305">3305</th><td><em>static</em> <em>const</em> uint32_t V62Regs_with_isub_hiSubClassMask[] = {</td></tr>
<tr><th id="3306">3306</th><td>  <var>0x00080200</var>, </td></tr>
<tr><th id="3307">3307</th><td>};</td></tr>
<tr><th id="3308">3308</th><td></td></tr>
<tr><th id="3309">3309</th><td><em>static</em> <em>const</em> uint32_t ModRegsSubClassMask[] = {</td></tr>
<tr><th id="3310">3310</th><td>  <var>0x00000400</var>, </td></tr>
<tr><th id="3311">3311</th><td>  <var>0x00100000</var>, <i>// isub_hi</i></td></tr>
<tr><th id="3312">3312</th><td>  <var>0x00100000</var>, <i>// isub_lo</i></td></tr>
<tr><th id="3313">3313</th><td>};</td></tr>
<tr><th id="3314">3314</th><td></td></tr>
<tr><th id="3315">3315</th><td><em>static</em> <em>const</em> uint32_t CtrRegs_with_subreg_overflowSubClassMask[] = {</td></tr>
<tr><th id="3316">3316</th><td>  <var>0x00000800</var>, </td></tr>
<tr><th id="3317">3317</th><td>};</td></tr>
<tr><th id="3318">3318</th><td></td></tr>
<tr><th id="3319">3319</th><td><em>static</em> <em>const</em> uint32_t V65RegsSubClassMask[] = {</td></tr>
<tr><th id="3320">3320</th><td>  <var>0x00801000</var>, </td></tr>
<tr><th id="3321">3321</th><td>};</td></tr>
<tr><th id="3322">3322</th><td></td></tr>
<tr><th id="3323">3323</th><td><em>static</em> <em>const</em> uint32_t DoubleRegsSubClassMask[] = {</td></tr>
<tr><th id="3324">3324</th><td>  <var>0x00062000</var>, </td></tr>
<tr><th id="3325">3325</th><td>};</td></tr>
<tr><th id="3326">3326</th><td></td></tr>
<tr><th id="3327">3327</th><td><em>static</em> <em>const</em> uint32_t GuestRegs64SubClassMask[] = {</td></tr>
<tr><th id="3328">3328</th><td>  <var>0x00004000</var>, </td></tr>
<tr><th id="3329">3329</th><td>};</td></tr>
<tr><th id="3330">3330</th><td></td></tr>
<tr><th id="3331">3331</th><td><em>static</em> <em>const</em> uint32_t VectRegRevSubClassMask[] = {</td></tr>
<tr><th id="3332">3332</th><td>  <var>0x02008000</var>, </td></tr>
<tr><th id="3333">3333</th><td>};</td></tr>
<tr><th id="3334">3334</th><td></td></tr>
<tr><th id="3335">3335</th><td><em>static</em> <em>const</em> uint32_t CtrRegs64SubClassMask[] = {</td></tr>
<tr><th id="3336">3336</th><td>  <var>0x00190000</var>, </td></tr>
<tr><th id="3337">3337</th><td>};</td></tr>
<tr><th id="3338">3338</th><td></td></tr>
<tr><th id="3339">3339</th><td><em>static</em> <em>const</em> uint32_t GeneralDoubleLow8RegsSubClassMask[] = {</td></tr>
<tr><th id="3340">3340</th><td>  <var>0x00060000</var>, </td></tr>
<tr><th id="3341">3341</th><td>};</td></tr>
<tr><th id="3342">3342</th><td></td></tr>
<tr><th id="3343">3343</th><td><em>static</em> <em>const</em> uint32_t DoubleRegs_with_isub_hi_in_IntRegsLow8SubClassMask[] = {</td></tr>
<tr><th id="3344">3344</th><td>  <var>0x00040000</var>, </td></tr>
<tr><th id="3345">3345</th><td>};</td></tr>
<tr><th id="3346">3346</th><td></td></tr>
<tr><th id="3347">3347</th><td><em>static</em> <em>const</em> uint32_t CtrRegs64_and_V62RegsSubClassMask[] = {</td></tr>
<tr><th id="3348">3348</th><td>  <var>0x00080000</var>, </td></tr>
<tr><th id="3349">3349</th><td>};</td></tr>
<tr><th id="3350">3350</th><td></td></tr>
<tr><th id="3351">3351</th><td><em>static</em> <em>const</em> uint32_t CtrRegs64_with_isub_hi_in_ModRegsSubClassMask[] = {</td></tr>
<tr><th id="3352">3352</th><td>  <var>0x00100000</var>, </td></tr>
<tr><th id="3353">3353</th><td>};</td></tr>
<tr><th id="3354">3354</th><td></td></tr>
<tr><th id="3355">3355</th><td><em>static</em> <em>const</em> uint32_t HvxQRSubClassMask[] = {</td></tr>
<tr><th id="3356">3356</th><td>  <var>0x00200000</var>, </td></tr>
<tr><th id="3357">3357</th><td>};</td></tr>
<tr><th id="3358">3358</th><td></td></tr>
<tr><th id="3359">3359</th><td><em>static</em> <em>const</em> uint32_t HvxVRSubClassMask[] = {</td></tr>
<tr><th id="3360">3360</th><td>  <var>0x00c00000</var>, </td></tr>
<tr><th id="3361">3361</th><td>  <var>0x07008000</var>, <i>// vsub_hi</i></td></tr>
<tr><th id="3362">3362</th><td>  <var>0x07008000</var>, <i>// vsub_lo</i></td></tr>
<tr><th id="3363">3363</th><td>  <var>0x04000000</var>, <i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="3364">3364</th><td>  <var>0x04000000</var>, <i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="3365">3365</th><td>};</td></tr>
<tr><th id="3366">3366</th><td></td></tr>
<tr><th id="3367">3367</th><td><em>static</em> <em>const</em> uint32_t HvxVR_and_V65RegsSubClassMask[] = {</td></tr>
<tr><th id="3368">3368</th><td>  <var>0x00800000</var>, </td></tr>
<tr><th id="3369">3369</th><td>};</td></tr>
<tr><th id="3370">3370</th><td></td></tr>
<tr><th id="3371">3371</th><td><em>static</em> <em>const</em> uint32_t HvxWRSubClassMask[] = {</td></tr>
<tr><th id="3372">3372</th><td>  <var>0x03000000</var>, </td></tr>
<tr><th id="3373">3373</th><td>  <var>0x04000000</var>, <i>// wsub_hi</i></td></tr>
<tr><th id="3374">3374</th><td>  <var>0x04000000</var>, <i>// wsub_lo</i></td></tr>
<tr><th id="3375">3375</th><td>};</td></tr>
<tr><th id="3376">3376</th><td></td></tr>
<tr><th id="3377">3377</th><td><em>static</em> <em>const</em> uint32_t HvxWR_and_VectRegRevSubClassMask[] = {</td></tr>
<tr><th id="3378">3378</th><td>  <var>0x02000000</var>, </td></tr>
<tr><th id="3379">3379</th><td>};</td></tr>
<tr><th id="3380">3380</th><td></td></tr>
<tr><th id="3381">3381</th><td><em>static</em> <em>const</em> uint32_t HvxVQRSubClassMask[] = {</td></tr>
<tr><th id="3382">3382</th><td>  <var>0x04000000</var>, </td></tr>
<tr><th id="3383">3383</th><td>};</td></tr>
<tr><th id="3384">3384</th><td></td></tr>
<tr><th id="3385">3385</th><td><em>static</em> <em>const</em> uint16_t SuperRegIdxSeqs[] = {</td></tr>
<tr><th id="3386">3386</th><td>  <i>/* 0 */</i> <var>1</var>, <var>2</var>, <var>0</var>,</td></tr>
<tr><th id="3387">3387</th><td>  <i>/* 3 */</i> <var>3</var>, <var>0</var>,</td></tr>
<tr><th id="3388">3388</th><td>  <i>/* 5 */</i> <var>7</var>, <var>8</var>, <var>0</var>,</td></tr>
<tr><th id="3389">3389</th><td>  <i>/* 8 */</i> <var>5</var>, <var>6</var>, <var>10</var>, <var>11</var>, <var>0</var>,</td></tr>
<tr><th id="3390">3390</th><td>};</td></tr>
<tr><th id="3391">3391</th><td></td></tr>
<tr><th id="3392">3392</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GeneralSubRegsSuperclasses[] = {</td></tr>
<tr><th id="3393">3393</th><td>  &amp;Hexagon::IntRegsRegClass,</td></tr>
<tr><th id="3394">3394</th><td>  <b>nullptr</b></td></tr>
<tr><th id="3395">3395</th><td>};</td></tr>
<tr><th id="3396">3396</th><td></td></tr>
<tr><th id="3397">3397</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> IntRegsLow8Superclasses[] = {</td></tr>
<tr><th id="3398">3398</th><td>  &amp;Hexagon::IntRegsRegClass,</td></tr>
<tr><th id="3399">3399</th><td>  &amp;Hexagon::GeneralSubRegsRegClass,</td></tr>
<tr><th id="3400">3400</th><td>  <b>nullptr</b></td></tr>
<tr><th id="3401">3401</th><td>};</td></tr>
<tr><th id="3402">3402</th><td></td></tr>
<tr><th id="3403">3403</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> CtrRegs_and_V62RegsSuperclasses[] = {</td></tr>
<tr><th id="3404">3404</th><td>  &amp;Hexagon::CtrRegsRegClass,</td></tr>
<tr><th id="3405">3405</th><td>  &amp;Hexagon::V62RegsRegClass,</td></tr>
<tr><th id="3406">3406</th><td>  <b>nullptr</b></td></tr>
<tr><th id="3407">3407</th><td>};</td></tr>
<tr><th id="3408">3408</th><td></td></tr>
<tr><th id="3409">3409</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> V62Regs_with_isub_hiSuperclasses[] = {</td></tr>
<tr><th id="3410">3410</th><td>  &amp;Hexagon::V62RegsRegClass,</td></tr>
<tr><th id="3411">3411</th><td>  <b>nullptr</b></td></tr>
<tr><th id="3412">3412</th><td>};</td></tr>
<tr><th id="3413">3413</th><td></td></tr>
<tr><th id="3414">3414</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> ModRegsSuperclasses[] = {</td></tr>
<tr><th id="3415">3415</th><td>  &amp;Hexagon::CtrRegsRegClass,</td></tr>
<tr><th id="3416">3416</th><td>  <b>nullptr</b></td></tr>
<tr><th id="3417">3417</th><td>};</td></tr>
<tr><th id="3418">3418</th><td></td></tr>
<tr><th id="3419">3419</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> CtrRegs_with_subreg_overflowSuperclasses[] = {</td></tr>
<tr><th id="3420">3420</th><td>  &amp;Hexagon::CtrRegsRegClass,</td></tr>
<tr><th id="3421">3421</th><td>  <b>nullptr</b></td></tr>
<tr><th id="3422">3422</th><td>};</td></tr>
<tr><th id="3423">3423</th><td></td></tr>
<tr><th id="3424">3424</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GeneralDoubleLow8RegsSuperclasses[] = {</td></tr>
<tr><th id="3425">3425</th><td>  &amp;Hexagon::DoubleRegsRegClass,</td></tr>
<tr><th id="3426">3426</th><td>  <b>nullptr</b></td></tr>
<tr><th id="3427">3427</th><td>};</td></tr>
<tr><th id="3428">3428</th><td></td></tr>
<tr><th id="3429">3429</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> DoubleRegs_with_isub_hi_in_IntRegsLow8Superclasses[] = {</td></tr>
<tr><th id="3430">3430</th><td>  &amp;Hexagon::DoubleRegsRegClass,</td></tr>
<tr><th id="3431">3431</th><td>  &amp;Hexagon::GeneralDoubleLow8RegsRegClass,</td></tr>
<tr><th id="3432">3432</th><td>  <b>nullptr</b></td></tr>
<tr><th id="3433">3433</th><td>};</td></tr>
<tr><th id="3434">3434</th><td></td></tr>
<tr><th id="3435">3435</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> CtrRegs64_and_V62RegsSuperclasses[] = {</td></tr>
<tr><th id="3436">3436</th><td>  &amp;Hexagon::V62RegsRegClass,</td></tr>
<tr><th id="3437">3437</th><td>  &amp;Hexagon::V62Regs_with_isub_hiRegClass,</td></tr>
<tr><th id="3438">3438</th><td>  &amp;Hexagon::CtrRegs64RegClass,</td></tr>
<tr><th id="3439">3439</th><td>  <b>nullptr</b></td></tr>
<tr><th id="3440">3440</th><td>};</td></tr>
<tr><th id="3441">3441</th><td></td></tr>
<tr><th id="3442">3442</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> CtrRegs64_with_isub_hi_in_ModRegsSuperclasses[] = {</td></tr>
<tr><th id="3443">3443</th><td>  &amp;Hexagon::CtrRegs64RegClass,</td></tr>
<tr><th id="3444">3444</th><td>  <b>nullptr</b></td></tr>
<tr><th id="3445">3445</th><td>};</td></tr>
<tr><th id="3446">3446</th><td></td></tr>
<tr><th id="3447">3447</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> HvxVR_and_V65RegsSuperclasses[] = {</td></tr>
<tr><th id="3448">3448</th><td>  &amp;Hexagon::V65RegsRegClass,</td></tr>
<tr><th id="3449">3449</th><td>  &amp;Hexagon::HvxVRRegClass,</td></tr>
<tr><th id="3450">3450</th><td>  <b>nullptr</b></td></tr>
<tr><th id="3451">3451</th><td>};</td></tr>
<tr><th id="3452">3452</th><td></td></tr>
<tr><th id="3453">3453</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> HvxWR_and_VectRegRevSuperclasses[] = {</td></tr>
<tr><th id="3454">3454</th><td>  &amp;Hexagon::VectRegRevRegClass,</td></tr>
<tr><th id="3455">3455</th><td>  &amp;Hexagon::HvxWRRegClass,</td></tr>
<tr><th id="3456">3456</th><td>  <b>nullptr</b></td></tr>
<tr><th id="3457">3457</th><td>};</td></tr>
<tr><th id="3458">3458</th><td></td></tr>
<tr><th id="3459">3459</th><td></td></tr>
<tr><th id="3460">3460</th><td><b>namespace</b> Hexagon {   <i>// Register class instances</i></td></tr>
<tr><th id="3461">3461</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass UsrBitsRegClass = {</td></tr>
<tr><th id="3462">3462</th><td>    &amp;HexagonMCRegisterClasses[UsrBitsRegClassID],</td></tr>
<tr><th id="3463">3463</th><td>    UsrBitsSubClassMask,</td></tr>
<tr><th id="3464">3464</th><td>    SuperRegIdxSeqs + <var>3</var>,</td></tr>
<tr><th id="3465">3465</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="3466">3466</th><td>    <var>0</var>,</td></tr>
<tr><th id="3467">3467</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3468">3468</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3469">3469</th><td>    NullRegClasses,</td></tr>
<tr><th id="3470">3470</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3471">3471</th><td>  };</td></tr>
<tr><th id="3472">3472</th><td></td></tr>
<tr><th id="3473">3473</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GuestRegsRegClass = {</td></tr>
<tr><th id="3474">3474</th><td>    &amp;HexagonMCRegisterClasses[GuestRegsRegClassID],</td></tr>
<tr><th id="3475">3475</th><td>    GuestRegsSubClassMask,</td></tr>
<tr><th id="3476">3476</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="3477">3477</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="3478">3478</th><td>    <var>0</var>,</td></tr>
<tr><th id="3479">3479</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3480">3480</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3481">3481</th><td>    NullRegClasses,</td></tr>
<tr><th id="3482">3482</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3483">3483</th><td>  };</td></tr>
<tr><th id="3484">3484</th><td></td></tr>
<tr><th id="3485">3485</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass IntRegsRegClass = {</td></tr>
<tr><th id="3486">3486</th><td>    &amp;HexagonMCRegisterClasses[IntRegsRegClassID],</td></tr>
<tr><th id="3487">3487</th><td>    IntRegsSubClassMask,</td></tr>
<tr><th id="3488">3488</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="3489">3489</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="3490">3490</th><td>    <var>0</var>,</td></tr>
<tr><th id="3491">3491</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3492">3492</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3493">3493</th><td>    NullRegClasses,</td></tr>
<tr><th id="3494">3494</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3495">3495</th><td>  };</td></tr>
<tr><th id="3496">3496</th><td></td></tr>
<tr><th id="3497">3497</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CtrRegsRegClass = {</td></tr>
<tr><th id="3498">3498</th><td>    &amp;HexagonMCRegisterClasses[CtrRegsRegClassID],</td></tr>
<tr><th id="3499">3499</th><td>    CtrRegsSubClassMask,</td></tr>
<tr><th id="3500">3500</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="3501">3501</th><td>    LaneBitmask(<var>0x0000000000000004</var>),</td></tr>
<tr><th id="3502">3502</th><td>    <var>0</var>,</td></tr>
<tr><th id="3503">3503</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3504">3504</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3505">3505</th><td>    NullRegClasses,</td></tr>
<tr><th id="3506">3506</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3507">3507</th><td>  };</td></tr>
<tr><th id="3508">3508</th><td></td></tr>
<tr><th id="3509">3509</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GeneralSubRegsRegClass = {</td></tr>
<tr><th id="3510">3510</th><td>    &amp;HexagonMCRegisterClasses[GeneralSubRegsRegClassID],</td></tr>
<tr><th id="3511">3511</th><td>    GeneralSubRegsSubClassMask,</td></tr>
<tr><th id="3512">3512</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="3513">3513</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="3514">3514</th><td>    <var>0</var>,</td></tr>
<tr><th id="3515">3515</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3516">3516</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3517">3517</th><td>    GeneralSubRegsSuperclasses,</td></tr>
<tr><th id="3518">3518</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3519">3519</th><td>  };</td></tr>
<tr><th id="3520">3520</th><td></td></tr>
<tr><th id="3521">3521</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass V62RegsRegClass = {</td></tr>
<tr><th id="3522">3522</th><td>    &amp;HexagonMCRegisterClasses[V62RegsRegClassID],</td></tr>
<tr><th id="3523">3523</th><td>    V62RegsSubClassMask,</td></tr>
<tr><th id="3524">3524</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="3525">3525</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="3526">3526</th><td>    <var>0</var>,</td></tr>
<tr><th id="3527">3527</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3528">3528</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3529">3529</th><td>    NullRegClasses,</td></tr>
<tr><th id="3530">3530</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3531">3531</th><td>  };</td></tr>
<tr><th id="3532">3532</th><td></td></tr>
<tr><th id="3533">3533</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass IntRegsLow8RegClass = {</td></tr>
<tr><th id="3534">3534</th><td>    &amp;HexagonMCRegisterClasses[IntRegsLow8RegClassID],</td></tr>
<tr><th id="3535">3535</th><td>    IntRegsLow8SubClassMask,</td></tr>
<tr><th id="3536">3536</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="3537">3537</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="3538">3538</th><td>    <var>0</var>,</td></tr>
<tr><th id="3539">3539</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3540">3540</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3541">3541</th><td>    IntRegsLow8Superclasses,</td></tr>
<tr><th id="3542">3542</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3543">3543</th><td>  };</td></tr>
<tr><th id="3544">3544</th><td></td></tr>
<tr><th id="3545">3545</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CtrRegs_and_V62RegsRegClass = {</td></tr>
<tr><th id="3546">3546</th><td>    &amp;HexagonMCRegisterClasses[CtrRegs_and_V62RegsRegClassID],</td></tr>
<tr><th id="3547">3547</th><td>    CtrRegs_and_V62RegsSubClassMask,</td></tr>
<tr><th id="3548">3548</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="3549">3549</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="3550">3550</th><td>    <var>0</var>,</td></tr>
<tr><th id="3551">3551</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3552">3552</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3553">3553</th><td>    CtrRegs_and_V62RegsSuperclasses,</td></tr>
<tr><th id="3554">3554</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3555">3555</th><td>  };</td></tr>
<tr><th id="3556">3556</th><td></td></tr>
<tr><th id="3557">3557</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass PredRegsRegClass = {</td></tr>
<tr><th id="3558">3558</th><td>    &amp;HexagonMCRegisterClasses[PredRegsRegClassID],</td></tr>
<tr><th id="3559">3559</th><td>    PredRegsSubClassMask,</td></tr>
<tr><th id="3560">3560</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3561">3561</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="3562">3562</th><td>    <var>0</var>,</td></tr>
<tr><th id="3563">3563</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3564">3564</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3565">3565</th><td>    NullRegClasses,</td></tr>
<tr><th id="3566">3566</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3567">3567</th><td>  };</td></tr>
<tr><th id="3568">3568</th><td></td></tr>
<tr><th id="3569">3569</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass V62Regs_with_isub_hiRegClass = {</td></tr>
<tr><th id="3570">3570</th><td>    &amp;HexagonMCRegisterClasses[V62Regs_with_isub_hiRegClassID],</td></tr>
<tr><th id="3571">3571</th><td>    V62Regs_with_isub_hiSubClassMask,</td></tr>
<tr><th id="3572">3572</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3573">3573</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="3574">3574</th><td>    <var>0</var>,</td></tr>
<tr><th id="3575">3575</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3576">3576</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3577">3577</th><td>    V62Regs_with_isub_hiSuperclasses,</td></tr>
<tr><th id="3578">3578</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3579">3579</th><td>  };</td></tr>
<tr><th id="3580">3580</th><td></td></tr>
<tr><th id="3581">3581</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ModRegsRegClass = {</td></tr>
<tr><th id="3582">3582</th><td>    &amp;HexagonMCRegisterClasses[ModRegsRegClassID],</td></tr>
<tr><th id="3583">3583</th><td>    ModRegsSubClassMask,</td></tr>
<tr><th id="3584">3584</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="3585">3585</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="3586">3586</th><td>    <var>0</var>,</td></tr>
<tr><th id="3587">3587</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3588">3588</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3589">3589</th><td>    ModRegsSuperclasses,</td></tr>
<tr><th id="3590">3590</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3591">3591</th><td>  };</td></tr>
<tr><th id="3592">3592</th><td></td></tr>
<tr><th id="3593">3593</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CtrRegs_with_subreg_overflowRegClass = {</td></tr>
<tr><th id="3594">3594</th><td>    &amp;HexagonMCRegisterClasses[CtrRegs_with_subreg_overflowRegClassID],</td></tr>
<tr><th id="3595">3595</th><td>    CtrRegs_with_subreg_overflowSubClassMask,</td></tr>
<tr><th id="3596">3596</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3597">3597</th><td>    LaneBitmask(<var>0x0000000000000004</var>),</td></tr>
<tr><th id="3598">3598</th><td>    <var>0</var>,</td></tr>
<tr><th id="3599">3599</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3600">3600</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3601">3601</th><td>    CtrRegs_with_subreg_overflowSuperclasses,</td></tr>
<tr><th id="3602">3602</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3603">3603</th><td>  };</td></tr>
<tr><th id="3604">3604</th><td></td></tr>
<tr><th id="3605">3605</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass V65RegsRegClass = {</td></tr>
<tr><th id="3606">3606</th><td>    &amp;HexagonMCRegisterClasses[V65RegsRegClassID],</td></tr>
<tr><th id="3607">3607</th><td>    V65RegsSubClassMask,</td></tr>
<tr><th id="3608">3608</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3609">3609</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="3610">3610</th><td>    <var>0</var>,</td></tr>
<tr><th id="3611">3611</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3612">3612</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3613">3613</th><td>    NullRegClasses,</td></tr>
<tr><th id="3614">3614</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3615">3615</th><td>  };</td></tr>
<tr><th id="3616">3616</th><td></td></tr>
<tr><th id="3617">3617</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass DoubleRegsRegClass = {</td></tr>
<tr><th id="3618">3618</th><td>    &amp;HexagonMCRegisterClasses[DoubleRegsRegClassID],</td></tr>
<tr><th id="3619">3619</th><td>    DoubleRegsSubClassMask,</td></tr>
<tr><th id="3620">3620</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3621">3621</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="3622">3622</th><td>    <var>0</var>,</td></tr>
<tr><th id="3623">3623</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3624">3624</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3625">3625</th><td>    NullRegClasses,</td></tr>
<tr><th id="3626">3626</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3627">3627</th><td>  };</td></tr>
<tr><th id="3628">3628</th><td></td></tr>
<tr><th id="3629">3629</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GuestRegs64RegClass = {</td></tr>
<tr><th id="3630">3630</th><td>    &amp;HexagonMCRegisterClasses[GuestRegs64RegClassID],</td></tr>
<tr><th id="3631">3631</th><td>    GuestRegs64SubClassMask,</td></tr>
<tr><th id="3632">3632</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3633">3633</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="3634">3634</th><td>    <var>0</var>,</td></tr>
<tr><th id="3635">3635</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3636">3636</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3637">3637</th><td>    NullRegClasses,</td></tr>
<tr><th id="3638">3638</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3639">3639</th><td>  };</td></tr>
<tr><th id="3640">3640</th><td></td></tr>
<tr><th id="3641">3641</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass VectRegRevRegClass = {</td></tr>
<tr><th id="3642">3642</th><td>    &amp;HexagonMCRegisterClasses[VectRegRevRegClassID],</td></tr>
<tr><th id="3643">3643</th><td>    VectRegRevSubClassMask,</td></tr>
<tr><th id="3644">3644</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3645">3645</th><td>    LaneBitmask(<var>0x0000000000000030</var>),</td></tr>
<tr><th id="3646">3646</th><td>    <var>0</var>,</td></tr>
<tr><th id="3647">3647</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3648">3648</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3649">3649</th><td>    NullRegClasses,</td></tr>
<tr><th id="3650">3650</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3651">3651</th><td>  };</td></tr>
<tr><th id="3652">3652</th><td></td></tr>
<tr><th id="3653">3653</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CtrRegs64RegClass = {</td></tr>
<tr><th id="3654">3654</th><td>    &amp;HexagonMCRegisterClasses[CtrRegs64RegClassID],</td></tr>
<tr><th id="3655">3655</th><td>    CtrRegs64SubClassMask,</td></tr>
<tr><th id="3656">3656</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3657">3657</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="3658">3658</th><td>    <var>0</var>,</td></tr>
<tr><th id="3659">3659</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3660">3660</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3661">3661</th><td>    NullRegClasses,</td></tr>
<tr><th id="3662">3662</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3663">3663</th><td>  };</td></tr>
<tr><th id="3664">3664</th><td></td></tr>
<tr><th id="3665">3665</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GeneralDoubleLow8RegsRegClass = {</td></tr>
<tr><th id="3666">3666</th><td>    &amp;HexagonMCRegisterClasses[GeneralDoubleLow8RegsRegClassID],</td></tr>
<tr><th id="3667">3667</th><td>    GeneralDoubleLow8RegsSubClassMask,</td></tr>
<tr><th id="3668">3668</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3669">3669</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="3670">3670</th><td>    <var>0</var>,</td></tr>
<tr><th id="3671">3671</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3672">3672</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3673">3673</th><td>    GeneralDoubleLow8RegsSuperclasses,</td></tr>
<tr><th id="3674">3674</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3675">3675</th><td>  };</td></tr>
<tr><th id="3676">3676</th><td></td></tr>
<tr><th id="3677">3677</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass DoubleRegs_with_isub_hi_in_IntRegsLow8RegClass = {</td></tr>
<tr><th id="3678">3678</th><td>    &amp;HexagonMCRegisterClasses[DoubleRegs_with_isub_hi_in_IntRegsLow8RegClassID],</td></tr>
<tr><th id="3679">3679</th><td>    DoubleRegs_with_isub_hi_in_IntRegsLow8SubClassMask,</td></tr>
<tr><th id="3680">3680</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3681">3681</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="3682">3682</th><td>    <var>0</var>,</td></tr>
<tr><th id="3683">3683</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3684">3684</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3685">3685</th><td>    DoubleRegs_with_isub_hi_in_IntRegsLow8Superclasses,</td></tr>
<tr><th id="3686">3686</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3687">3687</th><td>  };</td></tr>
<tr><th id="3688">3688</th><td></td></tr>
<tr><th id="3689">3689</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CtrRegs64_and_V62RegsRegClass = {</td></tr>
<tr><th id="3690">3690</th><td>    &amp;HexagonMCRegisterClasses[CtrRegs64_and_V62RegsRegClassID],</td></tr>
<tr><th id="3691">3691</th><td>    CtrRegs64_and_V62RegsSubClassMask,</td></tr>
<tr><th id="3692">3692</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3693">3693</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="3694">3694</th><td>    <var>0</var>,</td></tr>
<tr><th id="3695">3695</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3696">3696</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3697">3697</th><td>    CtrRegs64_and_V62RegsSuperclasses,</td></tr>
<tr><th id="3698">3698</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3699">3699</th><td>  };</td></tr>
<tr><th id="3700">3700</th><td></td></tr>
<tr><th id="3701">3701</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CtrRegs64_with_isub_hi_in_ModRegsRegClass = {</td></tr>
<tr><th id="3702">3702</th><td>    &amp;HexagonMCRegisterClasses[CtrRegs64_with_isub_hi_in_ModRegsRegClassID],</td></tr>
<tr><th id="3703">3703</th><td>    CtrRegs64_with_isub_hi_in_ModRegsSubClassMask,</td></tr>
<tr><th id="3704">3704</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3705">3705</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="3706">3706</th><td>    <var>0</var>,</td></tr>
<tr><th id="3707">3707</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3708">3708</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3709">3709</th><td>    CtrRegs64_with_isub_hi_in_ModRegsSuperclasses,</td></tr>
<tr><th id="3710">3710</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3711">3711</th><td>  };</td></tr>
<tr><th id="3712">3712</th><td></td></tr>
<tr><th id="3713">3713</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HvxQRRegClass = {</td></tr>
<tr><th id="3714">3714</th><td>    &amp;HexagonMCRegisterClasses[HvxQRRegClassID],</td></tr>
<tr><th id="3715">3715</th><td>    HvxQRSubClassMask,</td></tr>
<tr><th id="3716">3716</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3717">3717</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="3718">3718</th><td>    <var>0</var>,</td></tr>
<tr><th id="3719">3719</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3720">3720</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3721">3721</th><td>    NullRegClasses,</td></tr>
<tr><th id="3722">3722</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3723">3723</th><td>  };</td></tr>
<tr><th id="3724">3724</th><td></td></tr>
<tr><th id="3725">3725</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HvxVRRegClass = {</td></tr>
<tr><th id="3726">3726</th><td>    &amp;HexagonMCRegisterClasses[HvxVRRegClassID],</td></tr>
<tr><th id="3727">3727</th><td>    HvxVRSubClassMask,</td></tr>
<tr><th id="3728">3728</th><td>    SuperRegIdxSeqs + <var>8</var>,</td></tr>
<tr><th id="3729">3729</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="3730">3730</th><td>    <var>0</var>,</td></tr>
<tr><th id="3731">3731</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3732">3732</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3733">3733</th><td>    NullRegClasses,</td></tr>
<tr><th id="3734">3734</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3735">3735</th><td>  };</td></tr>
<tr><th id="3736">3736</th><td></td></tr>
<tr><th id="3737">3737</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HvxVR_and_V65RegsRegClass = {</td></tr>
<tr><th id="3738">3738</th><td>    &amp;HexagonMCRegisterClasses[HvxVR_and_V65RegsRegClassID],</td></tr>
<tr><th id="3739">3739</th><td>    HvxVR_and_V65RegsSubClassMask,</td></tr>
<tr><th id="3740">3740</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3741">3741</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="3742">3742</th><td>    <var>0</var>,</td></tr>
<tr><th id="3743">3743</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3744">3744</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3745">3745</th><td>    HvxVR_and_V65RegsSuperclasses,</td></tr>
<tr><th id="3746">3746</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3747">3747</th><td>  };</td></tr>
<tr><th id="3748">3748</th><td></td></tr>
<tr><th id="3749">3749</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HvxWRRegClass = {</td></tr>
<tr><th id="3750">3750</th><td>    &amp;HexagonMCRegisterClasses[HvxWRRegClassID],</td></tr>
<tr><th id="3751">3751</th><td>    HvxWRSubClassMask,</td></tr>
<tr><th id="3752">3752</th><td>    SuperRegIdxSeqs + <var>5</var>,</td></tr>
<tr><th id="3753">3753</th><td>    LaneBitmask(<var>0x0000000000000030</var>),</td></tr>
<tr><th id="3754">3754</th><td>    <var>0</var>,</td></tr>
<tr><th id="3755">3755</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3756">3756</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3757">3757</th><td>    NullRegClasses,</td></tr>
<tr><th id="3758">3758</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3759">3759</th><td>  };</td></tr>
<tr><th id="3760">3760</th><td></td></tr>
<tr><th id="3761">3761</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HvxWR_and_VectRegRevRegClass = {</td></tr>
<tr><th id="3762">3762</th><td>    &amp;HexagonMCRegisterClasses[HvxWR_and_VectRegRevRegClassID],</td></tr>
<tr><th id="3763">3763</th><td>    HvxWR_and_VectRegRevSubClassMask,</td></tr>
<tr><th id="3764">3764</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3765">3765</th><td>    LaneBitmask(<var>0x0000000000000030</var>),</td></tr>
<tr><th id="3766">3766</th><td>    <var>0</var>,</td></tr>
<tr><th id="3767">3767</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3768">3768</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3769">3769</th><td>    HvxWR_and_VectRegRevSuperclasses,</td></tr>
<tr><th id="3770">3770</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3771">3771</th><td>  };</td></tr>
<tr><th id="3772">3772</th><td></td></tr>
<tr><th id="3773">3773</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HvxVQRRegClass = {</td></tr>
<tr><th id="3774">3774</th><td>    &amp;HexagonMCRegisterClasses[HvxVQRRegClassID],</td></tr>
<tr><th id="3775">3775</th><td>    HvxVQRSubClassMask,</td></tr>
<tr><th id="3776">3776</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="3777">3777</th><td>    LaneBitmask(<var>0x00000000000001F8</var>),</td></tr>
<tr><th id="3778">3778</th><td>    <var>0</var>,</td></tr>
<tr><th id="3779">3779</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="3780">3780</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="3781">3781</th><td>    NullRegClasses,</td></tr>
<tr><th id="3782">3782</th><td>    <b>nullptr</b></td></tr>
<tr><th id="3783">3783</th><td>  };</td></tr>
<tr><th id="3784">3784</th><td></td></tr>
<tr><th id="3785">3785</th><td>} <i>// end namespace Hexagon</i></td></tr>
<tr><th id="3786">3786</th><td></td></tr>
<tr><th id="3787">3787</th><td><b>namespace</b> {</td></tr>
<tr><th id="3788">3788</th><td>  <em>const</em> TargetRegisterClass *<em>const</em> RegisterClasses[] = {</td></tr>
<tr><th id="3789">3789</th><td>    &amp;Hexagon::UsrBitsRegClass,</td></tr>
<tr><th id="3790">3790</th><td>    &amp;Hexagon::GuestRegsRegClass,</td></tr>
<tr><th id="3791">3791</th><td>    &amp;Hexagon::IntRegsRegClass,</td></tr>
<tr><th id="3792">3792</th><td>    &amp;Hexagon::CtrRegsRegClass,</td></tr>
<tr><th id="3793">3793</th><td>    &amp;Hexagon::GeneralSubRegsRegClass,</td></tr>
<tr><th id="3794">3794</th><td>    &amp;Hexagon::V62RegsRegClass,</td></tr>
<tr><th id="3795">3795</th><td>    &amp;Hexagon::IntRegsLow8RegClass,</td></tr>
<tr><th id="3796">3796</th><td>    &amp;Hexagon::CtrRegs_and_V62RegsRegClass,</td></tr>
<tr><th id="3797">3797</th><td>    &amp;Hexagon::PredRegsRegClass,</td></tr>
<tr><th id="3798">3798</th><td>    &amp;Hexagon::V62Regs_with_isub_hiRegClass,</td></tr>
<tr><th id="3799">3799</th><td>    &amp;Hexagon::ModRegsRegClass,</td></tr>
<tr><th id="3800">3800</th><td>    &amp;Hexagon::CtrRegs_with_subreg_overflowRegClass,</td></tr>
<tr><th id="3801">3801</th><td>    &amp;Hexagon::V65RegsRegClass,</td></tr>
<tr><th id="3802">3802</th><td>    &amp;Hexagon::DoubleRegsRegClass,</td></tr>
<tr><th id="3803">3803</th><td>    &amp;Hexagon::GuestRegs64RegClass,</td></tr>
<tr><th id="3804">3804</th><td>    &amp;Hexagon::VectRegRevRegClass,</td></tr>
<tr><th id="3805">3805</th><td>    &amp;Hexagon::CtrRegs64RegClass,</td></tr>
<tr><th id="3806">3806</th><td>    &amp;Hexagon::GeneralDoubleLow8RegsRegClass,</td></tr>
<tr><th id="3807">3807</th><td>    &amp;Hexagon::DoubleRegs_with_isub_hi_in_IntRegsLow8RegClass,</td></tr>
<tr><th id="3808">3808</th><td>    &amp;Hexagon::CtrRegs64_and_V62RegsRegClass,</td></tr>
<tr><th id="3809">3809</th><td>    &amp;Hexagon::CtrRegs64_with_isub_hi_in_ModRegsRegClass,</td></tr>
<tr><th id="3810">3810</th><td>    &amp;Hexagon::HvxQRRegClass,</td></tr>
<tr><th id="3811">3811</th><td>    &amp;Hexagon::HvxVRRegClass,</td></tr>
<tr><th id="3812">3812</th><td>    &amp;Hexagon::HvxVR_and_V65RegsRegClass,</td></tr>
<tr><th id="3813">3813</th><td>    &amp;Hexagon::HvxWRRegClass,</td></tr>
<tr><th id="3814">3814</th><td>    &amp;Hexagon::HvxWR_and_VectRegRevRegClass,</td></tr>
<tr><th id="3815">3815</th><td>    &amp;Hexagon::HvxVQRRegClass,</td></tr>
<tr><th id="3816">3816</th><td>  };</td></tr>
<tr><th id="3817">3817</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="3818">3818</th><td></td></tr>
<tr><th id="3819">3819</th><td><em>static</em> <em>const</em> TargetRegisterInfoDesc HexagonRegInfoDesc[] = { <i>// Extra Descriptors</i></td></tr>
<tr><th id="3820">3820</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3821">3821</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3822">3822</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3823">3823</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3824">3824</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3825">3825</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3826">3826</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3827">3827</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3828">3828</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3829">3829</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3830">3830</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3831">3831</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3832">3832</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3833">3833</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3834">3834</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3835">3835</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3836">3836</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3837">3837</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3838">3838</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3839">3839</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3840">3840</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3841">3841</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3842">3842</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3843">3843</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3844">3844</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3845">3845</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3846">3846</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3847">3847</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3848">3848</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3849">3849</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3850">3850</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3851">3851</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3852">3852</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3853">3853</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3854">3854</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3855">3855</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3856">3856</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3857">3857</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3858">3858</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3859">3859</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3860">3860</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3861">3861</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3862">3862</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3863">3863</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3864">3864</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3865">3865</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3866">3866</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3867">3867</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3868">3868</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3869">3869</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3870">3870</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3871">3871</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3872">3872</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3873">3873</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3874">3874</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3875">3875</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3876">3876</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3877">3877</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3878">3878</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3879">3879</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3880">3880</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3881">3881</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3882">3882</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3883">3883</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3884">3884</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3885">3885</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3886">3886</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3887">3887</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3888">3888</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3889">3889</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3890">3890</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3891">3891</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3892">3892</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3893">3893</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3894">3894</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3895">3895</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3896">3896</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3897">3897</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3898">3898</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3899">3899</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3900">3900</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3901">3901</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3902">3902</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3903">3903</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3904">3904</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3905">3905</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3906">3906</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3907">3907</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3908">3908</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3909">3909</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3910">3910</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3911">3911</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3912">3912</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3913">3913</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3914">3914</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3915">3915</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3916">3916</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3917">3917</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3918">3918</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3919">3919</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3920">3920</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3921">3921</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3922">3922</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3923">3923</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3924">3924</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3925">3925</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3926">3926</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3927">3927</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3928">3928</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3929">3929</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3930">3930</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3931">3931</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3932">3932</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3933">3933</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3934">3934</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3935">3935</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3936">3936</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3937">3937</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3938">3938</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3939">3939</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3940">3940</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3941">3941</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3942">3942</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3943">3943</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3944">3944</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3945">3945</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3946">3946</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3947">3947</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3948">3948</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3949">3949</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3950">3950</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3951">3951</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3952">3952</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3953">3953</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3954">3954</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3955">3955</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3956">3956</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3957">3957</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3958">3958</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3959">3959</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3960">3960</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3961">3961</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3962">3962</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3963">3963</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3964">3964</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3965">3965</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3966">3966</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3967">3967</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3968">3968</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="3969">3969</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3970">3970</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3971">3971</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3972">3972</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3973">3973</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3974">3974</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3975">3975</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3976">3976</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3977">3977</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3978">3978</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3979">3979</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3980">3980</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3981">3981</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3982">3982</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3983">3983</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3984">3984</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3985">3985</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3986">3986</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3987">3987</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3988">3988</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3989">3989</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3990">3990</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3991">3991</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3992">3992</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3993">3993</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3994">3994</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3995">3995</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3996">3996</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3997">3997</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3998">3998</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="3999">3999</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4000">4000</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4001">4001</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4002">4002</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4003">4003</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4004">4004</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4005">4005</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4006">4006</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4007">4007</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4008">4008</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4009">4009</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4010">4010</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4011">4011</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4012">4012</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4013">4013</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4014">4014</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4015">4015</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4016">4016</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4017">4017</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4018">4018</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4019">4019</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4020">4020</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4021">4021</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4022">4022</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4023">4023</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4024">4024</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4025">4025</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4026">4026</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4027">4027</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4028">4028</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4029">4029</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4030">4030</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4031">4031</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4032">4032</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4033">4033</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4034">4034</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4035">4035</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4036">4036</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4037">4037</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4038">4038</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4039">4039</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4040">4040</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4041">4041</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4042">4042</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4043">4043</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4044">4044</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4045">4045</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4046">4046</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4047">4047</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4048">4048</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4049">4049</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4050">4050</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4051">4051</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4052">4052</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4053">4053</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4054">4054</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4055">4055</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4056">4056</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4057">4057</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4058">4058</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4059">4059</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4060">4060</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4061">4061</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4062">4062</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4063">4063</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4064">4064</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4065">4065</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4066">4066</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4067">4067</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4068">4068</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4069">4069</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4070">4070</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4071">4071</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4072">4072</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="4073">4073</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4074">4074</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4075">4075</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4076">4076</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4077">4077</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4078">4078</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4079">4079</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4080">4080</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4081">4081</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4082">4082</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4083">4083</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4084">4084</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4085">4085</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4086">4086</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4087">4087</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4088">4088</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4089">4089</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4090">4090</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4091">4091</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4092">4092</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4093">4093</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4094">4094</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4095">4095</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4096">4096</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="4097">4097</th><td>};</td></tr>
<tr><th id="4098">4098</th><td><em>unsigned</em> HexagonGenRegisterInfo::composeSubRegIndicesImpl(<em>unsigned</em> IdxA, <em>unsigned</em> IdxB) <em>const</em> {</td></tr>
<tr><th id="4099">4099</th><td>  <em>static</em> <em>const</em> uint8_t RowMap[<var>11</var>] = {</td></tr>
<tr><th id="4100">4100</th><td>    <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>1</var>, <var>0</var>, <var>0</var>, <var>0</var>, </td></tr>
<tr><th id="4101">4101</th><td>  };</td></tr>
<tr><th id="4102">4102</th><td>  <em>static</em> <em>const</em> uint8_t Rows[<var>2</var>][<var>11</var>] = {</td></tr>
<tr><th id="4103">4103</th><td>    { <var>0</var>, <var>0</var>, <var>0</var>, Hexagon::wsub_hi_then_vsub_fake, Hexagon::wsub_hi_then_vsub_hi, Hexagon::wsub_hi_then_vsub_lo, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, },</td></tr>
<tr><th id="4104">4104</th><td>    { <var>0</var>, <var>0</var>, <var>0</var>, Hexagon::vsub_fake, Hexagon::vsub_hi, Hexagon::vsub_lo, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, },</td></tr>
<tr><th id="4105">4105</th><td>  };</td></tr>
<tr><th id="4106">4106</th><td></td></tr>
<tr><th id="4107">4107</th><td>  --IdxA; assert(IdxA &lt; <var>11</var>);</td></tr>
<tr><th id="4108">4108</th><td>  --IdxB; assert(IdxB &lt; <var>11</var>);</td></tr>
<tr><th id="4109">4109</th><td>  <b>return</b> Rows[RowMap[IdxA]][IdxB];</td></tr>
<tr><th id="4110">4110</th><td>}</td></tr>
<tr><th id="4111">4111</th><td></td></tr>
<tr><th id="4112">4112</th><td>  <b>struct</b> MaskRolOp {</td></tr>
<tr><th id="4113">4113</th><td>    LaneBitmask Mask;</td></tr>
<tr><th id="4114">4114</th><td>    uint8_t  RotateLeft;</td></tr>
<tr><th id="4115">4115</th><td>  };</td></tr>
<tr><th id="4116">4116</th><td>  <em>static</em> <em>const</em> MaskRolOp LaneMaskComposeSequences[] = {</td></tr>
<tr><th id="4117">4117</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>0</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 0</i></td></tr>
<tr><th id="4118">4118</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>1</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 2</i></td></tr>
<tr><th id="4119">4119</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>2</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 4</i></td></tr>
<tr><th id="4120">4120</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>3</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 6</i></td></tr>
<tr><th id="4121">4121</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>4</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 8</i></td></tr>
<tr><th id="4122">4122</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>5</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 10</i></td></tr>
<tr><th id="4123">4123</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>6</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 12</i></td></tr>
<tr><th id="4124">4124</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>7</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 14</i></td></tr>
<tr><th id="4125">4125</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>8</var> }, { LaneBitmask::getNone(), <var>0</var> }  <i>// Sequence 16</i></td></tr>
<tr><th id="4126">4126</th><td>  };</td></tr>
<tr><th id="4127">4127</th><td>  <em>static</em> <em>const</em> MaskRolOp *<em>const</em> CompositeSequences[] = {</td></tr>
<tr><th id="4128">4128</th><td>    &amp;LaneMaskComposeSequences[<var>0</var>], <i>// to isub_hi</i></td></tr>
<tr><th id="4129">4129</th><td>    &amp;LaneMaskComposeSequences[<var>2</var>], <i>// to isub_lo</i></td></tr>
<tr><th id="4130">4130</th><td>    &amp;LaneMaskComposeSequences[<var>4</var>], <i>// to subreg_overflow</i></td></tr>
<tr><th id="4131">4131</th><td>    &amp;LaneMaskComposeSequences[<var>6</var>], <i>// to vsub_fake</i></td></tr>
<tr><th id="4132">4132</th><td>    &amp;LaneMaskComposeSequences[<var>8</var>], <i>// to vsub_hi</i></td></tr>
<tr><th id="4133">4133</th><td>    &amp;LaneMaskComposeSequences[<var>10</var>], <i>// to vsub_lo</i></td></tr>
<tr><th id="4134">4134</th><td>    &amp;LaneMaskComposeSequences[<var>6</var>], <i>// to wsub_hi</i></td></tr>
<tr><th id="4135">4135</th><td>    &amp;LaneMaskComposeSequences[<var>0</var>], <i>// to wsub_lo</i></td></tr>
<tr><th id="4136">4136</th><td>    &amp;LaneMaskComposeSequences[<var>12</var>], <i>// to wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4137">4137</th><td>    &amp;LaneMaskComposeSequences[<var>14</var>], <i>// to wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4138">4138</th><td>    &amp;LaneMaskComposeSequences[<var>16</var>] <i>// to wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4139">4139</th><td>  };</td></tr>
<tr><th id="4140">4140</th><td></td></tr>
<tr><th id="4141">4141</th><td>LaneBitmask HexagonGenRegisterInfo::composeSubRegIndexLaneMaskImpl(<em>unsigned</em> IdxA, LaneBitmask LaneMask) <em>const</em> {</td></tr>
<tr><th id="4142">4142</th><td>  --IdxA; assert(IdxA &lt; <var>11</var> &amp;&amp; <q>"Subregister index out of bounds"</q>);</td></tr>
<tr><th id="4143">4143</th><td>  LaneBitmask Result;</td></tr>
<tr><th id="4144">4144</th><td>  <b>for</b> (<em>const</em> MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {</td></tr>
<tr><th id="4145">4145</th><td>    LaneBitmask::Type M = LaneMask.getAsInteger() &amp; Ops-&gt;Mask.getAsInteger();</td></tr>
<tr><th id="4146">4146</th><td>    <b>if</b> (<em>unsigned</em> S = Ops-&gt;RotateLeft)</td></tr>
<tr><th id="4147">4147</th><td>      Result |= LaneBitmask((M &lt;&lt; S) | (M &gt;&gt; (LaneBitmask::BitWidth - S)));</td></tr>
<tr><th id="4148">4148</th><td>    <b>else</b></td></tr>
<tr><th id="4149">4149</th><td>      Result |= LaneBitmask(M);</td></tr>
<tr><th id="4150">4150</th><td>  }</td></tr>
<tr><th id="4151">4151</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="4152">4152</th><td>}</td></tr>
<tr><th id="4153">4153</th><td></td></tr>
<tr><th id="4154">4154</th><td>LaneBitmask HexagonGenRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl(<em>unsigned</em> IdxA,  LaneBitmask LaneMask) <em>const</em> {</td></tr>
<tr><th id="4155">4155</th><td>  LaneMask &amp;= getSubRegIndexLaneMask(IdxA);</td></tr>
<tr><th id="4156">4156</th><td>  --IdxA; assert(IdxA &lt; <var>11</var> &amp;&amp; <q>"Subregister index out of bounds"</q>);</td></tr>
<tr><th id="4157">4157</th><td>  LaneBitmask Result;</td></tr>
<tr><th id="4158">4158</th><td>  <b>for</b> (<em>const</em> MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {</td></tr>
<tr><th id="4159">4159</th><td>    LaneBitmask::Type M = LaneMask.getAsInteger();</td></tr>
<tr><th id="4160">4160</th><td>    <b>if</b> (<em>unsigned</em> S = Ops-&gt;RotateLeft)</td></tr>
<tr><th id="4161">4161</th><td>      Result |= LaneBitmask((M &gt;&gt; S) | (M &lt;&lt; (LaneBitmask::BitWidth - S)));</td></tr>
<tr><th id="4162">4162</th><td>    <b>else</b></td></tr>
<tr><th id="4163">4163</th><td>      Result |= LaneBitmask(M);</td></tr>
<tr><th id="4164">4164</th><td>  }</td></tr>
<tr><th id="4165">4165</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="4166">4166</th><td>}</td></tr>
<tr><th id="4167">4167</th><td></td></tr>
<tr><th id="4168">4168</th><td><em>const</em> TargetRegisterClass *HexagonGenRegisterInfo::getSubClassWithSubReg(<em>const</em> TargetRegisterClass *RC, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="4169">4169</th><td>  <em>static</em> <em>const</em> uint8_t Table[<var>27</var>][<var>11</var>] = {</td></tr>
<tr><th id="4170">4170</th><td>    {	<i>// UsrBits</i></td></tr>
<tr><th id="4171">4171</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4172">4172</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4173">4173</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4174">4174</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4175">4175</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4176">4176</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4177">4177</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4178">4178</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4179">4179</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4180">4180</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4181">4181</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4182">4182</th><td>    },</td></tr>
<tr><th id="4183">4183</th><td>    {	<i>// GuestRegs</i></td></tr>
<tr><th id="4184">4184</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4185">4185</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4186">4186</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4187">4187</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4188">4188</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4189">4189</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4190">4190</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4191">4191</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4192">4192</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4193">4193</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4194">4194</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4195">4195</th><td>    },</td></tr>
<tr><th id="4196">4196</th><td>    {	<i>// IntRegs</i></td></tr>
<tr><th id="4197">4197</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4198">4198</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4199">4199</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4200">4200</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4201">4201</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4202">4202</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4203">4203</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4204">4204</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4205">4205</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4206">4206</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4207">4207</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4208">4208</th><td>    },</td></tr>
<tr><th id="4209">4209</th><td>    {	<i>// CtrRegs</i></td></tr>
<tr><th id="4210">4210</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4211">4211</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4212">4212</th><td>      <var>12</var>,	<i>// subreg_overflow -&gt; CtrRegs_with_subreg_overflow</i></td></tr>
<tr><th id="4213">4213</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4214">4214</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4215">4215</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4216">4216</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4217">4217</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4218">4218</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4219">4219</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4220">4220</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4221">4221</th><td>    },</td></tr>
<tr><th id="4222">4222</th><td>    {	<i>// GeneralSubRegs</i></td></tr>
<tr><th id="4223">4223</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4224">4224</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4225">4225</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4226">4226</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4227">4227</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4228">4228</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4229">4229</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4230">4230</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4231">4231</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4232">4232</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4233">4233</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4234">4234</th><td>    },</td></tr>
<tr><th id="4235">4235</th><td>    {	<i>// V62Regs</i></td></tr>
<tr><th id="4236">4236</th><td>      <var>10</var>,	<i>// isub_hi -&gt; V62Regs_with_isub_hi</i></td></tr>
<tr><th id="4237">4237</th><td>      <var>10</var>,	<i>// isub_lo -&gt; V62Regs_with_isub_hi</i></td></tr>
<tr><th id="4238">4238</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4239">4239</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4240">4240</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4241">4241</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4242">4242</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4243">4243</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4244">4244</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4245">4245</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4246">4246</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4247">4247</th><td>    },</td></tr>
<tr><th id="4248">4248</th><td>    {	<i>// IntRegsLow8</i></td></tr>
<tr><th id="4249">4249</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4250">4250</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4251">4251</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4252">4252</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4253">4253</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4254">4254</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4255">4255</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4256">4256</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4257">4257</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4258">4258</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4259">4259</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4260">4260</th><td>    },</td></tr>
<tr><th id="4261">4261</th><td>    {	<i>// CtrRegs_and_V62Regs</i></td></tr>
<tr><th id="4262">4262</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4263">4263</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4264">4264</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4265">4265</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4266">4266</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4267">4267</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4268">4268</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4269">4269</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4270">4270</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4271">4271</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4272">4272</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4273">4273</th><td>    },</td></tr>
<tr><th id="4274">4274</th><td>    {	<i>// PredRegs</i></td></tr>
<tr><th id="4275">4275</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4276">4276</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4277">4277</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4278">4278</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4279">4279</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4280">4280</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4281">4281</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4282">4282</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4283">4283</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4284">4284</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4285">4285</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4286">4286</th><td>    },</td></tr>
<tr><th id="4287">4287</th><td>    {	<i>// V62Regs_with_isub_hi</i></td></tr>
<tr><th id="4288">4288</th><td>      <var>10</var>,	<i>// isub_hi -&gt; V62Regs_with_isub_hi</i></td></tr>
<tr><th id="4289">4289</th><td>      <var>10</var>,	<i>// isub_lo -&gt; V62Regs_with_isub_hi</i></td></tr>
<tr><th id="4290">4290</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4291">4291</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4292">4292</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4293">4293</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4294">4294</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4295">4295</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4296">4296</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4297">4297</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4298">4298</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4299">4299</th><td>    },</td></tr>
<tr><th id="4300">4300</th><td>    {	<i>// ModRegs</i></td></tr>
<tr><th id="4301">4301</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4302">4302</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4303">4303</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4304">4304</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4305">4305</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4306">4306</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4307">4307</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4308">4308</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4309">4309</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4310">4310</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4311">4311</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4312">4312</th><td>    },</td></tr>
<tr><th id="4313">4313</th><td>    {	<i>// CtrRegs_with_subreg_overflow</i></td></tr>
<tr><th id="4314">4314</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4315">4315</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4316">4316</th><td>      <var>12</var>,	<i>// subreg_overflow -&gt; CtrRegs_with_subreg_overflow</i></td></tr>
<tr><th id="4317">4317</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4318">4318</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4319">4319</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4320">4320</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4321">4321</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4322">4322</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4323">4323</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4324">4324</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4325">4325</th><td>    },</td></tr>
<tr><th id="4326">4326</th><td>    {	<i>// V65Regs</i></td></tr>
<tr><th id="4327">4327</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4328">4328</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4329">4329</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4330">4330</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4331">4331</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4332">4332</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4333">4333</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4334">4334</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4335">4335</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4336">4336</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4337">4337</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4338">4338</th><td>    },</td></tr>
<tr><th id="4339">4339</th><td>    {	<i>// DoubleRegs</i></td></tr>
<tr><th id="4340">4340</th><td>      <var>14</var>,	<i>// isub_hi -&gt; DoubleRegs</i></td></tr>
<tr><th id="4341">4341</th><td>      <var>14</var>,	<i>// isub_lo -&gt; DoubleRegs</i></td></tr>
<tr><th id="4342">4342</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4343">4343</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4344">4344</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4345">4345</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4346">4346</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4347">4347</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4348">4348</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4349">4349</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4350">4350</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4351">4351</th><td>    },</td></tr>
<tr><th id="4352">4352</th><td>    {	<i>// GuestRegs64</i></td></tr>
<tr><th id="4353">4353</th><td>      <var>15</var>,	<i>// isub_hi -&gt; GuestRegs64</i></td></tr>
<tr><th id="4354">4354</th><td>      <var>15</var>,	<i>// isub_lo -&gt; GuestRegs64</i></td></tr>
<tr><th id="4355">4355</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4356">4356</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4357">4357</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4358">4358</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4359">4359</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4360">4360</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4361">4361</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4362">4362</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4363">4363</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4364">4364</th><td>    },</td></tr>
<tr><th id="4365">4365</th><td>    {	<i>// VectRegRev</i></td></tr>
<tr><th id="4366">4366</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4367">4367</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4368">4368</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4369">4369</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4370">4370</th><td>      <var>16</var>,	<i>// vsub_hi -&gt; VectRegRev</i></td></tr>
<tr><th id="4371">4371</th><td>      <var>16</var>,	<i>// vsub_lo -&gt; VectRegRev</i></td></tr>
<tr><th id="4372">4372</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4373">4373</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4374">4374</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4375">4375</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4376">4376</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4377">4377</th><td>    },</td></tr>
<tr><th id="4378">4378</th><td>    {	<i>// CtrRegs64</i></td></tr>
<tr><th id="4379">4379</th><td>      <var>17</var>,	<i>// isub_hi -&gt; CtrRegs64</i></td></tr>
<tr><th id="4380">4380</th><td>      <var>17</var>,	<i>// isub_lo -&gt; CtrRegs64</i></td></tr>
<tr><th id="4381">4381</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4382">4382</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4383">4383</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4384">4384</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4385">4385</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4386">4386</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4387">4387</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4388">4388</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4389">4389</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4390">4390</th><td>    },</td></tr>
<tr><th id="4391">4391</th><td>    {	<i>// GeneralDoubleLow8Regs</i></td></tr>
<tr><th id="4392">4392</th><td>      <var>18</var>,	<i>// isub_hi -&gt; GeneralDoubleLow8Regs</i></td></tr>
<tr><th id="4393">4393</th><td>      <var>18</var>,	<i>// isub_lo -&gt; GeneralDoubleLow8Regs</i></td></tr>
<tr><th id="4394">4394</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4395">4395</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4396">4396</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4397">4397</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4398">4398</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4399">4399</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4400">4400</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4401">4401</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4402">4402</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4403">4403</th><td>    },</td></tr>
<tr><th id="4404">4404</th><td>    {	<i>// DoubleRegs_with_isub_hi_in_IntRegsLow8</i></td></tr>
<tr><th id="4405">4405</th><td>      <var>19</var>,	<i>// isub_hi -&gt; DoubleRegs_with_isub_hi_in_IntRegsLow8</i></td></tr>
<tr><th id="4406">4406</th><td>      <var>19</var>,	<i>// isub_lo -&gt; DoubleRegs_with_isub_hi_in_IntRegsLow8</i></td></tr>
<tr><th id="4407">4407</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4408">4408</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4409">4409</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4410">4410</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4411">4411</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4412">4412</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4413">4413</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4414">4414</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4415">4415</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4416">4416</th><td>    },</td></tr>
<tr><th id="4417">4417</th><td>    {	<i>// CtrRegs64_and_V62Regs</i></td></tr>
<tr><th id="4418">4418</th><td>      <var>20</var>,	<i>// isub_hi -&gt; CtrRegs64_and_V62Regs</i></td></tr>
<tr><th id="4419">4419</th><td>      <var>20</var>,	<i>// isub_lo -&gt; CtrRegs64_and_V62Regs</i></td></tr>
<tr><th id="4420">4420</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4421">4421</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4422">4422</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4423">4423</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4424">4424</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4425">4425</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4426">4426</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4427">4427</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4428">4428</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4429">4429</th><td>    },</td></tr>
<tr><th id="4430">4430</th><td>    {	<i>// CtrRegs64_with_isub_hi_in_ModRegs</i></td></tr>
<tr><th id="4431">4431</th><td>      <var>21</var>,	<i>// isub_hi -&gt; CtrRegs64_with_isub_hi_in_ModRegs</i></td></tr>
<tr><th id="4432">4432</th><td>      <var>21</var>,	<i>// isub_lo -&gt; CtrRegs64_with_isub_hi_in_ModRegs</i></td></tr>
<tr><th id="4433">4433</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4434">4434</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4435">4435</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4436">4436</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4437">4437</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4438">4438</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4439">4439</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4440">4440</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4441">4441</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4442">4442</th><td>    },</td></tr>
<tr><th id="4443">4443</th><td>    {	<i>// HvxQR</i></td></tr>
<tr><th id="4444">4444</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4445">4445</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4446">4446</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4447">4447</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4448">4448</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4449">4449</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4450">4450</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4451">4451</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4452">4452</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4453">4453</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4454">4454</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4455">4455</th><td>    },</td></tr>
<tr><th id="4456">4456</th><td>    {	<i>// HvxVR</i></td></tr>
<tr><th id="4457">4457</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4458">4458</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4459">4459</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4460">4460</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4461">4461</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4462">4462</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4463">4463</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4464">4464</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4465">4465</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4466">4466</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4467">4467</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4468">4468</th><td>    },</td></tr>
<tr><th id="4469">4469</th><td>    {	<i>// HvxVR_and_V65Regs</i></td></tr>
<tr><th id="4470">4470</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4471">4471</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4472">4472</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4473">4473</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4474">4474</th><td>      <var>0</var>,	<i>// vsub_hi</i></td></tr>
<tr><th id="4475">4475</th><td>      <var>0</var>,	<i>// vsub_lo</i></td></tr>
<tr><th id="4476">4476</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4477">4477</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4478">4478</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4479">4479</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4480">4480</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4481">4481</th><td>    },</td></tr>
<tr><th id="4482">4482</th><td>    {	<i>// HvxWR</i></td></tr>
<tr><th id="4483">4483</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4484">4484</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4485">4485</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4486">4486</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4487">4487</th><td>      <var>25</var>,	<i>// vsub_hi -&gt; HvxWR</i></td></tr>
<tr><th id="4488">4488</th><td>      <var>25</var>,	<i>// vsub_lo -&gt; HvxWR</i></td></tr>
<tr><th id="4489">4489</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4490">4490</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4491">4491</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4492">4492</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4493">4493</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4494">4494</th><td>    },</td></tr>
<tr><th id="4495">4495</th><td>    {	<i>// HvxWR_and_VectRegRev</i></td></tr>
<tr><th id="4496">4496</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4497">4497</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4498">4498</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4499">4499</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4500">4500</th><td>      <var>26</var>,	<i>// vsub_hi -&gt; HvxWR_and_VectRegRev</i></td></tr>
<tr><th id="4501">4501</th><td>      <var>26</var>,	<i>// vsub_lo -&gt; HvxWR_and_VectRegRev</i></td></tr>
<tr><th id="4502">4502</th><td>      <var>0</var>,	<i>// wsub_hi</i></td></tr>
<tr><th id="4503">4503</th><td>      <var>0</var>,	<i>// wsub_lo</i></td></tr>
<tr><th id="4504">4504</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4505">4505</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_hi</i></td></tr>
<tr><th id="4506">4506</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_lo</i></td></tr>
<tr><th id="4507">4507</th><td>    },</td></tr>
<tr><th id="4508">4508</th><td>    {	<i>// HvxVQR</i></td></tr>
<tr><th id="4509">4509</th><td>      <var>0</var>,	<i>// isub_hi</i></td></tr>
<tr><th id="4510">4510</th><td>      <var>0</var>,	<i>// isub_lo</i></td></tr>
<tr><th id="4511">4511</th><td>      <var>0</var>,	<i>// subreg_overflow</i></td></tr>
<tr><th id="4512">4512</th><td>      <var>0</var>,	<i>// vsub_fake</i></td></tr>
<tr><th id="4513">4513</th><td>      <var>27</var>,	<i>// vsub_hi -&gt; HvxVQR</i></td></tr>
<tr><th id="4514">4514</th><td>      <var>27</var>,	<i>// vsub_lo -&gt; HvxVQR</i></td></tr>
<tr><th id="4515">4515</th><td>      <var>27</var>,	<i>// wsub_hi -&gt; HvxVQR</i></td></tr>
<tr><th id="4516">4516</th><td>      <var>27</var>,	<i>// wsub_lo -&gt; HvxVQR</i></td></tr>
<tr><th id="4517">4517</th><td>      <var>0</var>,	<i>// wsub_hi_then_vsub_fake</i></td></tr>
<tr><th id="4518">4518</th><td>      <var>27</var>,	<i>// wsub_hi_then_vsub_hi -&gt; HvxVQR</i></td></tr>
<tr><th id="4519">4519</th><td>      <var>27</var>,	<i>// wsub_hi_then_vsub_lo -&gt; HvxVQR</i></td></tr>
<tr><th id="4520">4520</th><td>    },</td></tr>
<tr><th id="4521">4521</th><td>  };</td></tr>
<tr><th id="4522">4522</th><td>  assert(RC &amp;&amp; <q>"Missing regclass"</q>);</td></tr>
<tr><th id="4523">4523</th><td>  <b>if</b> (!Idx) <b>return</b> RC;</td></tr>
<tr><th id="4524">4524</th><td>  --Idx;</td></tr>
<tr><th id="4525">4525</th><td>  assert(Idx &lt; <var>11</var> &amp;&amp; <q>"Bad subreg"</q>);</td></tr>
<tr><th id="4526">4526</th><td>  <em>unsigned</em> TV = Table[RC-&gt;getID()][Idx];</td></tr>
<tr><th id="4527">4527</th><td>  <b>return</b> TV ? getRegClass(TV - <var>1</var>) : <b>nullptr</b>;</td></tr>
<tr><th id="4528">4528</th><td>}</td></tr>
<tr><th id="4529">4529</th><td></td></tr>
<tr><th id="4530">4530</th><td><i class="doc">/// Get the weight in units of pressure for this register class.</i></td></tr>
<tr><th id="4531">4531</th><td><em>const</em> RegClassWeight &amp;HexagonGenRegisterInfo::</td></tr>
<tr><th id="4532">4532</th><td>getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="4533">4533</th><td>  <em>static</em> <em>const</em> RegClassWeight RCWeightTable[] = {</td></tr>
<tr><th id="4534">4534</th><td>    {<var>0</var>, <var>0</var>},  	<i>// UsrBits</i></td></tr>
<tr><th id="4535">4535</th><td>    {<var>0</var>, <var>0</var>},  	<i>// GuestRegs</i></td></tr>
<tr><th id="4536">4536</th><td>    {<var>1</var>, <var>32</var>},  	<i>// IntRegs</i></td></tr>
<tr><th id="4537">4537</th><td>    {<var>0</var>, <var>6</var>},  	<i>// CtrRegs</i></td></tr>
<tr><th id="4538">4538</th><td>    {<var>1</var>, <var>16</var>},  	<i>// GeneralSubRegs</i></td></tr>
<tr><th id="4539">4539</th><td>    {<var>0</var>, <var>0</var>},  	<i>// V62Regs</i></td></tr>
<tr><th id="4540">4540</th><td>    {<var>1</var>, <var>8</var>},  	<i>// IntRegsLow8</i></td></tr>
<tr><th id="4541">4541</th><td>    {<var>0</var>, <var>0</var>},  	<i>// CtrRegs_and_V62Regs</i></td></tr>
<tr><th id="4542">4542</th><td>    {<var>1</var>, <var>4</var>},  	<i>// PredRegs</i></td></tr>
<tr><th id="4543">4543</th><td>    {<var>0</var>, <var>0</var>},  	<i>// V62Regs_with_isub_hi</i></td></tr>
<tr><th id="4544">4544</th><td>    {<var>1</var>, <var>2</var>},  	<i>// ModRegs</i></td></tr>
<tr><th id="4545">4545</th><td>    {<var>0</var>, <var>0</var>},  	<i>// CtrRegs_with_subreg_overflow</i></td></tr>
<tr><th id="4546">4546</th><td>    {<var>1</var>, <var>1</var>},  	<i>// V65Regs</i></td></tr>
<tr><th id="4547">4547</th><td>    {<var>2</var>, <var>32</var>},  	<i>// DoubleRegs</i></td></tr>
<tr><th id="4548">4548</th><td>    {<var>0</var>, <var>0</var>},  	<i>// GuestRegs64</i></td></tr>
<tr><th id="4549">4549</th><td>    {<var>2</var>, <var>32</var>},  	<i>// VectRegRev</i></td></tr>
<tr><th id="4550">4550</th><td>    {<var>0</var>, <var>6</var>},  	<i>// CtrRegs64</i></td></tr>
<tr><th id="4551">4551</th><td>    {<var>2</var>, <var>16</var>},  	<i>// GeneralDoubleLow8Regs</i></td></tr>
<tr><th id="4552">4552</th><td>    {<var>2</var>, <var>8</var>},  	<i>// DoubleRegs_with_isub_hi_in_IntRegsLow8</i></td></tr>
<tr><th id="4553">4553</th><td>    {<var>0</var>, <var>0</var>},  	<i>// CtrRegs64_and_V62Regs</i></td></tr>
<tr><th id="4554">4554</th><td>    {<var>2</var>, <var>2</var>},  	<i>// CtrRegs64_with_isub_hi_in_ModRegs</i></td></tr>
<tr><th id="4555">4555</th><td>    {<var>1</var>, <var>4</var>},  	<i>// HvxQR</i></td></tr>
<tr><th id="4556">4556</th><td>    {<var>1</var>, <var>33</var>},  	<i>// HvxVR</i></td></tr>
<tr><th id="4557">4557</th><td>    {<var>1</var>, <var>1</var>},  	<i>// HvxVR_and_V65Regs</i></td></tr>
<tr><th id="4558">4558</th><td>    {<var>2</var>, <var>32</var>},  	<i>// HvxWR</i></td></tr>
<tr><th id="4559">4559</th><td>    {<var>2</var>, <var>32</var>},  	<i>// HvxWR_and_VectRegRev</i></td></tr>
<tr><th id="4560">4560</th><td>    {<var>4</var>, <var>32</var>},  	<i>// HvxVQR</i></td></tr>
<tr><th id="4561">4561</th><td>  };</td></tr>
<tr><th id="4562">4562</th><td>  <b>return</b> RCWeightTable[RC-&gt;getID()];</td></tr>
<tr><th id="4563">4563</th><td>}</td></tr>
<tr><th id="4564">4564</th><td></td></tr>
<tr><th id="4565">4565</th><td><i class="doc">/// Get the weight in units of pressure for this register unit.</i></td></tr>
<tr><th id="4566">4566</th><td><em>unsigned</em> HexagonGenRegisterInfo::</td></tr>
<tr><th id="4567">4567</th><td>getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="4568">4568</th><td>  assert(RegUnit &lt; <var>191</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="4569">4569</th><td>  <i>// All register units have unit weight.</i></td></tr>
<tr><th id="4570">4570</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4571">4571</th><td>}</td></tr>
<tr><th id="4572">4572</th><td></td></tr>
<tr><th id="4573">4573</th><td></td></tr>
<tr><th id="4574">4574</th><td><i>// Get the number of dimensions of register pressure.</i></td></tr>
<tr><th id="4575">4575</th><td><em>unsigned</em> HexagonGenRegisterInfo::getNumRegPressureSets() <em>const</em> {</td></tr>
<tr><th id="4576">4576</th><td>  <b>return</b> <var>8</var>;</td></tr>
<tr><th id="4577">4577</th><td>}</td></tr>
<tr><th id="4578">4578</th><td></td></tr>
<tr><th id="4579">4579</th><td><i>// Get the name of this register unit pressure set.</i></td></tr>
<tr><th id="4580">4580</th><td><em>const</em> <em>char</em> *HexagonGenRegisterInfo::</td></tr>
<tr><th id="4581">4581</th><td>getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="4582">4582</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> PressureNameTable[] = {</td></tr>
<tr><th id="4583">4583</th><td>    <q>"HvxVR_and_V65Regs"</q>,</td></tr>
<tr><th id="4584">4584</th><td>    <q>"ModRegs"</q>,</td></tr>
<tr><th id="4585">4585</th><td>    <q>"PredRegs"</q>,</td></tr>
<tr><th id="4586">4586</th><td>    <q>"HvxQR"</q>,</td></tr>
<tr><th id="4587">4587</th><td>    <q>"IntRegsLow8"</q>,</td></tr>
<tr><th id="4588">4588</th><td>    <q>"GeneralSubRegs"</q>,</td></tr>
<tr><th id="4589">4589</th><td>    <q>"IntRegs"</q>,</td></tr>
<tr><th id="4590">4590</th><td>    <q>"HvxVR"</q>,</td></tr>
<tr><th id="4591">4591</th><td>  };</td></tr>
<tr><th id="4592">4592</th><td>  <b>return</b> PressureNameTable[Idx];</td></tr>
<tr><th id="4593">4593</th><td>}</td></tr>
<tr><th id="4594">4594</th><td></td></tr>
<tr><th id="4595">4595</th><td><i>// Get the register unit pressure limit for this dimension.</i></td></tr>
<tr><th id="4596">4596</th><td><i>// This limit must be adjusted dynamically for reserved registers.</i></td></tr>
<tr><th id="4597">4597</th><td><em>unsigned</em> HexagonGenRegisterInfo::</td></tr>
<tr><th id="4598">4598</th><td>getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="4599">4599</th><td>  <em>static</em> <em>const</em> uint8_t PressureLimitTable[] = {</td></tr>
<tr><th id="4600">4600</th><td>    <var>1</var>,  	<i>// 0: HvxVR_and_V65Regs</i></td></tr>
<tr><th id="4601">4601</th><td>    <var>2</var>,  	<i>// 1: ModRegs</i></td></tr>
<tr><th id="4602">4602</th><td>    <var>4</var>,  	<i>// 2: PredRegs</i></td></tr>
<tr><th id="4603">4603</th><td>    <var>4</var>,  	<i>// 3: HvxQR</i></td></tr>
<tr><th id="4604">4604</th><td>    <var>8</var>,  	<i>// 4: IntRegsLow8</i></td></tr>
<tr><th id="4605">4605</th><td>    <var>16</var>,  	<i>// 5: GeneralSubRegs</i></td></tr>
<tr><th id="4606">4606</th><td>    <var>32</var>,  	<i>// 6: IntRegs</i></td></tr>
<tr><th id="4607">4607</th><td>    <var>33</var>,  	<i>// 7: HvxVR</i></td></tr>
<tr><th id="4608">4608</th><td>  };</td></tr>
<tr><th id="4609">4609</th><td>  <b>return</b> PressureLimitTable[Idx];</td></tr>
<tr><th id="4610">4610</th><td>}</td></tr>
<tr><th id="4611">4611</th><td></td></tr>
<tr><th id="4612">4612</th><td><i class="doc">/// Table of pressure sets per register class or unit.</i></td></tr>
<tr><th id="4613">4613</th><td><em>static</em> <em>const</em> <em>int</em> RCSetsTable[] = {</td></tr>
<tr><th id="4614">4614</th><td>  <i>/* 0 */</i> <var>1</var>, -<var>1</var>,</td></tr>
<tr><th id="4615">4615</th><td>  <i>/* 2 */</i> <var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="4616">4616</th><td>  <i>/* 4 */</i> <var>3</var>, -<var>1</var>,</td></tr>
<tr><th id="4617">4617</th><td>  <i>/* 6 */</i> <var>4</var>, <var>5</var>, <var>6</var>, -<var>1</var>,</td></tr>
<tr><th id="4618">4618</th><td>  <i>/* 10 */</i> <var>0</var>, <var>7</var>, -<var>1</var>,</td></tr>
<tr><th id="4619">4619</th><td>};</td></tr>
<tr><th id="4620">4620</th><td></td></tr>
<tr><th id="4621">4621</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register class.</i></td></tr>
<tr><th id="4622">4622</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="4623">4623</th><td><em>const</em> <em>int</em> *HexagonGenRegisterInfo::</td></tr>
<tr><th id="4624">4624</th><td>getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="4625">4625</th><td>  <em>static</em> <em>const</em> uint8_t RCSetStartTable[] = {</td></tr>
<tr><th id="4626">4626</th><td>    <var>1</var>,<var>1</var>,<var>8</var>,<var>1</var>,<var>7</var>,<var>1</var>,<var>6</var>,<var>1</var>,<var>2</var>,<var>1</var>,<var>0</var>,<var>1</var>,<var>1</var>,<var>8</var>,<var>1</var>,<var>11</var>,<var>1</var>,<var>7</var>,<var>6</var>,<var>1</var>,<var>1</var>,<var>4</var>,<var>11</var>,<var>10</var>,<var>11</var>,<var>11</var>,<var>11</var>,};</td></tr>
<tr><th id="4627">4627</th><td>  <b>return</b> &amp;RCSetsTable[RCSetStartTable[RC-&gt;getID()]];</td></tr>
<tr><th id="4628">4628</th><td>}</td></tr>
<tr><th id="4629">4629</th><td></td></tr>
<tr><th id="4630">4630</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register unit.</i></td></tr>
<tr><th id="4631">4631</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="4632">4632</th><td><em>const</em> <em>int</em> *HexagonGenRegisterInfo::</td></tr>
<tr><th id="4633">4633</th><td>getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="4634">4634</th><td>  assert(RegUnit &lt; <var>191</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="4635">4635</th><td>  <em>static</em> <em>const</em> uint8_t RUSetStartTable[] = {</td></tr>
<tr><th id="4636">4636</th><td>    <var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>10</var>,<var>1</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>0</var>,<var>0</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>1</var>,<var>1</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,};</td></tr>
<tr><th id="4637">4637</th><td>  <b>return</b> &amp;RCSetsTable[RUSetStartTable[RegUnit]];</td></tr>
<tr><th id="4638">4638</th><td>}</td></tr>
<tr><th id="4639">4639</th><td></td></tr>
<tr><th id="4640">4640</th><td><b>extern</b> <em>const</em> MCRegisterDesc HexagonRegDesc[];</td></tr>
<tr><th id="4641">4641</th><td><b>extern</b> <em>const</em> MCPhysReg HexagonRegDiffLists[];</td></tr>
<tr><th id="4642">4642</th><td><b>extern</b> <em>const</em> LaneBitmask HexagonLaneMaskLists[];</td></tr>
<tr><th id="4643">4643</th><td><b>extern</b> <em>const</em> <em>char</em> HexagonRegStrings[];</td></tr>
<tr><th id="4644">4644</th><td><b>extern</b> <em>const</em> <em>char</em> HexagonRegClassStrings[];</td></tr>
<tr><th id="4645">4645</th><td><b>extern</b> <em>const</em> MCPhysReg HexagonRegUnitRoots[][<var>2</var>];</td></tr>
<tr><th id="4646">4646</th><td><b>extern</b> <em>const</em> uint16_t HexagonSubRegIdxLists[];</td></tr>
<tr><th id="4647">4647</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits HexagonSubRegIdxRanges[];</td></tr>
<tr><th id="4648">4648</th><td><b>extern</b> <em>const</em> uint16_t HexagonRegEncodingTable[];</td></tr>
<tr><th id="4649">4649</th><td><i>// Hexagon Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="4650">4650</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair HexagonDwarfFlavour0Dwarf2L[];</td></tr>
<tr><th id="4651">4651</th><td><b>extern</b> <em>const</em> <em>unsigned</em> HexagonDwarfFlavour0Dwarf2LSize;</td></tr>
<tr><th id="4652">4652</th><td></td></tr>
<tr><th id="4653">4653</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair HexagonEHFlavour0Dwarf2L[];</td></tr>
<tr><th id="4654">4654</th><td><b>extern</b> <em>const</em> <em>unsigned</em> HexagonEHFlavour0Dwarf2LSize;</td></tr>
<tr><th id="4655">4655</th><td></td></tr>
<tr><th id="4656">4656</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair HexagonDwarfFlavour0L2Dwarf[];</td></tr>
<tr><th id="4657">4657</th><td><b>extern</b> <em>const</em> <em>unsigned</em> HexagonDwarfFlavour0L2DwarfSize;</td></tr>
<tr><th id="4658">4658</th><td></td></tr>
<tr><th id="4659">4659</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair HexagonEHFlavour0L2Dwarf[];</td></tr>
<tr><th id="4660">4660</th><td><b>extern</b> <em>const</em> <em>unsigned</em> HexagonEHFlavour0L2DwarfSize;</td></tr>
<tr><th id="4661">4661</th><td></td></tr>
<tr><th id="4662">4662</th><td>HexagonGenRegisterInfo::</td></tr>
<tr><th id="4663">4663</th><td>HexagonGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour, <em>unsigned</em> EHFlavour,</td></tr>
<tr><th id="4664">4664</th><td>      <em>unsigned</em> PC, <em>unsigned</em> HwMode)</td></tr>
<tr><th id="4665">4665</th><td>  : TargetRegisterInfo(HexagonRegInfoDesc, RegisterClasses, RegisterClasses+<var>27</var>,</td></tr>
<tr><th id="4666">4666</th><td>             SubRegIndexNameTable, SubRegIndexLaneMaskTable,</td></tr>
<tr><th id="4667">4667</th><td>             LaneBitmask(<var>0xFFFFFFFFFFFFFFFB</var>), RegClassInfos, HwMode) {</td></tr>
<tr><th id="4668">4668</th><td>  InitMCRegisterInfo(HexagonRegDesc, <var>277</var>, RA, PC,</td></tr>
<tr><th id="4669">4669</th><td>                     HexagonMCRegisterClasses, <var>27</var>,</td></tr>
<tr><th id="4670">4670</th><td>                     HexagonRegUnitRoots,</td></tr>
<tr><th id="4671">4671</th><td>                     <var>191</var>,</td></tr>
<tr><th id="4672">4672</th><td>                     HexagonRegDiffLists,</td></tr>
<tr><th id="4673">4673</th><td>                     HexagonLaneMaskLists,</td></tr>
<tr><th id="4674">4674</th><td>                     HexagonRegStrings,</td></tr>
<tr><th id="4675">4675</th><td>                     HexagonRegClassStrings,</td></tr>
<tr><th id="4676">4676</th><td>                     HexagonSubRegIdxLists,</td></tr>
<tr><th id="4677">4677</th><td>                     <var>12</var>,</td></tr>
<tr><th id="4678">4678</th><td>                     HexagonSubRegIdxRanges,</td></tr>
<tr><th id="4679">4679</th><td>                     HexagonRegEncodingTable);</td></tr>
<tr><th id="4680">4680</th><td></td></tr>
<tr><th id="4681">4681</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="4682">4682</th><td>  <b>default</b>:</td></tr>
<tr><th id="4683">4683</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="4684">4684</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="4685">4685</th><td>    mapDwarfRegsToLLVMRegs(HexagonDwarfFlavour0Dwarf2L, HexagonDwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="4686">4686</th><td>    <b>break</b>;</td></tr>
<tr><th id="4687">4687</th><td>  }</td></tr>
<tr><th id="4688">4688</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="4689">4689</th><td>  <b>default</b>:</td></tr>
<tr><th id="4690">4690</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="4691">4691</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="4692">4692</th><td>    mapDwarfRegsToLLVMRegs(HexagonEHFlavour0Dwarf2L, HexagonEHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="4693">4693</th><td>    <b>break</b>;</td></tr>
<tr><th id="4694">4694</th><td>  }</td></tr>
<tr><th id="4695">4695</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="4696">4696</th><td>  <b>default</b>:</td></tr>
<tr><th id="4697">4697</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="4698">4698</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="4699">4699</th><td>    mapLLVMRegsToDwarfRegs(HexagonDwarfFlavour0L2Dwarf, HexagonDwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="4700">4700</th><td>    <b>break</b>;</td></tr>
<tr><th id="4701">4701</th><td>  }</td></tr>
<tr><th id="4702">4702</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="4703">4703</th><td>  <b>default</b>:</td></tr>
<tr><th id="4704">4704</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="4705">4705</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="4706">4706</th><td>    mapLLVMRegsToDwarfRegs(HexagonEHFlavour0L2Dwarf, HexagonEHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="4707">4707</th><td>    <b>break</b>;</td></tr>
<tr><th id="4708">4708</th><td>  }</td></tr>
<tr><th id="4709">4709</th><td>}</td></tr>
<tr><th id="4710">4710</th><td></td></tr>
<tr><th id="4711">4711</th><td><em>static</em> <em>const</em> MCPhysReg HexagonCSR_SaveList[] = { Hexagon::R16, Hexagon::R17, Hexagon::R18, Hexagon::R19, Hexagon::R20, Hexagon::R21, Hexagon::R22, Hexagon::R23, Hexagon::R24, Hexagon::R25, Hexagon::R26, Hexagon::R27, <var>0</var> };</td></tr>
<tr><th id="4712">4712</th><td><em>static</em> <em>const</em> uint32_t HexagonCSR_RegMask[] = { <var>0x00000000</var>, <var>0x000003f0</var>, <var>0x00000000</var>, <var>0x00007ff8</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, };</td></tr>
<tr><th id="4713">4713</th><td></td></tr>
<tr><th id="4714">4714</th><td></td></tr>
<tr><th id="4715">4715</th><td>ArrayRef&lt;<em>const</em> uint32_t *&gt; HexagonGenRegisterInfo::getRegMasks() <em>const</em> {</td></tr>
<tr><th id="4716">4716</th><td>  <em>static</em> <em>const</em> uint32_t *<em>const</em> Masks[] = {</td></tr>
<tr><th id="4717">4717</th><td>    HexagonCSR_RegMask,</td></tr>
<tr><th id="4718">4718</th><td>  };</td></tr>
<tr><th id="4719">4719</th><td>  <b>return</b> makeArrayRef(Masks);</td></tr>
<tr><th id="4720">4720</th><td>}</td></tr>
<tr><th id="4721">4721</th><td></td></tr>
<tr><th id="4722">4722</th><td>ArrayRef&lt;<em>const</em> <em>char</em> *&gt; HexagonGenRegisterInfo::getRegMaskNames() <em>const</em> {</td></tr>
<tr><th id="4723">4723</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> Names[] = {</td></tr>
<tr><th id="4724">4724</th><td>    <q>"HexagonCSR"</q>,</td></tr>
<tr><th id="4725">4725</th><td>  };</td></tr>
<tr><th id="4726">4726</th><td>  <b>return</b> makeArrayRef(Names);</td></tr>
<tr><th id="4727">4727</th><td>}</td></tr>
<tr><th id="4728">4728</th><td></td></tr>
<tr><th id="4729">4729</th><td><em>const</em> HexagonFrameLowering *</td></tr>
<tr><th id="4730">4730</th><td>HexagonGenRegisterInfo::getFrameLowering(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="4731">4731</th><td>  <b>return</b> <b>static_cast</b>&lt;<em>const</em> HexagonFrameLowering *&gt;(</td></tr>
<tr><th id="4732">4732</th><td>      MF.getSubtarget().getFrameLowering());</td></tr>
<tr><th id="4733">4733</th><td>}</td></tr>
<tr><th id="4734">4734</th><td></td></tr>
<tr><th id="4735">4735</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="4736">4736</th><td></td></tr>
<tr><th id="4737">4737</th><td><u>#<span data-ppcond="3124">endif</span> // GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="4738">4738</th><td></td></tr>
<tr><th id="4739">4739</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp.html'>llvm/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>