Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 604ba3dbc15749ee9b08b8397ece6489 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_single_cycle_cpu_behav xil_defaultlib.test_single_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ins_mem
Compiling module xil_defaultlib.ins_seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.sign_zero_extend
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.test_single_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_single_cycle_cpu_behav
