set_min_delay 30 -fall_from core_clock -through pin2 -rise_to adder1 -fall_to clk* -ignore_clock_latency -probe -reset_path
