abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 2
n501 is replaced by zero with estimated error 0
error = 0
area = 952
delay = 38.5
#gates = 418
output circuit appNtk/cla32_1_0_952_38.5.blif
time = 7436922 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 2
n388 is replaced by n413 with estimated error 0
error = 0
area = 946
delay = 38.5
#gates = 416
output circuit appNtk/cla32_2_0_946_38.5.blif
time = 14044030 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 2
n474 is replaced by n463 with estimated error 0
error = 0
area = 941
delay = 36.1
#gates = 414
output circuit appNtk/cla32_3_0_941_36.1.blif
time = 20357301 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 2
n330 is replaced by n327 with estimated error 0
error = 0
area = 937
delay = 36.1
#gates = 413
output circuit appNtk/cla32_4_0_937_36.1.blif
time = 26671128 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 2
n493 is replaced by one with estimated error 0
error = 0
area = 934
delay = 36.1
#gates = 411
output circuit appNtk/cla32_5_0_934_36.1.blif
time = 32950308 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 2
n141 is replaced by n133 with estimated error 0
error = 0
area = 932
delay = 36.1
#gates = 410
output circuit appNtk/cla32_6_0_932_36.1.blif
time = 39194672 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 2
n382 is replaced by n299 with estimated error 0
error = 0
area = 931
delay = 36.1
#gates = 409
output circuit appNtk/cla32_7_0_931_36.1.blif
time = 45772038 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 2
n447 is replaced by n457 with estimated error 0
error = 0
area = 930
delay = 36.1
#gates = 408
output circuit appNtk/cla32_8_0_930_36.1.blif
time = 51884704 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 2
n495 is replaced by n443 with estimated error 0
error = 0
area = 929
delay = 36.1
#gates = 407
output circuit appNtk/cla32_9_0_929_36.1.blif
time = 57746277 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 2
n503 is replaced by n491 with estimated error 2e-05
error = 2e-05
area = 906
delay = 36.1
#gates = 400
output circuit appNtk/cla32_10_2e-05_906_36.1.blif
time = 63676787 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 2
n284 is replaced by n282 with estimated error 3e-05
error = 3e-05
area = 896
delay = 36.1
#gates = 395
output circuit appNtk/cla32_11_3e-05_896_36.1.blif
time = 69153545 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 2
n269 is replaced by n243 with estimated error 3e-05
error = 3e-05
area = 891
delay = 36.1
#gates = 393
output circuit appNtk/cla32_12_3e-05_891_36.1.blif
time = 74483827 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 2
n276 is replaced by zero with estimated error 3e-05
error = 3e-05
area = 886
delay = 36.1
#gates = 391
output circuit appNtk/cla32_13_3e-05_886_36.1.blif
time = 80008918 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 2
n334 is replaced by n332 with estimated error 4e-05
error = 4e-05
area = 882
delay = 36.1
#gates = 389
output circuit appNtk/cla32_14_4e-05_882_36.1.blif
time = 85791641 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 2
n266 is replaced by n214 with inverter with estimated error 5e-05
error = 5e-05
area = 878
delay = 36.1
#gates = 388
output circuit appNtk/cla32_15_5e-05_878_36.1.blif
time = 91182497 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 2
n384 is replaced by n360 with estimated error 7e-05
error = 7e-05
area = 875
delay = 36.1
#gates = 387
output circuit appNtk/cla32_16_7e-05_875_36.1.blif
time = 96176302 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 2
n385 is replaced by one with estimated error 7e-05
error = 7e-05
area = 874
delay = 36.1
#gates = 386
output circuit appNtk/cla32_17_7e-05_874_36.1.blif
time = 101556788 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 2
n478 is replaced by n488 with estimated error 0.00012
error = 0.00012
area = 868
delay = 31.6
#gates = 384
output circuit appNtk/cla32_18_0.00012_868_31.6.blif
time = 106835906 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 2
n464 is replaced by n488 with estimated error 0.00012
error = 0.00012
area = 867
delay = 30.7
#gates = 383
output circuit appNtk/cla32_19_0.00012_867_30.7.blif
time = 111747159 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 2
n463 is replaced by n486 with estimated error 0.0002
error = 0.0002
area = 862
delay = 30.1
#gates = 381
output circuit appNtk/cla32_20_0.0002_862_30.1.blif
time = 116894562 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 2
n264 is replaced by n215 with estimated error 0.00025
error = 0.00025
area = 859
delay = 30.1
#gates = 380
output circuit appNtk/cla32_21_0.00025_859_30.1.blif
time = 121851451 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 2
n304 is replaced by n278 with estimated error 0.00045
error = 0.00045
area = 857
delay = 30.1
#gates = 379
output circuit appNtk/cla32_22_0.00045_857_30.1.blif
time = 126431052 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 2
n446 is replaced by n484 with estimated error 0.00077
error = 0.00077
area = 854
delay = 30.1
#gates = 378
output circuit appNtk/cla32_23_0.00077_854_30.1.blif
time = 131333957 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 2
n418 is replaced by n483 with estimated error 0.00234
error = 0.00234
area = 847
delay = 30.1
#gates = 375
output circuit appNtk/cla32_24_0.00234_847_30.1.blif
time = 135715013 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 2
n222 is replaced by n220 with estimated error 0.00391
error = 0.00391
area = 843
delay = 30.1
#gates = 373
output circuit appNtk/cla32_25_0.00391_843_30.1.blif
time = 140224519 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 2
n207 is replaced by one with estimated error 0.00601
error = 0.00601
area = 839
delay = 30.1
#gates = 371
output circuit appNtk/cla32_26_0.00601_839_30.1.blif
time = 144926171 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 2
n215 is replaced by one with estimated error 0.00601
error = 0.00601
area = 836
delay = 30.1
#gates = 370
output circuit appNtk/cla32_27_0.00601_836_30.1.blif
time = 149302056 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 2
n216 is replaced by n214 with estimated error 0.00601
error = 0.00601
area = 833
delay = 30.1
#gates = 369
output circuit appNtk/cla32_28_0.00601_833_30.1.blif
time = 153517334 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 2
n244 is replaced by n270 with estimated error 0.00993
error = 0.00993
area = 828
delay = 30.1
#gates = 367
output circuit appNtk/cla32_29_0.00993_828_30.1.blif
time = 157871438 us
--------------- round 30 ---------------
seed = 2531465778
maxLevel = 2
n209 is replaced by one with estimated error 0.01357
error = 0.01357
area = 825
delay = 30.1
#gates = 365
output circuit appNtk/cla32_30_0.01357_825_30.1.blif
time = 162162885 us
--------------- round 31 ---------------
seed = 2531465778
maxLevel = 2
n210 is replaced by n195 with estimated error 0.02142
error = 0.02142
area = 819
delay = 30.1
#gates = 363
output circuit appNtk/cla32_31_0.02142_819_30.1.blif
time = 166306532 us
--------------- round 32 ---------------
seed = 2531465778
maxLevel = 2
n204 is replaced by n190 with estimated error 0.02142
error = 0.02142
area = 815
delay = 30.1
#gates = 361
output circuit appNtk/cla32_32_0.02142_815_30.1.blif
time = 170231552 us
--------------- round 33 ---------------
seed = 2531465778
maxLevel = 2
n392 is replaced by n481 with inverter with estimated error 0.02702
error = 0.02702
area = 811
delay = 30.1
#gates = 359
output circuit appNtk/cla32_33_0.02702_811_30.1.blif
time = 174096522 us
--------------- round 34 ---------------
seed = 2531465778
maxLevel = 2
n393 is replaced by n481 with estimated error 0.02702
error = 0.02702
area = 810
delay = 30.1
#gates = 358
output circuit appNtk/cla32_34_0.02702_810_30.1.blif
time = 178014358 us
--------------- round 35 ---------------
seed = 2531465778
maxLevel = 2
exceed error bound
