<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>FCMLA (indexed) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FCMLA (indexed)</h2><p>Floating-point complex multiply-add by indexed values with rotate</p>
      <p class="aml">Multiply the duplicated real components for rotations 0
and 180, or imaginary components for rotations 90 and
270, of the floating-point complex numbers in each 128-bit segment of the first source vector by the specified complex number in the corresponding the second source vector
segment rotated by 0, 90, 180 or 270
degrees in the direction from the positive real axis towards
the positive imaginary axis, when considered in polar
representation.</p>
      <p class="aml">Then destructively add the products to the corresponding
components of the complex numbers in the addend and
destination vector, without intermediate rounding.</p>
      <p class="aml">These transformations permit the creation of a variety of
multiply-add and multiply-subtract operations on complex numbers by
combining two of these instructions with the same vector operands
but with rotations that are 90 degrees apart.</p>
      <p class="aml">Each complex number is represented in a vector register as an
even/odd pair of elements with the real part in the
even-numbered element and the imaginary part in the
odd-numbered element.</p>
      <p class="aml">The complex numbers within the second source vector are specified using
an immediate index which selects the same complex number position within
each 128-bit vector segment.  The index range is from 0 to
one less than the number of complex numbers per 128-bit segment.
This instruction is unpredicated.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_half_precision">Half-precision</a>
       and 
      <a href="#iclass_single_precision">Single-precision</a>
    </p>
    <h3 class="classheading"><a id="iclass_half_precision"/>Half-precision<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="2">i2</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td class="droppedname" colspan="2">size</td><td/><td colspan="2"/><td colspan="3"/><td colspan="4"/><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="fcmla_z_zzzi_h"/><p class="asm-code">FCMLA  <a href="#Zda" title="Is the name of the third source and destination scalable vector register, encoded in the &quot;Zda&quot; field.">&lt;Zda></a>.H, <a href="#Zn__2" title="Is the name of the first source scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn></a>.H, <a href="#Zm__4" title="For the &quot;Half-precision&quot; variant: is the name of the second source scalable vector register Z0-Z7, encoded in the &quot;Zm&quot; field.">&lt;Zm></a>.H[<a href="#imm__51" title="For the &quot;Half-precision&quot; variant: is the index of a Real and Imaginary pair, in the range 0 to 3, encoded in the &quot;i2&quot; field.">&lt;imm></a>], <a href="#const__4" title="Is the const specifier, ">&lt;const></a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer esize = 16;
constant integer index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(i2);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zn);
constant integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zm);
constant integer da = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zda);
constant integer sel_a = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(rot&lt;0>);
constant integer sel_b = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(NOT(rot&lt;0>));
constant boolean neg_i = (rot&lt;1> == '1');
constant boolean neg_r = (rot&lt;0> != rot&lt;1>);</p>
    <h3 class="classheading"><a id="iclass_single_precision"/>Single-precision<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">1</td><td class="lr">i1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td class="droppedname" colspan="2">size</td><td/><td/><td colspan="4"/><td colspan="4"/><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="fcmla_z_zzzi_s"/><p class="asm-code">FCMLA  <a href="#Zda" title="Is the name of the third source and destination scalable vector register, encoded in the &quot;Zda&quot; field.">&lt;Zda></a>.S, <a href="#Zn__2" title="Is the name of the first source scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn></a>.S, <a href="#Zm__2" title="For the &quot;Single-precision&quot; variant: is the name of the second source scalable vector register Z0-Z15, encoded in the &quot;Zm&quot; field.">&lt;Zm></a>.S[<a href="#imm__52" title="For the &quot;Single-precision&quot; variant: is the index of a Real and Imaginary pair, in the range 0 to 1, encoded in the &quot;i1&quot; field.">&lt;imm></a>], <a href="#const__4" title="Is the const specifier, ">&lt;const></a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer esize = 32;
constant integer index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(i1);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zn);
constant integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zm);
constant integer da = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zda);
constant integer sel_a = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(rot&lt;0>);
constant integer sel_b = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(NOT(rot&lt;0>));
constant boolean neg_i = (rot&lt;1> == '1');
constant boolean neg_r = (rot&lt;0> != rot&lt;1>);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zda></td><td><a id="Zda"/>
        
          <p class="aml">Is the name of the third source and destination scalable vector register, encoded in the "Zda" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn></td><td><a id="Zn__2"/>
        
          <p class="aml">Is the name of the first source scalable vector register, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm></td><td><a id="Zm__4"/>
        
          <p class="aml">For the "Half-precision" variant: is the name of the second source scalable vector register Z0-Z7, encoded in the "Zm" field.</p>
        
      </td></tr><tr><td/><td><a id="Zm__2"/>
        
          <p class="aml">For the "Single-precision" variant: is the name of the second source scalable vector register Z0-Z15, encoded in the "Zm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm></td><td><a id="imm__51"/>
        
          <p class="aml">For the "Half-precision" variant: is the index of a Real and Imaginary pair, in the range 0 to 3, encoded in the "i2" field.</p>
        
      </td></tr><tr><td/><td><a id="imm__52"/>
        
          <p class="aml">For the "Single-precision" variant: is the index of a Real and Imaginary pair, in the range 0 to 1, encoded in the "i1" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;const></td><td><a id="const__4"/>
        <p>Is the const specifier, 
          encoded in
          <q>rot</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">rot</th>
                <th class="symbol">&lt;const></th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">#0</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">#90</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">#180</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">#270</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckSVEEnabled.0" title="function: CheckSVEEnabled()">CheckSVEEnabled</a>();
constant integer VL = <a href="shared_pseudocode.html#impl-aarch64.CurrentVL.read.none" title="accessor: VecLen CurrentVL">CurrentVL</a>;
<del>constant integer PL = VL DIV 8;
</del>constant integer pairs = VL DIV (2 * esize);
constant integer pairspersegment = 128 DIV (2 * esize);
constant bits(VL) operand1 = <a href="shared_pseudocode.html#impl-aarch64.Z.read.2" title="accessor: bits(width) Z[integer n, integer width]">Z</a>[n, VL];
constant bits(VL) operand2 = <a href="shared_pseudocode.html#impl-aarch64.Z.read.2" title="accessor: bits(width) Z[integer n, integer width]">Z</a>[m, VL];
constant bits(VL) operand3 = <a href="shared_pseudocode.html#impl-aarch64.Z.read.2" title="accessor: bits(width) Z[integer n, integer width]">Z</a>[da, VL];
bits(VL) result;

for p = 0 to pairs-1
    constant integer segmentbase = p - (p MOD pairspersegment);
    constant integer s = segmentbase + index;
    bits(esize) addend_r = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand3, 2 * p + 0, esize];
    bits(esize) addend_i = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand3, 2 * p + 1, esize];
    constant bits(esize) elt1_a = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand1, 2 * p + sel_a, esize];
    bits(esize) elt2_a   = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand2, 2 * s + sel_a, esize];
    bits(esize) elt2_b   = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand2, 2 * s + sel_b, esize];
    if neg_r then elt2_a = <a href="shared_pseudocode.html#impl-shared.FPNeg.2" title="function: bits(N) FPNeg(bits(N) op, FPCR_Type fpcr)">FPNeg</a>(elt2_a, FPCR);
    if neg_i then elt2_b = <a href="shared_pseudocode.html#impl-shared.FPNeg.2" title="function: bits(N) FPNeg(bits(N) op, FPCR_Type fpcr)">FPNeg</a>(elt2_b, FPCR);
    addend_r = <a href="shared_pseudocode.html#impl-shared.FPMulAdd.4" title="function: bits(N) FPMulAdd(bits(N) addend, bits(N) op1, bits(N) op2, FPCR_Type fpcr)">FPMulAdd</a>(addend_r, elt1_a, elt2_a, FPCR);
    addend_i = <a href="shared_pseudocode.html#impl-shared.FPMulAdd.4" title="function: bits(N) FPMulAdd(bits(N) addend, bits(N) op1, bits(N) op2, FPCR_Type fpcr)">FPMulAdd</a>(addend_i, elt1_a, elt2_b, FPCR);
    <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[result, 2 * p + 0, esize] = addend_r;
    <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[result, 2 * p + 1, esize] = addend_i;

<a href="shared_pseudocode.html#impl-aarch64.Z.write.2" title="accessor: Z[integer n, integer width] = bits(width) value">Z</a>[da, VL] = result;</p></div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction might be immediately preceded in program order by a <span class="asm-code">MOVPRFX</span> instruction. The <span class="asm-code">MOVPRFX</span> must conform to all of the following requirements, otherwise the behavior of the <span class="asm-code">MOVPRFX</span> and this instruction is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
        <ul>
          <li>
            The <span class="asm-code">MOVPRFX</span> must be unpredicated.
          </li>
          <li>
            The <span class="asm-code">MOVPRFX</span> must specify the same destination register as this instruction.
          </li>
          <li>
            The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.
          </li>
        </ul>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs <ins>v2025-03_rel</ins><del>v2024-12_diff2</del>, pseudocode <ins>v2025-03_rel</ins><del>v2024-12_rel_diff_tag2</del>
      ; Build timestamp: <ins>2025-03-21T17</ins><del>2025-03-18T10</del>:<ins>41</ins><del>50</del>
    </p><p class="copyconf">
      Copyright © <ins>2010-2025</ins><del>2010-2024</del> Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>
