@article{Gem5,
 author = {Binkert, Nathan and others},
 title = {The gem5 simulator},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2011},
 volume = {39},
 number = {2},
 month = aug,
 year = {2011},
 issn = {0163-5964},
 pages = {1--7},
 numpages = {7},
 publisher = {ACM},
 address = {New York, NY, USA},
} 



@Book{dtse,
author = {Francky Catthoor and others},
title = {Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design},
publisher = {Springer},
year = {1998},
}



@book{tcm,
 author = {Ma, Zhe and others},
 title = {Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms},
 year = {2007},
 isbn = {1402063288, 9781402063282},
 edition = {1st},
 publisher = {Springer Publishing Company, Incorporated},
}


@PhdThesis{narasinga,
author = {Narasinga Rao Miniskar},
title = {System Scenario Based Resource Management of Processing Elements on MPSoC},
school = {KU Leuven},
year = {2012},
}


@article{Gheorghita2007,
 author = {Gheorghita, Stefan Valentin and others},
 title = {System-scenario-based design of dynamic embedded systems},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 issue_date = {January 2009},
 volume = {14},
 number = {1},
 month = jan,
 year = {2009},
 issn = {1084-4309},
 pages = {3:1--3:45},
 articleno = {3},
 numpages = {45},
 acmid = {1455232},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Design methodology, dynamic nature, embedded systems, energy reduction, real-time systems, system scenarios},
}

@ARTICLE{Gonzalez1996,
author={Gonzalez, R. and Horowitz, M.},
journal={Solid-State Circuits, IEEE Journal of}, title={Energy dissipation in general purpose microprocessors},
year={1996},
month={sep},
volume={31},
number={9},
pages={1277 -1284},
keywords={clock network;energy dissipation;energy-delay product;general purpose microprocessors;instruction level parallelism;on-chip memories;pipelining;integrated circuit design;microprocessor chips;parallel architectures;pipeline processing;},
doi={10.1109/4.535411},
ISSN={0018-9200},}

@INPROCEEDINGS{Elena2010,
author={Hammari, E. and others },
booktitle={NORCHIP}, title={Application of medium-grain multiprocessor mapping methodology to epileptic seizure predictor},
year={2010},
}

@INPROCEEDINGS{Artes2011,
author={Artes, A. and others},
booktitle={VLSI and System-on-Chip (VLSI-SoC), 2011 IEEE/IFIP 19th Int. Conference on}, title={Run-time self-tuning banked loop buffer architecture for power optimization of dynamic workload applications},
year={2011},
month={oct.},
volume={},
number={},
pages={136 -141},
keywords={dynamic energy consumption;dynamic workload applications;embedded systems;energy budget distribution;instruction memory organization;leakage energy consumption;post-layout simulations;power optimization;run-time loop buffer controller;run-time self-tuning banked loop buffer architecture;single monolithic memory;total energy consumption;buffer circuits;computer power supplies;embedded systems;memory architecture;},
doi={10.1109/VLSISoC.2011.6081635},
ISSN={},}

@article{Iasemidis2005,
title = "Long-term prospective on-line real-time seizure prediction",
journal = "Clinical Neurophysiology",
volume = "116",
number = "3",
pages = "532--544",
year = "2005",
author = "L.D. Iasemidis and others",
}

@article{Iasemidis2011,
 author = {Iasemidis, L.D.},
 title = {Seizure Prediction and its Applications},
 journal = {Neurosurg. Clin. N. Am.},
 volume = {22},
 pages = {489--506},
 year = {2011}
}

@InProceedings{graybox,
title={{M}{T}{G}* and grey-box: modeling dynamic multimedia applications with concurrency and non-determinism},
author={Himpe, Stefaan and others},
booktitle={System Specification and Design Languages: Best of FDL02},
year={2002}
}

@INPROCEEDINGS{Valgrind,
author={Nicholas Nethercote and Julian Seward},
booktitle={Proceedings of the Third Int. ACM SIGPLAN/SIGOPS Conference on Virtual Execution Environments},
title={How to Shadow Every Byte of Memory Used by a Program},
year={2007},
month={},
volume={},
number={},
pages={},
}

@INPROCEEDINGS{Ben00b,
author={Benini, L. and Macii, A. and Poncino, M.},
booktitle = {Proceedings of the 2000 intr symp on Low Power Electronics and Design},
title={A recursive algorithm for low-power memory partitioning},
year={2000},
month={},
volume={},
number={},
pages={ 78 - 83},
}

@ARTICLE{Ben00c,
author={Benini, L. and others},
journal={Design Test of Computers, IEEE}, title={Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation},
year={2000},
month={apr-jun},
volume={17},
number={2},
pages={74 -85},
keywords={MP3 decoder;application-specific memory hierarchy generation;automatic memory hierarchy generation;embedded software;embedded systems;energy efficiency;memory access locality;decoding;embedded systems;optimisation;systems analysis;},
doi={10.1109/54.844336},
ISSN={0740-7475},}



@INPROCEEDINGS{Ben00d,
author={Benini, L. and Macii, A. and Poncino, M.},
booktitle={Proceedings of the 37th Design Automation Conference, 2000.}, title={Synthesis of application-specific memories for power optimization in embedded systems},
year={2000},
month={},
volume={},
number={},
pages={300 -303},
keywords={},
doi={10.1109/DAC.2000.855324},
ISSN={},}


@Book{Mac02,
author = {A. Macii and L. Benini and M. Poncino},
title = {Memory Design Techniques for Low-Energy Embedded Systems},
publisher = {Kluwer Academic Publishers},
year = {2002},
}

@article{Garcia,
 author = {Garcia, Philip and others},
 title = {An overview of reconfigurable hardware in embedded systems},
 journal = {EURASIP J. Embedded Syst.},
 issue_date = {January 2006},
 volume = {2006},
 number = {1},
 month = jan,
 year = {2006},
 issn = {1687-3955},
 pages = {13--13},
 numpages = {1},
 acmid = {1288236},
 publisher = {Hindawi Publishing Corp.},
 address = {New York, NY, United States},
}

@INPROCEEDINGS {Pal06,
author = {Palkovic, Martin and Catthoor, Francky and Corporaal, Henk},
booktitle={Proc. of the 4th Workshop on Optimizations for DSP and Embedded Systems},
title={Dealing with variable trip count loops in system level exploration},
pages={21--30},
year={2006},
organization={IEEE and ACM SIGMICRO }
}
@INPROCEEDINGS{Pal07,
author={Palkovic, M. and Corporaal, H. and Catthoor, F.},
booktitle={System-on-Chip, 2007 Int. Symposium on}, title={Heuristics for Scenario Creation to Enable General Loop Transformations},
year={2007},
month={nov.},
volume={},
number={},
pages={1 -4},
keywords={advanced global loop transformation;control flow graph;design time optimization;embedded system;data flow graphs;embedded systems;optimisation;program control structures;},
doi={10.1109/ISSOC.2007.4427430},
ISSN={07EX1846C},}

@Article{Pal06b,
author = {Palkovic, Martin and others},
title = {Systematic Preprocessing of Data Dependent Constructs for Embedded Systems },
journal = {Journal of Low Power Electronics, Volume 2, Number 1 },
year = {2006},
}

@Book{patterson,
author = {Patterson, D.A. and Hennessy, J.L.},
title = {Exploiting Memory Hierarchy in Computer Organization and Design the HW/SW Intelface},
publisher = {Morgan Kaufmann},
year = {1994},
}

@INPROCEEDINGS{dvfs,
author={Portero, A. and others},
booktitle={Application-specific Systems, Architectures and Processors, 2006. ASAP '06. Int. Conference on}, title={Dynamic Voltage Scaling for Power Efficient MPEG4-SP Implementation},
year={2006},
month={sept. },
volume={},
number={},
pages={257 -260},
keywords={},
doi={10.1109/ASAP.2006.28},
ISSN={1063-6862},}

@ARTICLE{viterbi,
author={Viterbi, A.},
journal={Information Theory, IEEE Transactions on}, title={Error bounds for convolutional codes and an asymptotically optimum decoding algorithm},
year={1967},
month={april },
volume={13},
number={2},
pages={260 -269},
keywords={Convolutional codes;},
doi={10.1109/TIT.1967.1054010},
ISSN={0018-9448},}

@inproceedings{avd,
 author = {Swaminathan, Sriram and others},
 title = {A dynamically reconfigurable adaptive viterbi decoder},
 booktitle = {Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays},
 series = {FPGA '02},
 year = {2002},
 isbn = {1-58113-452-5},
 location = {Monterey, California, USA},
 pages = {227--236},
 numpages = {10},
 acmid = {503081},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, Viterbi coding, dynamic reconfiguration},
}

@INPROCEEDINGS{Ben99,
author={Simunic, T. and others},
booktitle={Proceedings of the 36th Design Automation Conference, 1999.}, title={Cycle-accurate simulation of energy consumption in embedded systems },
year={1999},
month={},
volume={},
number={},
pages={867 -872},
keywords={DC-DC converter;Dhrystone benchmark;L2 cache;SmartBadge;StrongARM-1100 processor;embedded systems;energy consumption;energy model;instruction-level cycle-accurate simulator;interconnect;real-time MPEG feature;simulation methodology;DC-DC power convertors;circuit CAD;circuit simulation;digital simulation;embedded systems;instruction sets;integrated circuit design;low-power electronics;},
doi={10.1109/DAC.1999.782199},
ISSN={},}

@INPROCEEDINGS{Che09,
author={Cheung, E. and others},
booktitle={Proceedings of Asia and South Pacific Design Automation Conference, 2009.}, title={Memory subsystem simulation in software TLM/T models},
year={2009},
month={jan.},
volume={},
number={},
pages={811 -816},
keywords={caches;industrial-strength MPEG-2 decoder;memory addresses;memory subsystem simulation;multiprocessor system-on-a-chips;reverse address map;software transition-level modeling;cache storage;decoding;multiprocessing systems;storage allocation;system-on-chip;video coding;},
doi={10.1109/ASPDAC.2009.4796580},
ISSN={},}


@article{Pgk01,
 author = {Panda, P. R. and others},
 title = {Data and memory optimization techniques for embedded systems},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 issue_date = {April 2001},
 volume = {6},
 number = {2},
 month = apr,
 year = {2001},
 issn = {1084-4309},
 pages = {149--206},
 numpages = {58},
 acmid = {375978},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {DRAM, SRAM, address generation, allocation, architecture exploration, code transformation, data cache, data optimization, high-level synthesis, memory architecture customization, memory power dissipation, register file, size estimation, survey},
}

@INPROCEEDINGS{Fil12,
author={Filippopoulos, Iason and others},
booktitle={NORCHIP, 2012}, title={Memory-aware system scenario approach energy impact},
year={2012},
month={nov.},
volume={},
number={},
pages={1 -6},
keywords={},
doi={10.1109/NORCHP.2012.6403111},
ISSN={},}

@misc{Poly,
  title={PolyBench: The Polyhedral Benchmark suite},
  author={Pouchet, L.N.}
}

@inproceedings{mibench,
  title={MiBench: A free, commercially representative embedded benchmark suite},
  author={Guthaus, M.R. and others},
  booktitle={Workload Characterization, 2001. WWC-4. 2001 IEEE Int. Workshop on},
  pages={3--14},
  year={2001},
  organization={IEEE}
}

@inproceedings{mediabench,
  title={MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems},
  author={Lee, C. and others},
  booktitle={Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture},
  pages={330--335},
  year={1997},
  organization={IEEE Computer Society}
}

@article{hul11,
  title={An Ultra Low Energy Biomedical Signal Processing System Operating at Near-Threshold},
  author={Hulzink, J. and others},
  journal={IEEE Trans on Biomedical Circuits and Systems},
  volume={5},
  number={6},
  pages={546--554},
  year={2011},
  publisher={IEEE}
}

@article{Ang13,
  title={A Scalable and Near-optimal Representation for Storage Size Management},
  author={Kritikakou, A. and others},
  journal={ACM Trans. Architecture and Code Optimization},
  volume={accepted},
  year={2013}
}


@article{Ang13b,
  title={Near-optimal and Scalable Intra-signal In-place for Non-overlapping and Irregular Access Scheme},
  author={Kritikakou, A. and others},
  journal={ACM Trans. Design Automation of Electronic Systems (TODAES)},
  volume={accepted},
  year={2013}
}

@misc{Altera,
  title={Leveraging the 50nm process node to deliver the world's most advanced custom logic devices},
  author={Altera}
}

@article{Mei11,
  title={Benchmarking of standard-cell based memories in the sub-VT domain in 65-nm CMOS technology},
  author={Meinerzhagen, Pascal and others},
  journal={IEEE Transactions on Emerging and Selected Topics in Circuits and Systems},
  year={2011}
}

@inproceedings{Mei10,
  title={Towards generic low-power area-efficient standard cell based memory architectures},
  author={Meinerzhagen, P and Roth, C and Burg, A},
  booktitle={Circuits and Systems (MWSCAS), 53rd IEEE intr symp on},
  year={2010},
  organization={IEEE}
}

@inproceedings{Chu02,
 author = {Chung, Eui-Young and others},
 title = {Contents provider-assisted dynamic voltage scaling for low energy multimedia applications},
 booktitle = {Proc. of the 2002 intr symp on Low Power Electronics and Design},
 year = {2002},
 isbn = {1-58113-475-4},
 location = {Monterey, California, USA},
 pages = {42--47},
 numpages = {6},
}

@inproceedings{Mar03,
author={Marchal, P. and others},
booktitle={Design, Automation and Test in Europe}, title={{S}{D}{R}{A}{M} Energy-Aware memory allocation for dynamic multi-media applications on multi-processor platforms},
year={2003},
pages={516-521},
}
