<sld_project_info>
  <project>
    <hash md5_digest_80b="06806375cb51d0c5e2b9"/>
  </project>
  <file_info>
    <file device="EP2C35F672C6" path="MasterVerilog.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
