// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_8 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_328_p2;
reg   [0:0] icmp_ln86_reg_1316;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1316_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1316_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1316_pp0_iter3_reg;
wire   [0:0] icmp_ln86_226_fu_334_p2;
reg   [0:0] icmp_ln86_226_reg_1327;
wire   [0:0] icmp_ln86_227_fu_340_p2;
reg   [0:0] icmp_ln86_227_reg_1332;
reg   [0:0] icmp_ln86_227_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_227_reg_1332_pp0_iter2_reg;
wire   [0:0] icmp_ln86_228_fu_346_p2;
reg   [0:0] icmp_ln86_228_reg_1338;
wire   [0:0] icmp_ln86_229_fu_352_p2;
reg   [0:0] icmp_ln86_229_reg_1344;
reg   [0:0] icmp_ln86_229_reg_1344_pp0_iter1_reg;
wire   [0:0] icmp_ln86_230_fu_358_p2;
reg   [0:0] icmp_ln86_230_reg_1350;
reg   [0:0] icmp_ln86_230_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_230_reg_1350_pp0_iter2_reg;
reg   [0:0] icmp_ln86_230_reg_1350_pp0_iter3_reg;
wire   [0:0] icmp_ln86_231_fu_364_p2;
reg   [0:0] icmp_ln86_231_reg_1356;
reg   [0:0] icmp_ln86_231_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_231_reg_1356_pp0_iter2_reg;
reg   [0:0] icmp_ln86_231_reg_1356_pp0_iter3_reg;
wire   [0:0] icmp_ln86_232_fu_370_p2;
reg   [0:0] icmp_ln86_232_reg_1362;
wire   [0:0] icmp_ln86_233_fu_376_p2;
reg   [0:0] icmp_ln86_233_reg_1368;
reg   [0:0] icmp_ln86_233_reg_1368_pp0_iter1_reg;
wire   [0:0] icmp_ln86_234_fu_382_p2;
reg   [0:0] icmp_ln86_234_reg_1374;
reg   [0:0] icmp_ln86_234_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_234_reg_1374_pp0_iter2_reg;
wire   [0:0] icmp_ln86_235_fu_388_p2;
reg   [0:0] icmp_ln86_235_reg_1380;
reg   [0:0] icmp_ln86_235_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_235_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_235_reg_1380_pp0_iter3_reg;
wire   [0:0] icmp_ln86_236_fu_394_p2;
reg   [0:0] icmp_ln86_236_reg_1386;
reg   [0:0] icmp_ln86_236_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_236_reg_1386_pp0_iter2_reg;
reg   [0:0] icmp_ln86_236_reg_1386_pp0_iter3_reg;
wire   [0:0] icmp_ln86_237_fu_400_p2;
reg   [0:0] icmp_ln86_237_reg_1392;
reg   [0:0] icmp_ln86_237_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_237_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_237_reg_1392_pp0_iter3_reg;
reg   [0:0] icmp_ln86_237_reg_1392_pp0_iter4_reg;
wire   [0:0] icmp_ln86_238_fu_406_p2;
reg   [0:0] icmp_ln86_238_reg_1398;
reg   [0:0] icmp_ln86_238_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_238_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_238_reg_1398_pp0_iter3_reg;
reg   [0:0] icmp_ln86_238_reg_1398_pp0_iter4_reg;
reg   [0:0] icmp_ln86_238_reg_1398_pp0_iter5_reg;
wire   [0:0] icmp_ln86_239_fu_412_p2;
reg   [0:0] icmp_ln86_239_reg_1404;
reg   [0:0] icmp_ln86_239_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_239_reg_1404_pp0_iter2_reg;
reg   [0:0] icmp_ln86_239_reg_1404_pp0_iter3_reg;
reg   [0:0] icmp_ln86_239_reg_1404_pp0_iter4_reg;
reg   [0:0] icmp_ln86_239_reg_1404_pp0_iter5_reg;
reg   [0:0] icmp_ln86_239_reg_1404_pp0_iter6_reg;
wire   [0:0] icmp_ln86_240_fu_418_p2;
reg   [0:0] icmp_ln86_240_reg_1410;
reg   [0:0] icmp_ln86_240_reg_1410_pp0_iter1_reg;
wire   [0:0] icmp_ln86_241_fu_424_p2;
reg   [0:0] icmp_ln86_241_reg_1415;
wire   [0:0] icmp_ln86_242_fu_430_p2;
reg   [0:0] icmp_ln86_242_reg_1420;
reg   [0:0] icmp_ln86_242_reg_1420_pp0_iter1_reg;
wire   [0:0] icmp_ln86_243_fu_436_p2;
reg   [0:0] icmp_ln86_243_reg_1425;
reg   [0:0] icmp_ln86_243_reg_1425_pp0_iter1_reg;
wire   [0:0] icmp_ln86_244_fu_442_p2;
reg   [0:0] icmp_ln86_244_reg_1430;
reg   [0:0] icmp_ln86_244_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_244_reg_1430_pp0_iter2_reg;
wire   [0:0] icmp_ln86_245_fu_448_p2;
reg   [0:0] icmp_ln86_245_reg_1435;
reg   [0:0] icmp_ln86_245_reg_1435_pp0_iter1_reg;
reg   [0:0] icmp_ln86_245_reg_1435_pp0_iter2_reg;
wire   [0:0] icmp_ln86_246_fu_454_p2;
reg   [0:0] icmp_ln86_246_reg_1440;
reg   [0:0] icmp_ln86_246_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_246_reg_1440_pp0_iter2_reg;
wire   [0:0] icmp_ln86_247_fu_460_p2;
reg   [0:0] icmp_ln86_247_reg_1445;
reg   [0:0] icmp_ln86_247_reg_1445_pp0_iter1_reg;
reg   [0:0] icmp_ln86_247_reg_1445_pp0_iter2_reg;
reg   [0:0] icmp_ln86_247_reg_1445_pp0_iter3_reg;
wire   [0:0] icmp_ln86_248_fu_466_p2;
reg   [0:0] icmp_ln86_248_reg_1450;
reg   [0:0] icmp_ln86_248_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_248_reg_1450_pp0_iter2_reg;
reg   [0:0] icmp_ln86_248_reg_1450_pp0_iter3_reg;
wire   [0:0] icmp_ln86_249_fu_472_p2;
reg   [0:0] icmp_ln86_249_reg_1455;
reg   [0:0] icmp_ln86_249_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_249_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln86_249_reg_1455_pp0_iter3_reg;
wire   [0:0] icmp_ln86_250_fu_478_p2;
reg   [0:0] icmp_ln86_250_reg_1460;
reg   [0:0] icmp_ln86_250_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_250_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_250_reg_1460_pp0_iter3_reg;
reg   [0:0] icmp_ln86_250_reg_1460_pp0_iter4_reg;
wire   [0:0] icmp_ln86_251_fu_484_p2;
reg   [0:0] icmp_ln86_251_reg_1465;
reg   [0:0] icmp_ln86_251_reg_1465_pp0_iter1_reg;
reg   [0:0] icmp_ln86_251_reg_1465_pp0_iter2_reg;
reg   [0:0] icmp_ln86_251_reg_1465_pp0_iter3_reg;
reg   [0:0] icmp_ln86_251_reg_1465_pp0_iter4_reg;
wire   [0:0] icmp_ln86_252_fu_490_p2;
reg   [0:0] icmp_ln86_252_reg_1470;
reg   [0:0] icmp_ln86_252_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_252_reg_1470_pp0_iter2_reg;
reg   [0:0] icmp_ln86_252_reg_1470_pp0_iter3_reg;
reg   [0:0] icmp_ln86_252_reg_1470_pp0_iter4_reg;
wire   [0:0] icmp_ln86_253_fu_496_p2;
reg   [0:0] icmp_ln86_253_reg_1475;
reg   [0:0] icmp_ln86_253_reg_1475_pp0_iter1_reg;
reg   [0:0] icmp_ln86_253_reg_1475_pp0_iter2_reg;
reg   [0:0] icmp_ln86_253_reg_1475_pp0_iter3_reg;
reg   [0:0] icmp_ln86_253_reg_1475_pp0_iter4_reg;
reg   [0:0] icmp_ln86_253_reg_1475_pp0_iter5_reg;
wire   [0:0] icmp_ln86_254_fu_502_p2;
reg   [0:0] icmp_ln86_254_reg_1480;
reg   [0:0] icmp_ln86_254_reg_1480_pp0_iter1_reg;
reg   [0:0] icmp_ln86_254_reg_1480_pp0_iter2_reg;
reg   [0:0] icmp_ln86_254_reg_1480_pp0_iter3_reg;
reg   [0:0] icmp_ln86_254_reg_1480_pp0_iter4_reg;
reg   [0:0] icmp_ln86_254_reg_1480_pp0_iter5_reg;
wire   [0:0] icmp_ln86_255_fu_508_p2;
reg   [0:0] icmp_ln86_255_reg_1485;
reg   [0:0] icmp_ln86_255_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_255_reg_1485_pp0_iter2_reg;
reg   [0:0] icmp_ln86_255_reg_1485_pp0_iter3_reg;
reg   [0:0] icmp_ln86_255_reg_1485_pp0_iter4_reg;
reg   [0:0] icmp_ln86_255_reg_1485_pp0_iter5_reg;
reg   [0:0] icmp_ln86_255_reg_1485_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_514_p2;
reg   [0:0] and_ln102_reg_1490;
reg   [0:0] and_ln102_reg_1490_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1490_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_525_p2;
reg   [0:0] and_ln104_reg_1500;
wire   [0:0] and_ln102_219_fu_530_p2;
reg   [0:0] and_ln102_219_reg_1506;
wire   [0:0] and_ln104_50_fu_539_p2;
reg   [0:0] and_ln104_50_reg_1513;
wire   [0:0] and_ln102_223_fu_544_p2;
reg   [0:0] and_ln102_223_reg_1518;
wire   [0:0] and_ln102_224_fu_554_p2;
reg   [0:0] and_ln102_224_reg_1524;
wire   [0:0] or_ln117_fu_570_p2;
reg   [0:0] or_ln117_reg_1530;
wire   [0:0] xor_ln104_fu_576_p2;
reg   [0:0] xor_ln104_reg_1535;
wire   [0:0] and_ln102_220_fu_581_p2;
reg   [0:0] and_ln102_220_reg_1541;
wire   [0:0] and_ln104_51_fu_590_p2;
reg   [0:0] and_ln104_51_reg_1547;
reg   [0:0] and_ln104_51_reg_1547_pp0_iter3_reg;
wire   [0:0] and_ln102_225_fu_600_p2;
reg   [0:0] and_ln102_225_reg_1553;
wire   [3:0] select_ln117_223_fu_701_p3;
reg   [3:0] select_ln117_223_reg_1558;
wire   [0:0] or_ln117_218_fu_708_p2;
reg   [0:0] or_ln117_218_reg_1563;
wire   [0:0] and_ln102_218_fu_713_p2;
reg   [0:0] and_ln102_218_reg_1569;
wire   [0:0] and_ln104_49_fu_722_p2;
reg   [0:0] and_ln104_49_reg_1575;
wire   [0:0] and_ln102_221_fu_727_p2;
reg   [0:0] and_ln102_221_reg_1581;
wire   [0:0] and_ln102_227_fu_741_p2;
reg   [0:0] and_ln102_227_reg_1587;
wire   [0:0] or_ln117_222_fu_815_p2;
reg   [0:0] or_ln117_222_reg_1593;
wire   [3:0] select_ln117_229_fu_829_p3;
reg   [3:0] select_ln117_229_reg_1598;
wire   [0:0] and_ln104_52_fu_842_p2;
reg   [0:0] and_ln104_52_reg_1603;
wire   [0:0] and_ln102_222_fu_847_p2;
reg   [0:0] and_ln102_222_reg_1608;
reg   [0:0] and_ln102_222_reg_1608_pp0_iter5_reg;
wire   [0:0] and_ln104_53_fu_856_p2;
reg   [0:0] and_ln104_53_reg_1615;
reg   [0:0] and_ln104_53_reg_1615_pp0_iter5_reg;
reg   [0:0] and_ln104_53_reg_1615_pp0_iter6_reg;
wire   [0:0] and_ln102_228_fu_871_p2;
reg   [0:0] and_ln102_228_reg_1621;
wire   [0:0] or_ln117_227_fu_954_p2;
reg   [0:0] or_ln117_227_reg_1626;
wire   [4:0] select_ln117_235_fu_966_p3;
reg   [4:0] select_ln117_235_reg_1631;
wire   [0:0] or_ln117_229_fu_974_p2;
reg   [0:0] or_ln117_229_reg_1636;
wire   [0:0] or_ln117_231_fu_980_p2;
reg   [0:0] or_ln117_231_reg_1642;
reg   [0:0] or_ln117_231_reg_1642_pp0_iter5_reg;
wire   [0:0] or_ln117_233_fu_1056_p2;
reg   [0:0] or_ln117_233_reg_1650;
wire   [4:0] select_ln117_241_fu_1069_p3;
reg   [4:0] select_ln117_241_reg_1655;
wire   [0:0] or_ln117_237_fu_1131_p2;
reg   [0:0] or_ln117_237_reg_1660;
wire   [4:0] select_ln117_245_fu_1145_p3;
reg   [4:0] select_ln117_245_reg_1665;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_110_fu_520_p2;
wire   [0:0] xor_ln104_112_fu_534_p2;
wire   [0:0] xor_ln104_116_fu_549_p2;
wire   [0:0] and_ln102_247_fu_559_p2;
wire   [0:0] and_ln102_232_fu_564_p2;
wire   [0:0] xor_ln104_113_fu_585_p2;
wire   [0:0] xor_ln104_117_fu_595_p2;
wire   [0:0] and_ln102_248_fu_613_p2;
wire   [0:0] and_ln102_231_fu_605_p2;
wire   [0:0] xor_ln117_fu_623_p2;
wire   [1:0] zext_ln117_fu_629_p1;
wire   [1:0] select_ln117_fu_633_p3;
wire   [1:0] select_ln117_218_fu_640_p3;
wire   [0:0] and_ln102_233_fu_609_p2;
wire   [2:0] zext_ln117_25_fu_647_p1;
wire   [0:0] or_ln117_214_fu_651_p2;
wire   [2:0] select_ln117_219_fu_656_p3;
wire   [0:0] or_ln117_215_fu_663_p2;
wire   [0:0] and_ln102_234_fu_618_p2;
wire   [2:0] select_ln117_220_fu_667_p3;
wire   [0:0] or_ln117_216_fu_675_p2;
wire   [2:0] select_ln117_221_fu_681_p3;
wire   [2:0] select_ln117_222_fu_689_p3;
wire   [3:0] zext_ln117_26_fu_697_p1;
wire   [0:0] xor_ln104_111_fu_717_p2;
wire   [0:0] xor_ln104_118_fu_732_p2;
wire   [0:0] and_ln102_249_fu_750_p2;
wire   [0:0] and_ln102_226_fu_737_p2;
wire   [0:0] and_ln102_235_fu_746_p2;
wire   [0:0] or_ln117_217_fu_765_p2;
wire   [0:0] and_ln102_236_fu_755_p2;
wire   [3:0] select_ln117_224_fu_770_p3;
wire   [0:0] or_ln117_219_fu_777_p2;
wire   [3:0] select_ln117_225_fu_782_p3;
wire   [0:0] or_ln117_220_fu_789_p2;
wire   [0:0] and_ln102_237_fu_760_p2;
wire   [3:0] select_ln117_226_fu_793_p3;
wire   [0:0] or_ln117_221_fu_801_p2;
wire   [3:0] select_ln117_227_fu_807_p3;
wire   [3:0] select_ln117_228_fu_821_p3;
wire   [0:0] xor_ln104_114_fu_837_p2;
wire   [0:0] xor_ln104_115_fu_851_p2;
wire   [0:0] xor_ln104_119_fu_861_p2;
wire   [0:0] and_ln102_250_fu_876_p2;
wire   [0:0] xor_ln104_120_fu_866_p2;
wire   [0:0] and_ln102_251_fu_890_p2;
wire   [0:0] and_ln102_238_fu_881_p2;
wire   [0:0] or_ln117_223_fu_900_p2;
wire   [3:0] select_ln117_230_fu_905_p3;
wire   [0:0] and_ln102_239_fu_886_p2;
wire   [4:0] zext_ln117_27_fu_912_p1;
wire   [0:0] or_ln117_224_fu_916_p2;
wire   [4:0] select_ln117_231_fu_921_p3;
wire   [0:0] or_ln117_225_fu_928_p2;
wire   [0:0] and_ln102_240_fu_895_p2;
wire   [4:0] select_ln117_232_fu_932_p3;
wire   [0:0] or_ln117_226_fu_940_p2;
wire   [4:0] select_ln117_233_fu_946_p3;
wire   [4:0] select_ln117_234_fu_958_p3;
wire   [0:0] xor_ln104_121_fu_984_p2;
wire   [0:0] and_ln102_252_fu_997_p2;
wire   [0:0] and_ln102_229_fu_989_p2;
wire   [0:0] and_ln102_241_fu_993_p2;
wire   [0:0] or_ln117_228_fu_1012_p2;
wire   [0:0] and_ln102_242_fu_1002_p2;
wire   [4:0] select_ln117_236_fu_1017_p3;
wire   [0:0] or_ln117_230_fu_1024_p2;
wire   [4:0] select_ln117_237_fu_1029_p3;
wire   [0:0] and_ln102_243_fu_1007_p2;
wire   [4:0] select_ln117_238_fu_1036_p3;
wire   [0:0] or_ln117_232_fu_1044_p2;
wire   [4:0] select_ln117_239_fu_1049_p3;
wire   [4:0] select_ln117_240_fu_1061_p3;
wire   [0:0] xor_ln104_122_fu_1077_p2;
wire   [0:0] and_ln102_253_fu_1086_p2;
wire   [0:0] and_ln102_230_fu_1082_p2;
wire   [0:0] and_ln102_244_fu_1091_p2;
wire   [0:0] or_ln117_234_fu_1101_p2;
wire   [0:0] or_ln117_235_fu_1106_p2;
wire   [0:0] and_ln102_245_fu_1096_p2;
wire   [4:0] select_ln117_242_fu_1110_p3;
wire   [0:0] or_ln117_236_fu_1117_p2;
wire   [4:0] select_ln117_243_fu_1123_p3;
wire   [4:0] select_ln117_244_fu_1137_p3;
wire   [0:0] xor_ln104_123_fu_1153_p2;
wire   [0:0] and_ln102_254_fu_1158_p2;
wire   [0:0] and_ln102_246_fu_1163_p2;
wire   [0:0] or_ln117_238_fu_1168_p2;
wire   [11:0] agg_result_fu_1180_p65;
wire   [4:0] agg_result_fu_1180_p66;
wire   [11:0] agg_result_fu_1180_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
wire   [4:0] agg_result_fu_1180_p1;
wire   [4:0] agg_result_fu_1180_p3;
wire   [4:0] agg_result_fu_1180_p5;
wire   [4:0] agg_result_fu_1180_p7;
wire   [4:0] agg_result_fu_1180_p9;
wire   [4:0] agg_result_fu_1180_p11;
wire   [4:0] agg_result_fu_1180_p13;
wire   [4:0] agg_result_fu_1180_p15;
wire   [4:0] agg_result_fu_1180_p17;
wire   [4:0] agg_result_fu_1180_p19;
wire   [4:0] agg_result_fu_1180_p21;
wire   [4:0] agg_result_fu_1180_p23;
wire   [4:0] agg_result_fu_1180_p25;
wire   [4:0] agg_result_fu_1180_p27;
wire   [4:0] agg_result_fu_1180_p29;
wire   [4:0] agg_result_fu_1180_p31;
wire  signed [4:0] agg_result_fu_1180_p33;
wire  signed [4:0] agg_result_fu_1180_p35;
wire  signed [4:0] agg_result_fu_1180_p37;
wire  signed [4:0] agg_result_fu_1180_p39;
wire  signed [4:0] agg_result_fu_1180_p41;
wire  signed [4:0] agg_result_fu_1180_p43;
wire  signed [4:0] agg_result_fu_1180_p45;
wire  signed [4:0] agg_result_fu_1180_p47;
wire  signed [4:0] agg_result_fu_1180_p49;
wire  signed [4:0] agg_result_fu_1180_p51;
wire  signed [4:0] agg_result_fu_1180_p53;
wire  signed [4:0] agg_result_fu_1180_p55;
wire  signed [4:0] agg_result_fu_1180_p57;
wire  signed [4:0] agg_result_fu_1180_p59;
wire  signed [4:0] agg_result_fu_1180_p61;
wire  signed [4:0] agg_result_fu_1180_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x23 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x23_U1209(
    .din0(12'd201),
    .din1(12'd4050),
    .din2(12'd1518),
    .din3(12'd392),
    .din4(12'd3626),
    .din5(12'd3941),
    .din6(12'd1294),
    .din7(12'd256),
    .din8(12'd73),
    .din9(12'd4073),
    .din10(12'd3921),
    .din11(12'd4079),
    .din12(12'd4079),
    .din13(12'd59),
    .din14(12'd4057),
    .din15(12'd3),
    .din16(12'd4090),
    .din17(12'd3829),
    .din18(12'd4075),
    .din19(12'd61),
    .din20(12'd354),
    .din21(12'd3324),
    .din22(12'd29),
    .din23(12'd257),
    .din24(12'd4036),
    .din25(12'd64),
    .din26(12'd2643),
    .din27(12'd3962),
    .din28(12'd111),
    .din29(12'd3783),
    .din30(12'd284),
    .din31(12'd92),
    .def(agg_result_fu_1180_p65),
    .sel(agg_result_fu_1180_p66),
    .dout(agg_result_fu_1180_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_218_reg_1569 <= and_ln102_218_fu_713_p2;
        and_ln102_219_reg_1506 <= and_ln102_219_fu_530_p2;
        and_ln102_220_reg_1541 <= and_ln102_220_fu_581_p2;
        and_ln102_221_reg_1581 <= and_ln102_221_fu_727_p2;
        and_ln102_222_reg_1608 <= and_ln102_222_fu_847_p2;
        and_ln102_222_reg_1608_pp0_iter5_reg <= and_ln102_222_reg_1608;
        and_ln102_223_reg_1518 <= and_ln102_223_fu_544_p2;
        and_ln102_224_reg_1524 <= and_ln102_224_fu_554_p2;
        and_ln102_225_reg_1553 <= and_ln102_225_fu_600_p2;
        and_ln102_227_reg_1587 <= and_ln102_227_fu_741_p2;
        and_ln102_228_reg_1621 <= and_ln102_228_fu_871_p2;
        and_ln102_reg_1490 <= and_ln102_fu_514_p2;
        and_ln102_reg_1490_pp0_iter1_reg <= and_ln102_reg_1490;
        and_ln102_reg_1490_pp0_iter2_reg <= and_ln102_reg_1490_pp0_iter1_reg;
        and_ln104_49_reg_1575 <= and_ln104_49_fu_722_p2;
        and_ln104_50_reg_1513 <= and_ln104_50_fu_539_p2;
        and_ln104_51_reg_1547 <= and_ln104_51_fu_590_p2;
        and_ln104_51_reg_1547_pp0_iter3_reg <= and_ln104_51_reg_1547;
        and_ln104_52_reg_1603 <= and_ln104_52_fu_842_p2;
        and_ln104_53_reg_1615 <= and_ln104_53_fu_856_p2;
        and_ln104_53_reg_1615_pp0_iter5_reg <= and_ln104_53_reg_1615;
        and_ln104_53_reg_1615_pp0_iter6_reg <= and_ln104_53_reg_1615_pp0_iter5_reg;
        and_ln104_reg_1500 <= and_ln104_fu_525_p2;
        icmp_ln86_226_reg_1327 <= icmp_ln86_226_fu_334_p2;
        icmp_ln86_227_reg_1332 <= icmp_ln86_227_fu_340_p2;
        icmp_ln86_227_reg_1332_pp0_iter1_reg <= icmp_ln86_227_reg_1332;
        icmp_ln86_227_reg_1332_pp0_iter2_reg <= icmp_ln86_227_reg_1332_pp0_iter1_reg;
        icmp_ln86_228_reg_1338 <= icmp_ln86_228_fu_346_p2;
        icmp_ln86_229_reg_1344 <= icmp_ln86_229_fu_352_p2;
        icmp_ln86_229_reg_1344_pp0_iter1_reg <= icmp_ln86_229_reg_1344;
        icmp_ln86_230_reg_1350 <= icmp_ln86_230_fu_358_p2;
        icmp_ln86_230_reg_1350_pp0_iter1_reg <= icmp_ln86_230_reg_1350;
        icmp_ln86_230_reg_1350_pp0_iter2_reg <= icmp_ln86_230_reg_1350_pp0_iter1_reg;
        icmp_ln86_230_reg_1350_pp0_iter3_reg <= icmp_ln86_230_reg_1350_pp0_iter2_reg;
        icmp_ln86_231_reg_1356 <= icmp_ln86_231_fu_364_p2;
        icmp_ln86_231_reg_1356_pp0_iter1_reg <= icmp_ln86_231_reg_1356;
        icmp_ln86_231_reg_1356_pp0_iter2_reg <= icmp_ln86_231_reg_1356_pp0_iter1_reg;
        icmp_ln86_231_reg_1356_pp0_iter3_reg <= icmp_ln86_231_reg_1356_pp0_iter2_reg;
        icmp_ln86_232_reg_1362 <= icmp_ln86_232_fu_370_p2;
        icmp_ln86_233_reg_1368 <= icmp_ln86_233_fu_376_p2;
        icmp_ln86_233_reg_1368_pp0_iter1_reg <= icmp_ln86_233_reg_1368;
        icmp_ln86_234_reg_1374 <= icmp_ln86_234_fu_382_p2;
        icmp_ln86_234_reg_1374_pp0_iter1_reg <= icmp_ln86_234_reg_1374;
        icmp_ln86_234_reg_1374_pp0_iter2_reg <= icmp_ln86_234_reg_1374_pp0_iter1_reg;
        icmp_ln86_235_reg_1380 <= icmp_ln86_235_fu_388_p2;
        icmp_ln86_235_reg_1380_pp0_iter1_reg <= icmp_ln86_235_reg_1380;
        icmp_ln86_235_reg_1380_pp0_iter2_reg <= icmp_ln86_235_reg_1380_pp0_iter1_reg;
        icmp_ln86_235_reg_1380_pp0_iter3_reg <= icmp_ln86_235_reg_1380_pp0_iter2_reg;
        icmp_ln86_236_reg_1386 <= icmp_ln86_236_fu_394_p2;
        icmp_ln86_236_reg_1386_pp0_iter1_reg <= icmp_ln86_236_reg_1386;
        icmp_ln86_236_reg_1386_pp0_iter2_reg <= icmp_ln86_236_reg_1386_pp0_iter1_reg;
        icmp_ln86_236_reg_1386_pp0_iter3_reg <= icmp_ln86_236_reg_1386_pp0_iter2_reg;
        icmp_ln86_237_reg_1392 <= icmp_ln86_237_fu_400_p2;
        icmp_ln86_237_reg_1392_pp0_iter1_reg <= icmp_ln86_237_reg_1392;
        icmp_ln86_237_reg_1392_pp0_iter2_reg <= icmp_ln86_237_reg_1392_pp0_iter1_reg;
        icmp_ln86_237_reg_1392_pp0_iter3_reg <= icmp_ln86_237_reg_1392_pp0_iter2_reg;
        icmp_ln86_237_reg_1392_pp0_iter4_reg <= icmp_ln86_237_reg_1392_pp0_iter3_reg;
        icmp_ln86_238_reg_1398 <= icmp_ln86_238_fu_406_p2;
        icmp_ln86_238_reg_1398_pp0_iter1_reg <= icmp_ln86_238_reg_1398;
        icmp_ln86_238_reg_1398_pp0_iter2_reg <= icmp_ln86_238_reg_1398_pp0_iter1_reg;
        icmp_ln86_238_reg_1398_pp0_iter3_reg <= icmp_ln86_238_reg_1398_pp0_iter2_reg;
        icmp_ln86_238_reg_1398_pp0_iter4_reg <= icmp_ln86_238_reg_1398_pp0_iter3_reg;
        icmp_ln86_238_reg_1398_pp0_iter5_reg <= icmp_ln86_238_reg_1398_pp0_iter4_reg;
        icmp_ln86_239_reg_1404 <= icmp_ln86_239_fu_412_p2;
        icmp_ln86_239_reg_1404_pp0_iter1_reg <= icmp_ln86_239_reg_1404;
        icmp_ln86_239_reg_1404_pp0_iter2_reg <= icmp_ln86_239_reg_1404_pp0_iter1_reg;
        icmp_ln86_239_reg_1404_pp0_iter3_reg <= icmp_ln86_239_reg_1404_pp0_iter2_reg;
        icmp_ln86_239_reg_1404_pp0_iter4_reg <= icmp_ln86_239_reg_1404_pp0_iter3_reg;
        icmp_ln86_239_reg_1404_pp0_iter5_reg <= icmp_ln86_239_reg_1404_pp0_iter4_reg;
        icmp_ln86_239_reg_1404_pp0_iter6_reg <= icmp_ln86_239_reg_1404_pp0_iter5_reg;
        icmp_ln86_240_reg_1410 <= icmp_ln86_240_fu_418_p2;
        icmp_ln86_240_reg_1410_pp0_iter1_reg <= icmp_ln86_240_reg_1410;
        icmp_ln86_241_reg_1415 <= icmp_ln86_241_fu_424_p2;
        icmp_ln86_242_reg_1420 <= icmp_ln86_242_fu_430_p2;
        icmp_ln86_242_reg_1420_pp0_iter1_reg <= icmp_ln86_242_reg_1420;
        icmp_ln86_243_reg_1425 <= icmp_ln86_243_fu_436_p2;
        icmp_ln86_243_reg_1425_pp0_iter1_reg <= icmp_ln86_243_reg_1425;
        icmp_ln86_244_reg_1430 <= icmp_ln86_244_fu_442_p2;
        icmp_ln86_244_reg_1430_pp0_iter1_reg <= icmp_ln86_244_reg_1430;
        icmp_ln86_244_reg_1430_pp0_iter2_reg <= icmp_ln86_244_reg_1430_pp0_iter1_reg;
        icmp_ln86_245_reg_1435 <= icmp_ln86_245_fu_448_p2;
        icmp_ln86_245_reg_1435_pp0_iter1_reg <= icmp_ln86_245_reg_1435;
        icmp_ln86_245_reg_1435_pp0_iter2_reg <= icmp_ln86_245_reg_1435_pp0_iter1_reg;
        icmp_ln86_246_reg_1440 <= icmp_ln86_246_fu_454_p2;
        icmp_ln86_246_reg_1440_pp0_iter1_reg <= icmp_ln86_246_reg_1440;
        icmp_ln86_246_reg_1440_pp0_iter2_reg <= icmp_ln86_246_reg_1440_pp0_iter1_reg;
        icmp_ln86_247_reg_1445 <= icmp_ln86_247_fu_460_p2;
        icmp_ln86_247_reg_1445_pp0_iter1_reg <= icmp_ln86_247_reg_1445;
        icmp_ln86_247_reg_1445_pp0_iter2_reg <= icmp_ln86_247_reg_1445_pp0_iter1_reg;
        icmp_ln86_247_reg_1445_pp0_iter3_reg <= icmp_ln86_247_reg_1445_pp0_iter2_reg;
        icmp_ln86_248_reg_1450 <= icmp_ln86_248_fu_466_p2;
        icmp_ln86_248_reg_1450_pp0_iter1_reg <= icmp_ln86_248_reg_1450;
        icmp_ln86_248_reg_1450_pp0_iter2_reg <= icmp_ln86_248_reg_1450_pp0_iter1_reg;
        icmp_ln86_248_reg_1450_pp0_iter3_reg <= icmp_ln86_248_reg_1450_pp0_iter2_reg;
        icmp_ln86_249_reg_1455 <= icmp_ln86_249_fu_472_p2;
        icmp_ln86_249_reg_1455_pp0_iter1_reg <= icmp_ln86_249_reg_1455;
        icmp_ln86_249_reg_1455_pp0_iter2_reg <= icmp_ln86_249_reg_1455_pp0_iter1_reg;
        icmp_ln86_249_reg_1455_pp0_iter3_reg <= icmp_ln86_249_reg_1455_pp0_iter2_reg;
        icmp_ln86_250_reg_1460 <= icmp_ln86_250_fu_478_p2;
        icmp_ln86_250_reg_1460_pp0_iter1_reg <= icmp_ln86_250_reg_1460;
        icmp_ln86_250_reg_1460_pp0_iter2_reg <= icmp_ln86_250_reg_1460_pp0_iter1_reg;
        icmp_ln86_250_reg_1460_pp0_iter3_reg <= icmp_ln86_250_reg_1460_pp0_iter2_reg;
        icmp_ln86_250_reg_1460_pp0_iter4_reg <= icmp_ln86_250_reg_1460_pp0_iter3_reg;
        icmp_ln86_251_reg_1465 <= icmp_ln86_251_fu_484_p2;
        icmp_ln86_251_reg_1465_pp0_iter1_reg <= icmp_ln86_251_reg_1465;
        icmp_ln86_251_reg_1465_pp0_iter2_reg <= icmp_ln86_251_reg_1465_pp0_iter1_reg;
        icmp_ln86_251_reg_1465_pp0_iter3_reg <= icmp_ln86_251_reg_1465_pp0_iter2_reg;
        icmp_ln86_251_reg_1465_pp0_iter4_reg <= icmp_ln86_251_reg_1465_pp0_iter3_reg;
        icmp_ln86_252_reg_1470 <= icmp_ln86_252_fu_490_p2;
        icmp_ln86_252_reg_1470_pp0_iter1_reg <= icmp_ln86_252_reg_1470;
        icmp_ln86_252_reg_1470_pp0_iter2_reg <= icmp_ln86_252_reg_1470_pp0_iter1_reg;
        icmp_ln86_252_reg_1470_pp0_iter3_reg <= icmp_ln86_252_reg_1470_pp0_iter2_reg;
        icmp_ln86_252_reg_1470_pp0_iter4_reg <= icmp_ln86_252_reg_1470_pp0_iter3_reg;
        icmp_ln86_253_reg_1475 <= icmp_ln86_253_fu_496_p2;
        icmp_ln86_253_reg_1475_pp0_iter1_reg <= icmp_ln86_253_reg_1475;
        icmp_ln86_253_reg_1475_pp0_iter2_reg <= icmp_ln86_253_reg_1475_pp0_iter1_reg;
        icmp_ln86_253_reg_1475_pp0_iter3_reg <= icmp_ln86_253_reg_1475_pp0_iter2_reg;
        icmp_ln86_253_reg_1475_pp0_iter4_reg <= icmp_ln86_253_reg_1475_pp0_iter3_reg;
        icmp_ln86_253_reg_1475_pp0_iter5_reg <= icmp_ln86_253_reg_1475_pp0_iter4_reg;
        icmp_ln86_254_reg_1480 <= icmp_ln86_254_fu_502_p2;
        icmp_ln86_254_reg_1480_pp0_iter1_reg <= icmp_ln86_254_reg_1480;
        icmp_ln86_254_reg_1480_pp0_iter2_reg <= icmp_ln86_254_reg_1480_pp0_iter1_reg;
        icmp_ln86_254_reg_1480_pp0_iter3_reg <= icmp_ln86_254_reg_1480_pp0_iter2_reg;
        icmp_ln86_254_reg_1480_pp0_iter4_reg <= icmp_ln86_254_reg_1480_pp0_iter3_reg;
        icmp_ln86_254_reg_1480_pp0_iter5_reg <= icmp_ln86_254_reg_1480_pp0_iter4_reg;
        icmp_ln86_255_reg_1485 <= icmp_ln86_255_fu_508_p2;
        icmp_ln86_255_reg_1485_pp0_iter1_reg <= icmp_ln86_255_reg_1485;
        icmp_ln86_255_reg_1485_pp0_iter2_reg <= icmp_ln86_255_reg_1485_pp0_iter1_reg;
        icmp_ln86_255_reg_1485_pp0_iter3_reg <= icmp_ln86_255_reg_1485_pp0_iter2_reg;
        icmp_ln86_255_reg_1485_pp0_iter4_reg <= icmp_ln86_255_reg_1485_pp0_iter3_reg;
        icmp_ln86_255_reg_1485_pp0_iter5_reg <= icmp_ln86_255_reg_1485_pp0_iter4_reg;
        icmp_ln86_255_reg_1485_pp0_iter6_reg <= icmp_ln86_255_reg_1485_pp0_iter5_reg;
        icmp_ln86_reg_1316 <= icmp_ln86_fu_328_p2;
        icmp_ln86_reg_1316_pp0_iter1_reg <= icmp_ln86_reg_1316;
        icmp_ln86_reg_1316_pp0_iter2_reg <= icmp_ln86_reg_1316_pp0_iter1_reg;
        icmp_ln86_reg_1316_pp0_iter3_reg <= icmp_ln86_reg_1316_pp0_iter2_reg;
        or_ln117_218_reg_1563 <= or_ln117_218_fu_708_p2;
        or_ln117_222_reg_1593 <= or_ln117_222_fu_815_p2;
        or_ln117_227_reg_1626 <= or_ln117_227_fu_954_p2;
        or_ln117_229_reg_1636 <= or_ln117_229_fu_974_p2;
        or_ln117_231_reg_1642 <= or_ln117_231_fu_980_p2;
        or_ln117_231_reg_1642_pp0_iter5_reg <= or_ln117_231_reg_1642;
        or_ln117_233_reg_1650 <= or_ln117_233_fu_1056_p2;
        or_ln117_237_reg_1660 <= or_ln117_237_fu_1131_p2;
        or_ln117_reg_1530 <= or_ln117_fu_570_p2;
        select_ln117_223_reg_1558 <= select_ln117_223_fu_701_p3;
        select_ln117_229_reg_1598 <= select_ln117_229_fu_829_p3;
        select_ln117_235_reg_1631 <= select_ln117_235_fu_966_p3;
        select_ln117_241_reg_1655 <= select_ln117_241_fu_1069_p3;
        select_ln117_245_reg_1665 <= select_ln117_245_fu_1145_p3;
        xor_ln104_reg_1535 <= xor_ln104_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1180_p65 = 'bx;

assign agg_result_fu_1180_p66 = ((or_ln117_238_fu_1168_p2[0:0] == 1'b1) ? select_ln117_245_reg_1665 : 5'd31);

assign and_ln102_218_fu_713_p2 = (xor_ln104_reg_1535 & icmp_ln86_227_reg_1332_pp0_iter2_reg);

assign and_ln102_219_fu_530_p2 = (icmp_ln86_228_reg_1338 & and_ln102_reg_1490);

assign and_ln102_220_fu_581_p2 = (icmp_ln86_229_reg_1344_pp0_iter1_reg & and_ln104_reg_1500);

assign and_ln102_221_fu_727_p2 = (icmp_ln86_230_reg_1350_pp0_iter2_reg & and_ln102_218_fu_713_p2);

assign and_ln102_222_fu_847_p2 = (icmp_ln86_231_reg_1356_pp0_iter3_reg & and_ln104_49_reg_1575);

assign and_ln102_223_fu_544_p2 = (icmp_ln86_232_reg_1362 & and_ln102_219_fu_530_p2);

assign and_ln102_224_fu_554_p2 = (icmp_ln86_233_reg_1368 & and_ln104_50_fu_539_p2);

assign and_ln102_225_fu_600_p2 = (icmp_ln86_234_reg_1374_pp0_iter1_reg & and_ln102_220_fu_581_p2);

assign and_ln102_226_fu_737_p2 = (icmp_ln86_235_reg_1380_pp0_iter2_reg & and_ln104_51_reg_1547);

assign and_ln102_227_fu_741_p2 = (icmp_ln86_236_reg_1386_pp0_iter2_reg & and_ln102_221_fu_727_p2);

assign and_ln102_228_fu_871_p2 = (icmp_ln86_237_reg_1392_pp0_iter3_reg & and_ln104_52_fu_842_p2);

assign and_ln102_229_fu_989_p2 = (icmp_ln86_238_reg_1398_pp0_iter4_reg & and_ln102_222_reg_1608);

assign and_ln102_230_fu_1082_p2 = (icmp_ln86_239_reg_1404_pp0_iter5_reg & and_ln104_53_reg_1615_pp0_iter5_reg);

assign and_ln102_231_fu_605_p2 = (icmp_ln86_240_reg_1410_pp0_iter1_reg & and_ln102_223_reg_1518);

assign and_ln102_232_fu_564_p2 = (and_ln102_247_fu_559_p2 & and_ln102_219_fu_530_p2);

assign and_ln102_233_fu_609_p2 = (icmp_ln86_242_reg_1420_pp0_iter1_reg & and_ln102_224_reg_1524);

assign and_ln102_234_fu_618_p2 = (and_ln104_50_reg_1513 & and_ln102_248_fu_613_p2);

assign and_ln102_235_fu_746_p2 = (icmp_ln86_244_reg_1430_pp0_iter2_reg & and_ln102_225_reg_1553);

assign and_ln102_236_fu_755_p2 = (and_ln102_249_fu_750_p2 & and_ln102_220_reg_1541);

assign and_ln102_237_fu_760_p2 = (icmp_ln86_246_reg_1440_pp0_iter2_reg & and_ln102_226_fu_737_p2);

assign and_ln102_238_fu_881_p2 = (and_ln104_51_reg_1547_pp0_iter3_reg & and_ln102_250_fu_876_p2);

assign and_ln102_239_fu_886_p2 = (icmp_ln86_248_reg_1450_pp0_iter3_reg & and_ln102_227_reg_1587);

assign and_ln102_240_fu_895_p2 = (and_ln102_251_fu_890_p2 & and_ln102_221_reg_1581);

assign and_ln102_241_fu_993_p2 = (icmp_ln86_250_reg_1460_pp0_iter4_reg & and_ln102_228_reg_1621);

assign and_ln102_242_fu_1002_p2 = (and_ln104_52_reg_1603 & and_ln102_252_fu_997_p2);

assign and_ln102_243_fu_1007_p2 = (icmp_ln86_252_reg_1470_pp0_iter4_reg & and_ln102_229_fu_989_p2);

assign and_ln102_244_fu_1091_p2 = (and_ln102_253_fu_1086_p2 & and_ln102_222_reg_1608_pp0_iter5_reg);

assign and_ln102_245_fu_1096_p2 = (icmp_ln86_254_reg_1480_pp0_iter5_reg & and_ln102_230_fu_1082_p2);

assign and_ln102_246_fu_1163_p2 = (and_ln104_53_reg_1615_pp0_iter6_reg & and_ln102_254_fu_1158_p2);

assign and_ln102_247_fu_559_p2 = (xor_ln104_116_fu_549_p2 & icmp_ln86_241_reg_1415);

assign and_ln102_248_fu_613_p2 = (xor_ln104_117_fu_595_p2 & icmp_ln86_243_reg_1425_pp0_iter1_reg);

assign and_ln102_249_fu_750_p2 = (xor_ln104_118_fu_732_p2 & icmp_ln86_245_reg_1435_pp0_iter2_reg);

assign and_ln102_250_fu_876_p2 = (xor_ln104_119_fu_861_p2 & icmp_ln86_247_reg_1445_pp0_iter3_reg);

assign and_ln102_251_fu_890_p2 = (xor_ln104_120_fu_866_p2 & icmp_ln86_249_reg_1455_pp0_iter3_reg);

assign and_ln102_252_fu_997_p2 = (xor_ln104_121_fu_984_p2 & icmp_ln86_251_reg_1465_pp0_iter4_reg);

assign and_ln102_253_fu_1086_p2 = (xor_ln104_122_fu_1077_p2 & icmp_ln86_253_reg_1475_pp0_iter5_reg);

assign and_ln102_254_fu_1158_p2 = (xor_ln104_123_fu_1153_p2 & icmp_ln86_255_reg_1485_pp0_iter6_reg);

assign and_ln102_fu_514_p2 = (icmp_ln86_fu_328_p2 & icmp_ln86_226_fu_334_p2);

assign and_ln104_49_fu_722_p2 = (xor_ln104_reg_1535 & xor_ln104_111_fu_717_p2);

assign and_ln104_50_fu_539_p2 = (xor_ln104_112_fu_534_p2 & and_ln102_reg_1490);

assign and_ln104_51_fu_590_p2 = (xor_ln104_113_fu_585_p2 & and_ln104_reg_1500);

assign and_ln104_52_fu_842_p2 = (xor_ln104_114_fu_837_p2 & and_ln102_218_reg_1569);

assign and_ln104_53_fu_856_p2 = (xor_ln104_115_fu_851_p2 & and_ln104_49_reg_1575);

assign and_ln104_fu_525_p2 = (xor_ln104_110_fu_520_p2 & icmp_ln86_reg_1316);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1180_p67;

assign icmp_ln86_226_fu_334_p2 = (($signed(p_read2_int_reg) < $signed(18'd260169)) ? 1'b1 : 1'b0);

assign icmp_ln86_227_fu_340_p2 = (($signed(p_read2_int_reg) < $signed(18'd260051)) ? 1'b1 : 1'b0);

assign icmp_ln86_228_fu_346_p2 = (($signed(p_read4_int_reg) < $signed(18'd261169)) ? 1'b1 : 1'b0);

assign icmp_ln86_229_fu_352_p2 = (($signed(p_read5_int_reg) < $signed(18'd261467)) ? 1'b1 : 1'b0);

assign icmp_ln86_230_fu_358_p2 = (($signed(p_read12_int_reg) < $signed(18'd260897)) ? 1'b1 : 1'b0);

assign icmp_ln86_231_fu_364_p2 = (($signed(p_read12_int_reg) < $signed(18'd260614)) ? 1'b1 : 1'b0);

assign icmp_ln86_232_fu_370_p2 = (($signed(p_read11_int_reg) < $signed(18'd261039)) ? 1'b1 : 1'b0);

assign icmp_ln86_233_fu_376_p2 = (($signed(p_read12_int_reg) < $signed(18'd690)) ? 1'b1 : 1'b0);

assign icmp_ln86_234_fu_382_p2 = (($signed(p_read6_int_reg) < $signed(18'd261296)) ? 1'b1 : 1'b0);

assign icmp_ln86_235_fu_388_p2 = (($signed(p_read6_int_reg) < $signed(18'd261579)) ? 1'b1 : 1'b0);

assign icmp_ln86_236_fu_394_p2 = (($signed(p_read1_int_reg) < $signed(18'd2010)) ? 1'b1 : 1'b0);

assign icmp_ln86_237_fu_400_p2 = (($signed(p_read7_int_reg) < $signed(18'd259638)) ? 1'b1 : 1'b0);

assign icmp_ln86_238_fu_406_p2 = (($signed(p_read5_int_reg) < $signed(18'd2853)) ? 1'b1 : 1'b0);

assign icmp_ln86_239_fu_412_p2 = (($signed(p_read10_int_reg) < $signed(18'd260816)) ? 1'b1 : 1'b0);

assign icmp_ln86_240_fu_418_p2 = (($signed(p_read11_int_reg) < $signed(18'd260779)) ? 1'b1 : 1'b0);

assign icmp_ln86_241_fu_424_p2 = (($signed(p_read8_int_reg) < $signed(18'd74)) ? 1'b1 : 1'b0);

assign icmp_ln86_242_fu_430_p2 = (($signed(p_read12_int_reg) < $signed(18'd261370)) ? 1'b1 : 1'b0);

assign icmp_ln86_243_fu_436_p2 = (($signed(p_read4_int_reg) < $signed(18'd261286)) ? 1'b1 : 1'b0);

assign icmp_ln86_244_fu_442_p2 = (($signed(p_read3_int_reg) < $signed(18'd261709)) ? 1'b1 : 1'b0);

assign icmp_ln86_245_fu_448_p2 = (($signed(p_read8_int_reg) < $signed(18'd261588)) ? 1'b1 : 1'b0);

assign icmp_ln86_246_fu_454_p2 = (($signed(p_read1_int_reg) < $signed(18'd261461)) ? 1'b1 : 1'b0);

assign icmp_ln86_247_fu_460_p2 = (($signed(p_read9_int_reg) < $signed(18'd262043)) ? 1'b1 : 1'b0);

assign icmp_ln86_248_fu_466_p2 = (($signed(p_read11_int_reg) < $signed(18'd260810)) ? 1'b1 : 1'b0);

assign icmp_ln86_249_fu_472_p2 = (($signed(p_read1_int_reg) < $signed(18'd2864)) ? 1'b1 : 1'b0);

assign icmp_ln86_250_fu_478_p2 = (($signed(p_read5_int_reg) < $signed(18'd259300)) ? 1'b1 : 1'b0);

assign icmp_ln86_251_fu_484_p2 = (($signed(p_read1_int_reg) < $signed(18'd3019)) ? 1'b1 : 1'b0);

assign icmp_ln86_252_fu_490_p2 = (($signed(p_read2_int_reg) < $signed(18'd260893)) ? 1'b1 : 1'b0);

assign icmp_ln86_253_fu_496_p2 = (($signed(p_read5_int_reg) < $signed(18'd3096)) ? 1'b1 : 1'b0);

assign icmp_ln86_254_fu_502_p2 = (($signed(p_read6_int_reg) < $signed(18'd260861)) ? 1'b1 : 1'b0);

assign icmp_ln86_255_fu_508_p2 = (($signed(p_read11_int_reg) < $signed(18'd260799)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_328_p2 = (($signed(p_read1_int_reg) < $signed(18'd1730)) ? 1'b1 : 1'b0);

assign or_ln117_214_fu_651_p2 = (and_ln102_233_fu_609_p2 | and_ln102_219_reg_1506);

assign or_ln117_215_fu_663_p2 = (and_ln102_224_reg_1524 | and_ln102_219_reg_1506);

assign or_ln117_216_fu_675_p2 = (or_ln117_215_fu_663_p2 | and_ln102_234_fu_618_p2);

assign or_ln117_217_fu_765_p2 = (and_ln102_reg_1490_pp0_iter2_reg | and_ln102_235_fu_746_p2);

assign or_ln117_218_fu_708_p2 = (and_ln102_reg_1490_pp0_iter1_reg | and_ln102_225_fu_600_p2);

assign or_ln117_219_fu_777_p2 = (or_ln117_218_reg_1563 | and_ln102_236_fu_755_p2);

assign or_ln117_220_fu_789_p2 = (and_ln102_reg_1490_pp0_iter2_reg | and_ln102_220_reg_1541);

assign or_ln117_221_fu_801_p2 = (or_ln117_220_fu_789_p2 | and_ln102_237_fu_760_p2);

assign or_ln117_222_fu_815_p2 = (or_ln117_220_fu_789_p2 | and_ln102_226_fu_737_p2);

assign or_ln117_223_fu_900_p2 = (or_ln117_222_reg_1593 | and_ln102_238_fu_881_p2);

assign or_ln117_224_fu_916_p2 = (icmp_ln86_reg_1316_pp0_iter3_reg | and_ln102_239_fu_886_p2);

assign or_ln117_225_fu_928_p2 = (icmp_ln86_reg_1316_pp0_iter3_reg | and_ln102_227_reg_1587);

assign or_ln117_226_fu_940_p2 = (or_ln117_225_fu_928_p2 | and_ln102_240_fu_895_p2);

assign or_ln117_227_fu_954_p2 = (icmp_ln86_reg_1316_pp0_iter3_reg | and_ln102_221_reg_1581);

assign or_ln117_228_fu_1012_p2 = (or_ln117_227_reg_1626 | and_ln102_241_fu_993_p2);

assign or_ln117_229_fu_974_p2 = (or_ln117_227_fu_954_p2 | and_ln102_228_fu_871_p2);

assign or_ln117_230_fu_1024_p2 = (or_ln117_229_reg_1636 | and_ln102_242_fu_1002_p2);

assign or_ln117_231_fu_980_p2 = (icmp_ln86_reg_1316_pp0_iter3_reg | and_ln102_218_reg_1569);

assign or_ln117_232_fu_1044_p2 = (or_ln117_231_reg_1642 | and_ln102_243_fu_1007_p2);

assign or_ln117_233_fu_1056_p2 = (or_ln117_231_reg_1642 | and_ln102_229_fu_989_p2);

assign or_ln117_234_fu_1101_p2 = (or_ln117_233_reg_1650 | and_ln102_244_fu_1091_p2);

assign or_ln117_235_fu_1106_p2 = (or_ln117_231_reg_1642_pp0_iter5_reg | and_ln102_222_reg_1608_pp0_iter5_reg);

assign or_ln117_236_fu_1117_p2 = (or_ln117_235_fu_1106_p2 | and_ln102_245_fu_1096_p2);

assign or_ln117_237_fu_1131_p2 = (or_ln117_235_fu_1106_p2 | and_ln102_230_fu_1082_p2);

assign or_ln117_238_fu_1168_p2 = (or_ln117_237_reg_1660 | and_ln102_246_fu_1163_p2);

assign or_ln117_fu_570_p2 = (and_ln102_232_fu_564_p2 | and_ln102_223_fu_544_p2);

assign select_ln117_218_fu_640_p3 = ((or_ln117_reg_1530[0:0] == 1'b1) ? select_ln117_fu_633_p3 : 2'd3);

assign select_ln117_219_fu_656_p3 = ((and_ln102_219_reg_1506[0:0] == 1'b1) ? zext_ln117_25_fu_647_p1 : 3'd4);

assign select_ln117_220_fu_667_p3 = ((or_ln117_214_fu_651_p2[0:0] == 1'b1) ? select_ln117_219_fu_656_p3 : 3'd5);

assign select_ln117_221_fu_681_p3 = ((or_ln117_215_fu_663_p2[0:0] == 1'b1) ? select_ln117_220_fu_667_p3 : 3'd6);

assign select_ln117_222_fu_689_p3 = ((or_ln117_216_fu_675_p2[0:0] == 1'b1) ? select_ln117_221_fu_681_p3 : 3'd7);

assign select_ln117_223_fu_701_p3 = ((and_ln102_reg_1490_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_26_fu_697_p1 : 4'd8);

assign select_ln117_224_fu_770_p3 = ((or_ln117_217_fu_765_p2[0:0] == 1'b1) ? select_ln117_223_reg_1558 : 4'd9);

assign select_ln117_225_fu_782_p3 = ((or_ln117_218_reg_1563[0:0] == 1'b1) ? select_ln117_224_fu_770_p3 : 4'd10);

assign select_ln117_226_fu_793_p3 = ((or_ln117_219_fu_777_p2[0:0] == 1'b1) ? select_ln117_225_fu_782_p3 : 4'd11);

assign select_ln117_227_fu_807_p3 = ((or_ln117_220_fu_789_p2[0:0] == 1'b1) ? select_ln117_226_fu_793_p3 : 4'd12);

assign select_ln117_228_fu_821_p3 = ((or_ln117_221_fu_801_p2[0:0] == 1'b1) ? select_ln117_227_fu_807_p3 : 4'd13);

assign select_ln117_229_fu_829_p3 = ((or_ln117_222_fu_815_p2[0:0] == 1'b1) ? select_ln117_228_fu_821_p3 : 4'd14);

assign select_ln117_230_fu_905_p3 = ((or_ln117_223_fu_900_p2[0:0] == 1'b1) ? select_ln117_229_reg_1598 : 4'd15);

assign select_ln117_231_fu_921_p3 = ((icmp_ln86_reg_1316_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_27_fu_912_p1 : 5'd16);

assign select_ln117_232_fu_932_p3 = ((or_ln117_224_fu_916_p2[0:0] == 1'b1) ? select_ln117_231_fu_921_p3 : 5'd17);

assign select_ln117_233_fu_946_p3 = ((or_ln117_225_fu_928_p2[0:0] == 1'b1) ? select_ln117_232_fu_932_p3 : 5'd18);

assign select_ln117_234_fu_958_p3 = ((or_ln117_226_fu_940_p2[0:0] == 1'b1) ? select_ln117_233_fu_946_p3 : 5'd19);

assign select_ln117_235_fu_966_p3 = ((or_ln117_227_fu_954_p2[0:0] == 1'b1) ? select_ln117_234_fu_958_p3 : 5'd20);

assign select_ln117_236_fu_1017_p3 = ((or_ln117_228_fu_1012_p2[0:0] == 1'b1) ? select_ln117_235_reg_1631 : 5'd21);

assign select_ln117_237_fu_1029_p3 = ((or_ln117_229_reg_1636[0:0] == 1'b1) ? select_ln117_236_fu_1017_p3 : 5'd22);

assign select_ln117_238_fu_1036_p3 = ((or_ln117_230_fu_1024_p2[0:0] == 1'b1) ? select_ln117_237_fu_1029_p3 : 5'd23);

assign select_ln117_239_fu_1049_p3 = ((or_ln117_231_reg_1642[0:0] == 1'b1) ? select_ln117_238_fu_1036_p3 : 5'd24);

assign select_ln117_240_fu_1061_p3 = ((or_ln117_232_fu_1044_p2[0:0] == 1'b1) ? select_ln117_239_fu_1049_p3 : 5'd25);

assign select_ln117_241_fu_1069_p3 = ((or_ln117_233_fu_1056_p2[0:0] == 1'b1) ? select_ln117_240_fu_1061_p3 : 5'd26);

assign select_ln117_242_fu_1110_p3 = ((or_ln117_234_fu_1101_p2[0:0] == 1'b1) ? select_ln117_241_reg_1655 : 5'd27);

assign select_ln117_243_fu_1123_p3 = ((or_ln117_235_fu_1106_p2[0:0] == 1'b1) ? select_ln117_242_fu_1110_p3 : 5'd28);

assign select_ln117_244_fu_1137_p3 = ((or_ln117_236_fu_1117_p2[0:0] == 1'b1) ? select_ln117_243_fu_1123_p3 : 5'd29);

assign select_ln117_245_fu_1145_p3 = ((or_ln117_237_fu_1131_p2[0:0] == 1'b1) ? select_ln117_244_fu_1137_p3 : 5'd30);

assign select_ln117_fu_633_p3 = ((and_ln102_223_reg_1518[0:0] == 1'b1) ? zext_ln117_fu_629_p1 : 2'd2);

assign xor_ln104_110_fu_520_p2 = (icmp_ln86_226_reg_1327 ^ 1'd1);

assign xor_ln104_111_fu_717_p2 = (icmp_ln86_227_reg_1332_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_112_fu_534_p2 = (icmp_ln86_228_reg_1338 ^ 1'd1);

assign xor_ln104_113_fu_585_p2 = (icmp_ln86_229_reg_1344_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_114_fu_837_p2 = (icmp_ln86_230_reg_1350_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_115_fu_851_p2 = (icmp_ln86_231_reg_1356_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_116_fu_549_p2 = (icmp_ln86_232_reg_1362 ^ 1'd1);

assign xor_ln104_117_fu_595_p2 = (icmp_ln86_233_reg_1368_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_118_fu_732_p2 = (icmp_ln86_234_reg_1374_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_119_fu_861_p2 = (icmp_ln86_235_reg_1380_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_120_fu_866_p2 = (icmp_ln86_236_reg_1386_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_121_fu_984_p2 = (icmp_ln86_237_reg_1392_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_122_fu_1077_p2 = (icmp_ln86_238_reg_1398_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_123_fu_1153_p2 = (icmp_ln86_239_reg_1404_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_576_p2 = (icmp_ln86_reg_1316_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_623_p2 = (1'd1 ^ and_ln102_231_fu_605_p2);

assign zext_ln117_25_fu_647_p1 = select_ln117_218_fu_640_p3;

assign zext_ln117_26_fu_697_p1 = select_ln117_222_fu_689_p3;

assign zext_ln117_27_fu_912_p1 = select_ln117_230_fu_905_p3;

assign zext_ln117_fu_629_p1 = xor_ln117_fu_623_p2;

endmodule //conifer_jettag_accelerator_decision_function_8
