<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='322' type='void llvm::ScheduleDAGInstrs::addSchedBarrierDeps()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='315'>/// Adds dependencies from instructions in the current list of
    /// instructions being scheduled to scheduling barrier. We want to make sure
    /// instructions which define registers that are either used by the
    /// terminator or are live-out are properly scheduled. This is especially
    /// important when the definition latency of the return value(s) are too
    /// high to be hidden by the branch or when the liveout registers used by
    /// instructions in the fallthrough block.</doc>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='201' ll='226' type='void llvm::ScheduleDAGInstrs::addSchedBarrierDeps()'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='765' u='c' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
