<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ncsu.edu</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ms_mergesort_merge_1_temp</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_axi_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_rst_n</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">s_axi_clk</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ms_mergesort</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e6320a35</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ms_mergesort</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e6320a35</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>364297fa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_BUS_A_ADDR_WIDTH&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_BUS_A_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_BUS_A_WSTRB_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_BUS_A_ADDR_WIDTH&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_BUS_A_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_BUS_A_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>ap_ST_fsm_state1</spirit:name>
        <spirit:displayName>Ap St Fsm State1</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ap_ST_fsm_state1" spirit:bitStringLength="6">&quot;000001&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ap_ST_fsm_state2</spirit:name>
        <spirit:displayName>Ap St Fsm State2</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ap_ST_fsm_state2" spirit:bitStringLength="6">&quot;000010&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ap_ST_fsm_state3</spirit:name>
        <spirit:displayName>Ap St Fsm State3</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ap_ST_fsm_state3" spirit:bitStringLength="6">&quot;000100&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ap_ST_fsm_state4</spirit:name>
        <spirit:displayName>Ap St Fsm State4</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ap_ST_fsm_state4" spirit:bitStringLength="6">&quot;001000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ap_ST_fsm_state5</spirit:name>
        <spirit:displayName>Ap St Fsm State5</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ap_ST_fsm_state5" spirit:bitStringLength="6">&quot;010000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ap_ST_fsm_state6</spirit:name>
        <spirit:displayName>Ap St Fsm State6</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ap_ST_fsm_state6" spirit:bitStringLength="6">&quot;100000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_BUS_A_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Bus A Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_BUS_A_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_BUS_A_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Bus A Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_BUS_A_ADDR_WIDTH">14</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_BUS_A_WSTRB_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Bus A Wstrb Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_BUS_A_WSTRB_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_WSTRB_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Wstrb Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_WSTRB_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ms_mergesort_BUS_A_s_axi.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ms_mergesort_merge_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ms_mergesort_merge_1_temp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ms_mergesort.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_09b7b60b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ms_mergesort_BUS_A_s_axi.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ms_mergesort_merge_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ms_mergesort_merge_1_temp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ms_mergesort.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ms_mergesort_merge_1_temp_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_364297fa</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ms_mergesort_merge_1_temp_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ms_mergesort_merge_1_temp_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ap_ST_fsm_state1</spirit:name>
      <spirit:displayName>Ap St Fsm State1</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.ap_ST_fsm_state1" spirit:bitStringLength="6">&quot;000001&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ap_ST_fsm_state2</spirit:name>
      <spirit:displayName>Ap St Fsm State2</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.ap_ST_fsm_state2" spirit:bitStringLength="6">&quot;000010&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ap_ST_fsm_state3</spirit:name>
      <spirit:displayName>Ap St Fsm State3</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.ap_ST_fsm_state3" spirit:bitStringLength="6">&quot;000100&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ap_ST_fsm_state4</spirit:name>
      <spirit:displayName>Ap St Fsm State4</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.ap_ST_fsm_state4" spirit:bitStringLength="6">&quot;001000&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ap_ST_fsm_state5</spirit:name>
      <spirit:displayName>Ap St Fsm State5</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.ap_ST_fsm_state5" spirit:bitStringLength="6">&quot;010000&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ap_ST_fsm_state6</spirit:name>
      <spirit:displayName>Ap St Fsm State6</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.ap_ST_fsm_state6" spirit:bitStringLength="6">&quot;100000&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BUS_A_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Bus A Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BUS_A_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BUS_A_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Bus A Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BUS_A_ADDR_WIDTH">14</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BUS_A_WSTRB_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Bus A Wstrb Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BUS_A_WSTRB_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_WSTRB_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Wstrb Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_WSTRB_WIDTH">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ms_mergesort_merge_1_temp_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-09-01T16:05:50Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c339fd_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f28282_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd6465f_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad672d0_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f569766_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334d2fed_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2247701a_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c41fbba_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af2de8b_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63678da0_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d0e1f9_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c37581e_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecd385e_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6eda53_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9559d0_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db1de84_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2f1685_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5ec8a1_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e273989_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e562876_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5600e226_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1801b6c5_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec018bf_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131fe3ff_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25163182_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e903fc0_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a23057c_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfcee48_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c46888_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c90707_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c686b99_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c1f277_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687dc6c9_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc6bc62_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6828b91f_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e55e3b_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225f98b7_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68474ffa_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9081990_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708e8594_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecb35c4_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562afbed_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed02eac_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9b8f72_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75302a4b_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7deea77a_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2daf70_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f474f4b_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1382314e_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731b1913_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0d18fb_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10213db6_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a65a1cf_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10326586_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2853bf45_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bab03e0_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191cd769_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226e3b3_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c692bb4_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23461b24_ARCHIVE_LOCATION">c:/Users/aamalik3/Desktop/merge_sort/merge_ip/solution1/syn/verilog</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="beaeee5d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ca51bc34"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2b6134c7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="050c0a58"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2e179954"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
