$date
	Tue Dec  2 11:22:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module core_tb $end
$var wire 32 ! pc_addr [31:0] $end
$var wire 32 " instr [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$scope module u_core $end
$var wire 4 % alu_ctrl [3:0] $end
$var wire 1 # clk $end
$var wire 32 & pc_addr [31:0] $end
$var wire 1 ' reg_write $end
$var wire 1 $ rst_n $end
$var wire 32 ( wdata [31:0] $end
$var wire 1 ) zero_flag $end
$var wire 32 * rs2_data [31:0] $end
$var wire 5 + rs2 [4:0] $end
$var wire 32 , rs1_data [31:0] $end
$var wire 5 - rs1 [4:0] $end
$var wire 5 . rd [4:0] $end
$var wire 32 / pc_next [31:0] $end
$var wire 32 0 pc_curr [31:0] $end
$var wire 7 1 opcode [6:0] $end
$var wire 1 2 is_u_type $end
$var wire 1 3 is_s_type $end
$var wire 1 4 is_r_type $end
$var wire 1 5 is_j_type $end
$var wire 1 6 is_i_type $end
$var wire 1 7 is_b_type $end
$var wire 32 8 instr [31:0] $end
$var wire 32 9 imm [31:0] $end
$var wire 7 : funct7 [6:0] $end
$var wire 3 ; funct3 [2:0] $end
$var wire 32 < alu_src_b [31:0] $end
$var wire 32 = alu_result [31:0] $end
$scope module u_alu $end
$var wire 4 > alu_ctrl [3:0] $end
$var wire 32 ? b [31:0] $end
$var wire 1 ) zero $end
$var wire 32 @ a [31:0] $end
$var parameter 4 A ALU_ADD $end
$var parameter 4 B ALU_AND $end
$var parameter 4 C ALU_OR $end
$var parameter 4 D ALU_SLL $end
$var parameter 4 E ALU_SLT $end
$var parameter 4 F ALU_SLTU $end
$var parameter 4 G ALU_SRA $end
$var parameter 4 H ALU_SRL $end
$var parameter 4 I ALU_SUB $end
$var parameter 4 J ALU_XOR $end
$var reg 32 K result [31:0] $end
$upscope $end
$scope module u_decoder $end
$var wire 1 6 is_i_type $end
$var wire 1 2 is_u_type $end
$var wire 5 L rs2 [4:0] $end
$var wire 5 M rs1 [4:0] $end
$var wire 5 N rd [4:0] $end
$var wire 7 O opcode [6:0] $end
$var wire 1 3 is_s_type $end
$var wire 1 4 is_r_type $end
$var wire 1 5 is_j_type $end
$var wire 1 7 is_b_type $end
$var wire 32 P instr [31:0] $end
$var wire 7 Q funct7 [6:0] $end
$var wire 3 R funct3 [2:0] $end
$upscope $end
$scope module u_imm_gen $end
$var wire 7 S opcode [6:0] $end
$var wire 32 T instr [31:0] $end
$var reg 32 U imm [31:0] $end
$upscope $end
$scope module u_pc $end
$var wire 1 # clk $end
$var wire 32 V din [31:0] $end
$var wire 1 $ rst_n $end
$var reg 32 W dout [31:0] $end
$upscope $end
$scope module u_regfile $end
$var wire 1 # clk $end
$var wire 5 X rd_addr [4:0] $end
$var wire 5 Y rs1_addr [4:0] $end
$var wire 5 Z rs2_addr [4:0] $end
$var wire 32 [ wdata [31:0] $end
$var wire 1 ' we $end
$var wire 32 \ rs2_data [31:0] $end
$var wire 32 ] rs1_data [31:0] $end
$var integer 32 ^ i [31:0] $end
$upscope $end
$upscope $end
$scope module u_imem $end
$var wire 32 _ addr [31:0] $end
$var wire 32 ` data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 J
b1000 I
b101 H
b1101 G
b11 F
b10 E
b1 D
b110 C
b111 B
b0 A
$end
#0
$dumpvars
b10011 `
b0 _
b100000 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b100 V
b0 U
b10011 T
b10011 S
b0 R
b0 Q
b10011 P
b10011 O
b0 N
b0 M
b0 L
b0 K
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b10011 8
07
16
05
04
03
02
b10011 1
b0 0
b100 /
b0 .
b0 -
b0 ,
b0 +
b0 *
1)
b0 (
1'
b0 &
b0 %
0$
0#
b10011 "
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
1$
#25000
0)
b1 (
b1 [
b1 =
b1 K
b1 <
b1 ?
b1 +
b1 L
b1 Z
b1 .
b1 N
b1 X
b1 9
b1 U
b100000000000010010011 "
b100000000000010010011 8
b100000000000010010011 P
b100000000000010010011 T
b100000000000010010011 `
b1000 /
b1000 V
b100 !
b100 &
b100 _
b100 0
b100 W
1#
#30000
0#
#35000
06
b1 (
b1 [
b1 =
b1 K
b1 ,
b1 @
b1 ]
b0 <
b0 ?
b110011 S
b10 +
b10 L
b10 Z
b1 -
b1 M
b1 Y
b10 .
b10 N
b10 X
14
b110011 1
b110011 O
b0 9
b0 U
b1000001000000100110011 "
b1000001000000100110011 8
b1000001000000100110011 P
b1000001000000100110011 T
b1000001000000100110011 `
b0 *
b0 \
b1100 /
b1100 V
b1000 !
b1000 &
b1000 _
b1000 0
b1000 W
1#
#40000
0#
#45000
x'
x)
bx ,
bx @
bx ]
x6
x2
bx (
bx [
bx =
bx K
bx S
bx :
bx Q
bx +
bx L
bx Z
bx -
bx M
bx Y
bx ;
bx R
bx .
bx N
bx X
x4
x3
x7
x5
bx 1
bx O
bx <
bx ?
bx "
bx 8
bx P
bx T
bx `
bx *
bx \
b10000 /
b10000 V
b1100 !
b1100 &
b1100 _
b1100 0
b1100 W
1#
#50000
0#
#55000
b10100 /
b10100 V
b10000 !
b10000 &
b10000 _
b10000 0
b10000 W
1#
#60000
0#
#65000
b11000 /
b11000 V
b10100 !
b10100 &
b10100 _
b10100 0
b10100 W
1#
#70000
0#
#75000
b11100 /
b11100 V
b11000 !
b11000 &
b11000 _
b11000 0
b11000 W
1#
#80000
0#
#85000
b100000 /
b100000 V
b11100 !
b11100 &
b11100 _
b11100 0
b11100 W
1#
#90000
0#
#95000
b100100 /
b100100 V
b100000 !
b100000 &
b100000 _
b100000 0
b100000 W
1#
#100000
0#
#105000
b101000 /
b101000 V
b100100 !
b100100 &
b100100 _
b100100 0
b100100 W
1#
#110000
0#
#115000
b101100 /
b101100 V
b101000 !
b101000 &
b101000 _
b101000 0
b101000 W
1#
#120000
0#
