# do /home/raswa151/.local/lib/python3.11/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/raswa151/courses/tsea84-labs/lab1/vunit_out/modelsim/modelsim.ini -wlf /home/raswa151/courses/tsea84-labs/lab1/vunit_out/test_output/lib.tb_pe.all_0c4a351670bedfa749ba6063994c563f8fcce097/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_pe(tb) -coverage -L vunit_lib -L lib -g/tb_pe/logic_op=False -g/tb_pe/file_name=/home/raswa151/courses/tsea84-labs/lab1/testing.txt -g/tb_pe/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/raswa151/courses/tsea84-labs/lab1/vunit_out/test_output/lib.tb_pe.all_0c4a351670bedfa749ba6063994c563f8fcce097/,tb path : /home/raswa151/courses/tsea84-labs/lab1/,use_color : true" -g/tb_pe/pipeline=0 -g/tb_pe/wordlength=12 -g/tb_pe/shift_wordlength=3 
# Start time: 16:38:41 on Sep 09,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/raswa151/.local/lib/python3.11/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd(488): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Warning: /home/raswa151/.local/lib/python3.11/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd(565): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 4.18.0-553.16.1.el8_10.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pe/instantiate_pe/PE1
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 13 (12 downto 0). Right is 12 (11 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /tb_pe/instantiate_pe/PE1/line__36 File: /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl
# Fatal error in Block PE1 at /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl line 36
# 
# HDL call sequence:
# Stopped at /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl 36 Block PE1
# 
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl 36 return [address 0x7fefe4c541c9] Block PE1
# 
# 
# Surrounding code from 'see' command
#   31 :   signal before_shift, before_saturation    : signed(wordlength downto 0);              -- Result before shift / saturation
#   32 :   signal unsigned_shift                     : unsigned(shift_wordlength-1 downto 0);    -- unsigned shift_val
#   33 :   signal V                                  : std_logic := '0';                         -- Overflow flag
#   34 : begin
#   35 :   signeda <= signed(inputa);
# ->36 :   signedb <= signed(inputb);
#   37 :   unsigned_shift <= unsigned(shift_val);
#   38 : 
#   39 :   operations: process (signeda, signedb, op) is
#   40 :     variable mul_tmp : signed(2*wordlength-1 downto 0);
# 
# End time: 16:38:43 on Sep 09,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 3
