Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct  7 12:40:29 2023
| Host         : Noel-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mcs_top_vanilla_timing_summary_routed.rpt -pb mcs_top_vanilla_timing_summary_routed.pb -rpx mcs_top_vanilla_timing_summary_routed.rpx -warn_on_violation
| Design       : mcs_top_vanilla
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.875        0.000                      0                 3915        0.031        0.000                      0                 3915        3.750        0.000                       0                   835  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.875        0.000                      0                 3915        0.031        0.000                      0                 3915        3.750        0.000                       0                   835  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   
(none)        sys_clk_pin   sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 1.907ns (26.256%)  route 5.356ns (73.744%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.614     5.217    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X57Y69         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.427     7.100    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.224 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.224    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.774 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.774    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.888    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.217 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          1.395     9.612    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/NewPC_Mux/Data_Addr[0]
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.334     9.946 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.534    12.480    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y14         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.555    14.977    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.187    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    14.355    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 1.907ns (26.323%)  route 5.338ns (73.677%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.614     5.217    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X57Y69         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.427     7.100    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.224 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.224    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.774 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.774    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.888    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.217 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          1.395     9.612    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/NewPC_Mux/Data_Addr[0]
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.334     9.946 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.515    12.461    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y12         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.564    14.986    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.187    15.173    
                         clock uncertainty           -0.035    15.138    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    14.364    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 1.907ns (26.323%)  route 5.338ns (73.677%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.614     5.217    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X57Y69         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.427     7.100    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.224 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.224    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.774 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.774    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.888    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.217 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          1.395     9.612    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/NewPC_Mux/Data_Addr[0]
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.334     9.946 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.515    12.461    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y10         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.568    14.990    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.187    15.177    
                         clock uncertainty           -0.035    15.142    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    14.368    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 1.907ns (25.760%)  route 5.496ns (74.240%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.614     5.217    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X57Y69         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.427     7.100    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.224 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.224    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.774 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.774    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.888    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.217 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          1.395     9.612    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/NewPC_Mux/Data_Addr[0]
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.334     9.946 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.674    12.620    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y9          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.734    15.157    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.187    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774    14.534    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 1.918ns (26.021%)  route 5.453ns (73.979%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.614     5.217    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X57Y69         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.427     7.100    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.224 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.224    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.774 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.774    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.888    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.002    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.237 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=35, routed)          1.206     9.443    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Data_Addr[0]
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.325     9.768 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.820    12.588    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y9          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.734    15.157    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.187    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.768    14.540    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.148ns  (logic 1.554ns (21.741%)  route 5.594ns (78.259%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.614     5.217    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X57Y69         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.427     7.100    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.224 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.224    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.864 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/O[3]
                         net (fo=35, routed)          1.506     9.369    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/NewPC_Mux/Data_Addr[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.334     9.703 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.661    12.365    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y14         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.555    14.977    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.187    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.774    14.355    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 1.774ns (24.820%)  route 5.373ns (75.180%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.614     5.217    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X57Y69         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.427     7.100    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.224 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.224    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.774 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.774    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.087 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=34, routed)          1.186     9.273    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/NewPC_Mux/Data_Addr[0]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.331     9.604 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.760    12.364    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y13         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.560    14.982    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.187    15.169    
                         clock uncertainty           -0.035    15.134    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.774    14.360    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 2.109ns (28.677%)  route 5.245ns (71.323%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.614     5.217    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X57Y69         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.427     7.100    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.224 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.224    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.774 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.774    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.888    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.002    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.116 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.116    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.450 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=34, routed)          1.309     9.759    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/NewPC_Mux/Data_Addr[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I1_O)        0.303    10.062 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.509    12.571    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y10         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.568    14.990    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.187    15.177    
                         clock uncertainty           -0.035    15.142    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    14.576    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 2.009ns (26.714%)  route 5.511ns (73.286%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.614     5.217    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X57Y69         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.427     7.100    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.224 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.224    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.774 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.774    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.888    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.002    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.350 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=35, routed)          1.127     9.477    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Data_Addr[0]
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.303     9.780 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.957    12.737    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y9          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.734    15.157    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.187    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.742    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 1.554ns (21.852%)  route 5.558ns (78.148%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.614     5.217    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X57Y69         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.427     7.100    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.224 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.224    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.864 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/O[3]
                         net (fo=35, routed)          1.506     9.369    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/NewPC_Mux/Data_Addr[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.334     9.703 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.625    12.328    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y13         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.560    14.982    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.187    15.169    
                         clock uncertainty           -0.035    15.134    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.774    14.360    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  2.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mmio_unit/gpi_slot3/rd_data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.244%)  route 0.200ns (51.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.566     1.485    mmio_unit/gpi_slot3/clk_IBUF_BUFG
    SLICE_X47Y55         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  mmio_unit/gpi_slot3/rd_data_reg_reg[15]/Q
                         net (fo=1, routed)           0.200     1.826    mmio_unit/timer_slot0/Q[5]
    SLICE_X55Y54         LUT5 (Prop_lut5_I4_O)        0.045     1.871 r  mmio_unit/timer_slot0/cpu_unit_i_18/O
                         net (fo=1, routed)           0.000     1.871    cpu_unit/inst/iomodule_0/U0/IO_Read_Data[15]
    SLICE_X55Y54         FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.834     1.999    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X55Y54         FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[15]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X55Y54         FDRE (Hold_fdre_C_D)         0.092     1.840    cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/gpo_slot2/buf_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.585%)  route 0.261ns (61.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.563     1.482    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X54Y58         FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[14]/Q
                         net (fo=1, routed)           0.261     1.907    mmio_unit/gpo_slot2/IO_write_data[14]
    SLICE_X40Y58         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.839     2.004    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[14]/C
                         clock pessimism             -0.250     1.753    
    SLICE_X40Y58         FDCE (Hold_fdce_C_D)         0.070     1.823    mmio_unit/gpo_slot2/buf_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.710%)  route 0.132ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.567     1.486    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[5]/Q
                         net (fo=63, routed)          0.132     1.759    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/ADDRD5
    SLICE_X38Y59         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.839     2.004    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/WCLK
    SLICE_X38Y59         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMA/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X38Y59         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.672    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.710%)  route 0.132ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.567     1.486    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[5]/Q
                         net (fo=63, routed)          0.132     1.759    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/ADDRD5
    SLICE_X38Y59         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.839     2.004    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/WCLK
    SLICE_X38Y59         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMB/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X38Y59         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.672    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.710%)  route 0.132ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.567     1.486    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[5]/Q
                         net (fo=63, routed)          0.132     1.759    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/ADDRD5
    SLICE_X38Y59         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.839     2.004    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/WCLK
    SLICE_X38Y59         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMC/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X38Y59         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.672    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.710%)  route 0.132ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.567     1.486    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[5]/Q
                         net (fo=63, routed)          0.132     1.759    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/ADDRD5
    SLICE_X38Y59         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.839     2.004    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/WCLK
    SLICE_X38Y59         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMD/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X38Y59         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.672    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.315%)  route 0.218ns (60.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.566     1.485    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X49Y54         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[2]/Q
                         net (fo=68, routed)          0.218     1.844    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/ADDRD2
    SLICE_X46Y53         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.837     2.002    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/WCLK
    SLICE_X46Y53         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.755    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.315%)  route 0.218ns (60.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.566     1.485    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X49Y54         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[2]/Q
                         net (fo=68, routed)          0.218     1.844    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/ADDRD2
    SLICE_X46Y53         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.837     2.002    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/WCLK
    SLICE_X46Y53         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.755    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.315%)  route 0.218ns (60.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.566     1.485    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X49Y54         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[2]/Q
                         net (fo=68, routed)          0.218     1.844    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/ADDRD2
    SLICE_X46Y53         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.837     2.002    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/WCLK
    SLICE_X46Y53         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.755    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.315%)  route 0.218ns (60.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.566     1.485    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X49Y54         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[2]/Q
                         net (fo=68, routed)          0.218     1.844    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/ADDRD2
    SLICE_X46Y53         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.837     2.002    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/WCLK
    SLICE_X46Y53         RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.755    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y64  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y64  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y68  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y64  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y64  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.635ns  (logic 1.631ns (24.581%)  route 5.004ns (75.419%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           4.368     5.875    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/reset_n_IBUF
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.999 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/cpu_unit_i_1/O
                         net (fo=175, routed)         0.636     6.635    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X42Y65         FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.509     4.932    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y65         FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.444ns  (logic 0.320ns (13.077%)  route 2.124ns (86.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.878     2.153    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/reset_n_IBUF
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.198 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/cpu_unit_i_1/O
                         net (fo=175, routed)         0.246     2.444    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X42Y65         FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.832     1.997    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y65         FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_unit/inst/rst_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.337%)  route 0.596ns (56.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.625     5.228    cpu_unit/inst/rst_0/U0/slowest_sync_clk
    SLICE_X48Y67         FDRE                                         r  cpu_unit/inst/rst_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  cpu_unit/inst/rst_0/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.596     6.280    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X48Y67         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.505     4.928    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X48Y67         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_unit/inst/rst_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.560     1.479    cpu_unit/inst/rst_0/U0/slowest_sync_clk
    SLICE_X48Y67         FDRE                                         r  cpu_unit/inst/rst_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cpu_unit/inst/rst_0/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.229     1.850    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X48Y67         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.829     1.994    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X48Y67         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmio_unit/uart_slot1/uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.036ns  (logic 4.011ns (44.390%)  route 5.025ns (55.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.632     5.235    mmio_unit/uart_slot1/uart_unit/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X47Y59         FDPE                                         r  mmio_unit/uart_slot1/uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDPE (Prop_fdpe_C_Q)         0.456     5.691 r  mmio_unit/uart_slot1/uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           5.025    10.716    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.271 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.271    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 4.009ns (48.315%)  route 4.288ns (51.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.635     5.238    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  mmio_unit/gpo_slot2/buf_reg_reg[2]/Q
                         net (fo=1, routed)           4.288     9.982    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.535 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.535    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 3.991ns (50.801%)  route 3.865ns (49.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.635     5.238    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  mmio_unit/gpo_slot2/buf_reg_reg[1]/Q
                         net (fo=1, routed)           3.865     9.559    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.094 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.094    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 3.976ns (50.692%)  route 3.868ns (49.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.635     5.238    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  mmio_unit/gpo_slot2/buf_reg_reg[0]/Q
                         net (fo=1, routed)           3.868     9.562    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.082 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.082    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 4.008ns (55.044%)  route 3.273ns (44.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.635     5.238    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  mmio_unit/gpo_slot2/buf_reg_reg[4]/Q
                         net (fo=1, routed)           3.273     8.967    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.519 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.519    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 4.007ns (55.066%)  route 3.269ns (44.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.635     5.238    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  mmio_unit/gpo_slot2/buf_reg_reg[3]/Q
                         net (fo=1, routed)           3.269     8.963    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.514 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.514    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.003ns  (logic 4.010ns (57.267%)  route 2.993ns (42.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.638     5.241    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  mmio_unit/gpo_slot2/buf_reg_reg[9]/Q
                         net (fo=1, routed)           2.993     8.689    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    12.244 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.244    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.960ns  (logic 4.008ns (57.579%)  route 2.953ns (42.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.629     5.232    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X48Y63         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mmio_unit/gpo_slot2/buf_reg_reg[12]/Q
                         net (fo=1, routed)           2.953     8.640    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.192 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.192    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.868ns  (logic 4.066ns (59.197%)  route 2.802ns (40.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.629     5.232    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X46Y63         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDCE (Prop_fdce_C_Q)         0.518     5.750 r  mmio_unit/gpo_slot2/buf_reg_reg[8]/Q
                         net (fo=1, routed)           2.802     8.552    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.100 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.100    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 3.987ns (58.546%)  route 2.823ns (41.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.638     5.241    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  mmio_unit/gpo_slot2/buf_reg_reg[11]/Q
                         net (fo=1, routed)           2.823     8.520    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    12.051 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.051    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.393ns (63.337%)  route 0.807ns (36.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.565     1.484    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  mmio_unit/gpo_slot2/buf_reg_reg[5]/Q
                         net (fo=1, routed)           0.807     2.432    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.684 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.684    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.410ns (63.389%)  route 0.815ns (36.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.567     1.486    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  mmio_unit/gpo_slot2/buf_reg_reg[15]/Q
                         net (fo=1, routed)           0.815     2.442    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.711 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.711    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.394ns (61.625%)  route 0.868ns (38.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.567     1.486    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  mmio_unit/gpo_slot2/buf_reg_reg[10]/Q
                         net (fo=1, routed)           0.868     2.495    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.749 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.749    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.396ns (61.507%)  route 0.874ns (38.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.567     1.486    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  mmio_unit/gpo_slot2/buf_reg_reg[13]/Q
                         net (fo=1, routed)           0.874     2.501    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.756 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.756    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.397ns (61.490%)  route 0.875ns (38.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.565     1.484    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  mmio_unit/gpo_slot2/buf_reg_reg[7]/Q
                         net (fo=1, routed)           0.875     2.500    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.756 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.756    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.397ns (61.184%)  route 0.886ns (38.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.565     1.484    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  mmio_unit/gpo_slot2/buf_reg_reg[6]/Q
                         net (fo=1, routed)           0.886     2.511    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.767 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.767    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.373ns (60.083%)  route 0.912ns (39.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.567     1.486    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  mmio_unit/gpo_slot2/buf_reg_reg[11]/Q
                         net (fo=1, routed)           0.912     2.540    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.772 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.772    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.412ns (61.464%)  route 0.885ns (38.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.567     1.486    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  mmio_unit/gpo_slot2/buf_reg_reg[14]/Q
                         net (fo=1, routed)           0.885     2.512    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.783 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.783    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.412ns (61.097%)  route 0.899ns (38.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.562     1.481    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X46Y63         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  mmio_unit/gpo_slot2/buf_reg_reg[8]/Q
                         net (fo=1, routed)           0.899     2.545    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.793 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.793    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_slot2/buf_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.393ns (59.572%)  route 0.946ns (40.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.562     1.481    mmio_unit/gpo_slot2/clk_IBUF_BUFG
    SLICE_X48Y63         FDCE                                         r  mmio_unit/gpo_slot2/buf_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  mmio_unit/gpo_slot2/buf_reg_reg[12]/Q
                         net (fo=1, routed)           0.946     2.568    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.820 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.820    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           201 Endpoints
Min Delay           201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.449ns  (logic 1.631ns (17.260%)  route 7.818ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           4.368     5.875    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/reset_n_IBUF
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.999 f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/cpu_unit_i_1/O
                         net (fo=175, routed)         3.450     9.449    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]
    SLICE_X47Y52         FDCE                                         f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.514     4.937    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X47Y52         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.449ns  (logic 1.631ns (17.260%)  route 7.818ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           4.368     5.875    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/reset_n_IBUF
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.999 f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/cpu_unit_i_1/O
                         net (fo=175, routed)         3.450     9.449    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]
    SLICE_X47Y52         FDCE                                         f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.514     4.937    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X47Y52         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.449ns  (logic 1.631ns (17.260%)  route 7.818ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           4.368     5.875    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/reset_n_IBUF
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.999 f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/cpu_unit_i_1/O
                         net (fo=175, routed)         3.450     9.449    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]
    SLICE_X47Y52         FDCE                                         f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.514     4.937    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_IBUF_BUFG
    SLICE_X47Y52         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            mmio_unit/gpi_slot3/rd_data_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.296ns  (logic 1.631ns (17.546%)  route 7.665ns (82.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           4.368     5.875    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/reset_n_IBUF
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.999 f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/cpu_unit_i_1/O
                         net (fo=175, routed)         3.296     9.296    mmio_unit/gpi_slot3/rd_data_reg_reg[0]_0
    SLICE_X54Y52         FDCE                                         f  mmio_unit/gpi_slot3/rd_data_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.505     4.928    mmio_unit/gpi_slot3/clk_IBUF_BUFG
    SLICE_X54Y52         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.258ns  (logic 1.631ns (17.617%)  route 7.627ns (82.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           4.368     5.875    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/reset_n_IBUF
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.999 f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/cpu_unit_i_1/O
                         net (fo=175, routed)         3.259     9.258    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[0]_0
    SLICE_X40Y53         FDCE                                         f  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.518     4.941    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.258ns  (logic 1.631ns (17.617%)  route 7.627ns (82.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           4.368     5.875    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/reset_n_IBUF
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.999 f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/cpu_unit_i_1/O
                         net (fo=175, routed)         3.259     9.258    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[0]_0
    SLICE_X40Y53         FDCE                                         f  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.518     4.941    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.254ns  (logic 1.631ns (17.625%)  route 7.623ns (82.375%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           4.368     5.875    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/reset_n_IBUF
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.999 f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/cpu_unit_i_1/O
                         net (fo=175, routed)         3.255     9.254    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[0]_0
    SLICE_X41Y53         FDCE                                         f  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.518     4.941    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.254ns  (logic 1.631ns (17.625%)  route 7.623ns (82.375%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           4.368     5.875    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/reset_n_IBUF
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.999 f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/cpu_unit_i_1/O
                         net (fo=175, routed)         3.255     9.254    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[0]_0
    SLICE_X41Y53         FDCE                                         f  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.518     4.941    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            mmio_unit/uart_slot1/uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.243ns  (logic 1.631ns (17.646%)  route 7.612ns (82.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           4.368     5.875    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/reset_n_IBUF
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.999 f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/cpu_unit_i_1/O
                         net (fo=175, routed)         3.244     9.243    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[0]_0
    SLICE_X42Y54         FDCE                                         f  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.515     4.938    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.211ns  (logic 1.631ns (17.707%)  route 7.580ns (82.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           4.368     5.875    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/reset_n_IBUF
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.999 f  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/cpu_unit_i_1/O
                         net (fo=175, routed)         3.212     9.211    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[0]_0
    SLICE_X47Y53         FDCE                                         f  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         1.513     4.936    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X47Y53         FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            mmio_unit/gpi_slot3/rd_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.262ns (21.976%)  route 0.930ns (78.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.930     1.191    mmio_unit/gpi_slot3/D[6]
    SLICE_X46Y64         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.832     1.997    mmio_unit/gpi_slot3/clk_IBUF_BUFG
    SLICE_X46Y64         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            mmio_unit/gpi_slot3/rd_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.245ns (19.901%)  route 0.986ns (80.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.986     1.231    mmio_unit/gpi_slot3/D[3]
    SLICE_X46Y64         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.832     1.997    mmio_unit/gpi_slot3/clk_IBUF_BUFG
    SLICE_X46Y64         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            mmio_unit/gpi_slot3/rd_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.291ns (23.510%)  route 0.946ns (76.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.946     1.237    mmio_unit/gpi_slot3/D[13]
    SLICE_X44Y57         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.837     2.002    mmio_unit/gpi_slot3/clk_IBUF_BUFG
    SLICE_X44Y57         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[13]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            mmio_unit/gpi_slot3/rd_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.292ns (23.399%)  route 0.954ns (76.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.954     1.246    mmio_unit/gpi_slot3/D[15]
    SLICE_X47Y55         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.837     2.002    mmio_unit/gpi_slot3/clk_IBUF_BUFG
    SLICE_X47Y55         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[15]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            mmio_unit/gpi_slot3/rd_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.265ns (20.774%)  route 1.010ns (79.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           1.010     1.274    mmio_unit/gpi_slot3/D[8]
    SLICE_X54Y52         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.835     2.000    mmio_unit/gpi_slot3/clk_IBUF_BUFG
    SLICE_X54Y52         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[8]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            mmio_unit/gpi_slot3/rd_data_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.270ns (20.697%)  route 1.033ns (79.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.033     1.303    mmio_unit/gpi_slot3/D[11]
    SLICE_X52Y53         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.834     1.999    mmio_unit/gpi_slot3/clk_IBUF_BUFG
    SLICE_X52Y53         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[11]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            mmio_unit/gpi_slot3/rd_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.260ns (19.439%)  route 1.079ns (80.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.079     1.339    mmio_unit/gpi_slot3/D[4]
    SLICE_X46Y64         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.832     1.997    mmio_unit/gpi_slot3/clk_IBUF_BUFG
    SLICE_X46Y64         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            mmio_unit/gpi_slot3/rd_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.277ns (19.403%)  route 1.152ns (80.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           1.152     1.430    mmio_unit/gpi_slot3/D[14]
    SLICE_X52Y55         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.834     1.999    mmio_unit/gpi_slot3/clk_IBUF_BUFG
    SLICE_X52Y55         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[14]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            mmio_unit/gpi_slot3/rd_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.250ns (17.309%)  route 1.193ns (82.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           1.193     1.443    mmio_unit/gpi_slot3/D[9]
    SLICE_X52Y52         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.835     2.000    mmio_unit/gpi_slot3/clk_IBUF_BUFG
    SLICE_X52Y52         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[9]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            mmio_unit/gpi_slot3/rd_data_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.265ns (17.516%)  route 1.248ns (82.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.248     1.513    mmio_unit/gpi_slot3/D[5]
    SLICE_X46Y64         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=834, routed)         0.832     1.997    mmio_unit/gpi_slot3/clk_IBUF_BUFG
    SLICE_X46Y64         FDCE                                         r  mmio_unit/gpi_slot3/rd_data_reg_reg[5]/C





