[%General]
%3Csource%3E=D:/LogicDesignExperiment/final_project/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd
%3Cfilename%3E=D:/LogicDesignExperiment/final_project/camera_try/top_level.v
%3Cclass%3E=100
%3Cbasename%3E=top_level
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk100, btnl, btnc, btnr, config_finished, vga_hsync, vga_vsync, vga_r, vga_g, vga_b, ov7670_pclk, ov7670_xclk, ov7670_vsync, ov7670_href, ov7670_data, ov7670_sioc, ov7670_siod, ov7670_pwdn, ov7670_reset
activearea\category=117
activearea\port=0
activearea\alias=activeArea
activearea\type\Subtype\mark1=ieee::std_logic
activearea\type\Subtype\mark2=ieee::std_logic
address_generator\category=105
address_generator\port=0
address_generator\alias=Address_Generator
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
blue\category=117
blue\port=0
blue\alias=blue
blue\type\Subtype\mark1=ieee::std_logic_vector
blue\type\Subtype\mark2=ieee::std_logic_vector
blue\type\Subtype\constraint\0\Range\dir=false
blue\type\Subtype\constraint\0\Range\left\Constant\value=7
blue\type\Subtype\constraint\0\Range\left\Constant\units=
blue\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
blue\type\Subtype\constraint\0\Range\right\Constant\value=0
blue\type\Subtype\constraint\0\Range\right\Constant\units=
blue\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
btnc\category=117
btnc\port=1
btnc\alias=btnc
btnc\type\Subtype\mark1=ieee::std_logic
btnc\type\Subtype\mark2=ieee::std_logic
btnl\category=117
btnl\port=1
btnl\alias=btnl
btnl\type\Subtype\mark1=ieee::std_logic
btnl\type\Subtype\mark2=ieee::std_logic
btnr\category=117
btnr\port=1
btnr\alias=btnr
btnr\type\Subtype\mark1=ieee::std_logic
btnr\type\Subtype\mark2=ieee::std_logic
clk100\category=117
clk100\port=1
clk100\alias=clk100
clk100\type\Subtype\mark1=ieee::std_logic
clk100\type\Subtype\mark2=ieee::std_logic
clk_camera\category=117
clk_camera\port=0
clk_camera\alias=clk_camera
clk_camera\type\Subtype\mark1=ieee::std_logic
clk_camera\type\Subtype\mark2=ieee::std_logic
clk_vga\category=117
clk_vga\port=0
clk_vga\alias=clk_vga
clk_vga\type\Subtype\mark1=ieee::std_logic
clk_vga\type\Subtype\mark2=ieee::std_logic
clocking\category=105
clocking\port=0
clocking\alias=clocking
config_finished\category=117
config_finished\port=2
config_finished\alias=config_finished
config_finished\type\Subtype\mark1=ieee::std_logic
config_finished\type\Subtype\mark2=ieee::std_logic
debounce\category=105
debounce\port=0
debounce\alias=debounce
frame_buffer\category=105
frame_buffer\port=0
frame_buffer\alias=frame_buffer
green\category=117
green\port=0
green\alias=green
green\type\Subtype\mark1=ieee::std_logic_vector
green\type\Subtype\mark2=ieee::std_logic_vector
green\type\Subtype\constraint\0\Range\dir=false
green\type\Subtype\constraint\0\Range\left\Constant\value=7
green\type\Subtype\constraint\0\Range\left\Constant\units=
green\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
green\type\Subtype\constraint\0\Range\right\Constant\value=0
green\type\Subtype\constraint\0\Range\right\Constant\units=
green\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
inst_address_generator\category=105
inst_address_generator\port=0
inst_address_generator\alias=Inst_Address_Generator
inst_debounce\category=105
inst_debounce\port=0
inst_debounce\alias=Inst_debounce
inst_frame_buffer\category=105
inst_frame_buffer\port=0
inst_frame_buffer\alias=Inst_frame_buffer
inst_ov7670_capture\category=105
inst_ov7670_capture\port=0
inst_ov7670_capture\alias=Inst_ov7670_capture
inst_ov7670_controller\category=105
inst_ov7670_controller\port=0
inst_ov7670_controller\alias=Inst_ov7670_controller
inst_rgb\category=105
inst_rgb\port=0
inst_rgb\alias=Inst_RGB
inst_vga\category=105
inst_vga\port=0
inst_vga\alias=Inst_VGA
nblank\category=117
nblank\port=0
nblank\alias=nBlank
nblank\type\Subtype\mark1=ieee::std_logic
nblank\type\Subtype\mark2=ieee::std_logic
nsync\category=117
nsync\port=0
nsync\alias=nSync
nsync\type\Subtype\mark1=ieee::std_logic
nsync\type\Subtype\mark2=ieee::std_logic
ov7670_capture\category=105
ov7670_capture\port=0
ov7670_capture\alias=ov7670_capture
ov7670_controller\category=105
ov7670_controller\port=0
ov7670_controller\alias=ov7670_controller
ov7670_data\category=117
ov7670_data\port=1
ov7670_data\alias=ov7670_data
ov7670_data\type\Subtype\mark1=ieee::std_logic_vector
ov7670_data\type\Subtype\mark2=ieee::std_logic_vector
ov7670_data\type\Subtype\constraint\0\Range\dir=false
ov7670_data\type\Subtype\constraint\0\Range\left\Constant\value=7
ov7670_data\type\Subtype\constraint\0\Range\left\Constant\units=
ov7670_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ov7670_data\type\Subtype\constraint\0\Range\right\Constant\value=0
ov7670_data\type\Subtype\constraint\0\Range\right\Constant\units=
ov7670_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ov7670_href\category=117
ov7670_href\port=1
ov7670_href\alias=ov7670_href
ov7670_href\type\Subtype\mark1=ieee::std_logic
ov7670_href\type\Subtype\mark2=ieee::std_logic
ov7670_pclk\category=117
ov7670_pclk\port=1
ov7670_pclk\alias=ov7670_pclk
ov7670_pclk\type\Subtype\mark1=ieee::std_logic
ov7670_pclk\type\Subtype\mark2=ieee::std_logic
ov7670_pwdn\category=117
ov7670_pwdn\port=2
ov7670_pwdn\alias=ov7670_pwdn
ov7670_pwdn\type\Subtype\mark1=ieee::std_logic
ov7670_pwdn\type\Subtype\mark2=ieee::std_logic
ov7670_reset\category=117
ov7670_reset\port=2
ov7670_reset\alias=ov7670_reset
ov7670_reset\type\Subtype\mark1=ieee::std_logic
ov7670_reset\type\Subtype\mark2=ieee::std_logic
ov7670_sioc\category=117
ov7670_sioc\port=2
ov7670_sioc\alias=ov7670_sioc
ov7670_sioc\type\Subtype\mark1=ieee::std_logic
ov7670_sioc\type\Subtype\mark2=ieee::std_logic
ov7670_siod\category=117
ov7670_siod\port=3
ov7670_siod\alias=ov7670_siod
ov7670_siod\type\Subtype\mark1=ieee::std_logic
ov7670_siod\type\Subtype\mark2=ieee::std_logic
ov7670_vsync\category=117
ov7670_vsync\port=1
ov7670_vsync\alias=ov7670_vsync
ov7670_vsync\type\Subtype\mark1=ieee::std_logic
ov7670_vsync\type\Subtype\mark2=ieee::std_logic
ov7670_xclk\category=117
ov7670_xclk\port=2
ov7670_xclk\alias=ov7670_xclk
ov7670_xclk\type\Subtype\mark1=ieee::std_logic
ov7670_xclk\type\Subtype\mark2=ieee::std_logic
rd_addr\category=117
rd_addr\port=0
rd_addr\alias=rd_addr
rd_addr\type\Subtype\mark1=ieee::std_logic_vector
rd_addr\type\Subtype\mark2=ieee::std_logic_vector
rd_addr\type\Subtype\constraint\0\Range\dir=false
rd_addr\type\Subtype\constraint\0\Range\left\Constant\value=16
rd_addr\type\Subtype\constraint\0\Range\left\Constant\units=
rd_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rd_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
rd_addr\type\Subtype\constraint\0\Range\right\Constant\units=
rd_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rdaddress\category=117
rdaddress\port=0
rdaddress\alias=rdaddress
rdaddress\type\Subtype\mark1=ieee::std_logic_vector
rdaddress\type\Subtype\mark2=ieee::std_logic_vector
rdaddress\type\Subtype\constraint\0\Range\dir=false
rdaddress\type\Subtype\constraint\0\Range\left\Constant\value=18
rdaddress\type\Subtype\constraint\0\Range\left\Constant\units=
rdaddress\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rdaddress\type\Subtype\constraint\0\Range\right\Constant\value=0
rdaddress\type\Subtype\constraint\0\Range\right\Constant\units=
rdaddress\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rddata\category=117
rddata\port=0
rddata\alias=rddata
rddata\type\Subtype\mark1=ieee::std_logic_vector
rddata\type\Subtype\mark2=ieee::std_logic_vector
rddata\type\Subtype\constraint\0\Range\dir=false
rddata\type\Subtype\constraint\0\Range\left\Constant\value=11
rddata\type\Subtype\constraint\0\Range\left\Constant\units=
rddata\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rddata\type\Subtype\constraint\0\Range\right\Constant\value=0
rddata\type\Subtype\constraint\0\Range\right\Constant\units=
rddata\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
red\category=117
red\port=0
red\alias=red
red\type\Subtype\mark1=ieee::std_logic_vector
red\type\Subtype\mark2=ieee::std_logic_vector
red\type\Subtype\constraint\0\Range\dir=false
red\type\Subtype\constraint\0\Range\left\Constant\value=7
red\type\Subtype\constraint\0\Range\left\Constant\units=
red\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
red\type\Subtype\constraint\0\Range\right\Constant\value=0
red\type\Subtype\constraint\0\Range\right\Constant\units=
red\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
resend\category=117
resend\port=0
resend\alias=resend
resend\type\Subtype\mark1=ieee::std_logic
resend\type\Subtype\mark2=ieee::std_logic
rez_160x120\category=117
rez_160x120\port=0
rez_160x120\alias=rez_160x120
rez_160x120\type\Subtype\mark1=ieee::std_logic
rez_160x120\type\Subtype\mark2=ieee::std_logic
rez_320x240\category=117
rez_320x240\port=0
rez_320x240\alias=rez_320x240
rez_320x240\type\Subtype\mark1=ieee::std_logic
rez_320x240\type\Subtype\mark2=ieee::std_logic
rgb\category=105
rgb\port=0
rgb\alias=RGB
size_select\category=117
size_select\port=0
size_select\alias=size_select
size_select\type\Subtype\mark1=ieee::std_logic_vector
size_select\type\Subtype\mark2=ieee::std_logic_vector
size_select\type\Subtype\constraint\0\Range\dir=false
size_select\type\Subtype\constraint\0\Range\left\Constant\value=1
size_select\type\Subtype\constraint\0\Range\left\Constant\units=
size_select\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
size_select\type\Subtype\constraint\0\Range\right\Constant\value=0
size_select\type\Subtype\constraint\0\Range\right\Constant\units=
size_select\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
top_level\category=100
top_level\port=0
top_level\alias=top_level
vga\category=105
vga\port=0
vga\alias=VGA
vga_b\category=117
vga_b\port=2
vga_b\alias=vga_b
vga_b\type\Subtype\mark1=ieee::std_logic_vector
vga_b\type\Subtype\mark2=ieee::std_logic_vector
vga_b\type\Subtype\constraint\0\Range\dir=false
vga_b\type\Subtype\constraint\0\Range\left\Constant\value=3
vga_b\type\Subtype\constraint\0\Range\left\Constant\units=
vga_b\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
vga_b\type\Subtype\constraint\0\Range\right\Constant\value=0
vga_b\type\Subtype\constraint\0\Range\right\Constant\units=
vga_b\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
vga_g\category=117
vga_g\port=2
vga_g\alias=vga_g
vga_g\type\Subtype\mark1=ieee::std_logic_vector
vga_g\type\Subtype\mark2=ieee::std_logic_vector
vga_g\type\Subtype\constraint\0\Range\dir=false
vga_g\type\Subtype\constraint\0\Range\left\Constant\value=3
vga_g\type\Subtype\constraint\0\Range\left\Constant\units=
vga_g\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
vga_g\type\Subtype\constraint\0\Range\right\Constant\value=0
vga_g\type\Subtype\constraint\0\Range\right\Constant\units=
vga_g\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
vga_hsync\category=117
vga_hsync\port=2
vga_hsync\alias=vga_hsync
vga_hsync\type\Subtype\mark1=ieee::std_logic
vga_hsync\type\Subtype\mark2=ieee::std_logic
vga_pll\category=105
vga_pll\port=0
vga_pll\alias=vga_pll
vga_r\category=117
vga_r\port=2
vga_r\alias=vga_r
vga_r\type\Subtype\mark1=ieee::std_logic_vector
vga_r\type\Subtype\mark2=ieee::std_logic_vector
vga_r\type\Subtype\constraint\0\Range\dir=false
vga_r\type\Subtype\constraint\0\Range\left\Constant\value=3
vga_r\type\Subtype\constraint\0\Range\left\Constant\units=
vga_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
vga_r\type\Subtype\constraint\0\Range\right\Constant\value=0
vga_r\type\Subtype\constraint\0\Range\right\Constant\units=
vga_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
vga_vsync\category=117
vga_vsync\port=2
vga_vsync\alias=vga_vsync
vga_vsync\type\Subtype\mark1=ieee::std_logic
vga_vsync\type\Subtype\mark2=ieee::std_logic
vsync\category=117
vsync\port=0
vsync\alias=vSync
vsync\type\Subtype\mark1=ieee::std_logic
vsync\type\Subtype\mark2=ieee::std_logic
wr_addr\category=117
wr_addr\port=0
wr_addr\alias=wr_addr
wr_addr\type\Subtype\mark1=ieee::std_logic_vector
wr_addr\type\Subtype\mark2=ieee::std_logic_vector
wr_addr\type\Subtype\constraint\0\Range\dir=false
wr_addr\type\Subtype\constraint\0\Range\left\Constant\value=16
wr_addr\type\Subtype\constraint\0\Range\left\Constant\units=
wr_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
wr_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
wr_addr\type\Subtype\constraint\0\Range\right\Constant\units=
wr_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
wraddress\category=117
wraddress\port=0
wraddress\alias=wraddress
wraddress\type\Subtype\mark1=ieee::std_logic_vector
wraddress\type\Subtype\mark2=ieee::std_logic_vector
wraddress\type\Subtype\constraint\0\Range\dir=false
wraddress\type\Subtype\constraint\0\Range\left\Constant\value=18
wraddress\type\Subtype\constraint\0\Range\left\Constant\units=
wraddress\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
wraddress\type\Subtype\constraint\0\Range\right\Constant\value=0
wraddress\type\Subtype\constraint\0\Range\right\Constant\units=
wraddress\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
wrdata\category=117
wrdata\port=0
wrdata\alias=wrdata
wrdata\type\Subtype\mark1=ieee::std_logic_vector
wrdata\type\Subtype\mark2=ieee::std_logic_vector
wrdata\type\Subtype\constraint\0\Range\dir=false
wrdata\type\Subtype\constraint\0\Range\left\Constant\value=11
wrdata\type\Subtype\constraint\0\Range\left\Constant\units=
wrdata\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
wrdata\type\Subtype\constraint\0\Range\right\Constant\value=0
wrdata\type\Subtype\constraint\0\Range\right\Constant\units=
wrdata\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
wren\category=117
wren\port=0
wren\alias=wren
wren\type\Subtype\mark1=ieee::std_logic_vector
wren\type\Subtype\mark2=ieee::std_logic_vector
wren\type\Subtype\constraint\0\Range\dir=false
wren\type\Subtype\constraint\0\Range\left\Constant\value=0
wren\type\Subtype\constraint\0\Range\left\Constant\units=
wren\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
wren\type\Subtype\constraint\0\Range\right\Constant\value=0
wren\type\Subtype\constraint\0\Range\right\Constant\units=
wren\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
your_instance_name\category=105
your_instance_name\port=0
your_instance_name\alias=your_instance_name
%3ChasCode%3E=true
