<strong>verilog-beg-block-re-ordered</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
"\\(\\<begin\\>\\)\\|\\(\\<randcase\\>\\|\\(\\<unique0?\\s-+\\|priority\\s-+\\)?case[xz]?\\>\\)\\|\\(\\(\\<disable\\>\\s-+\\|\\<wait\\>\\s-+\\)?fork\\>\\)\\|\\(\\<class\\>\\)\\|\\(\\<table\\>\\)\\|\\(\\<specify\\>\\)\\|\\(\\<function\\>\\)\\|\\(\\(\\(\\<virtual\\>\\s-+\\)\\|\\(\\<protected\\>\\s-+\\)\\)*\\<function\\>\\)\\|\\(\\<task\\>\\)\\|\\(\\(\\(\\<virtual\\>\\s-+\\)\\|\\(\\<protected\\>\\s-+\\)\\)*\\<task\\>\\)\\|\\(\\<generate\\>\\)\\|\\(\\<covergroup\\>\\)\\|\\(\\(\\(\\<cover\\>\\s-+\\)\\|\\(\\<assert\\>\\s-+\\)\\)*\\<property\\>\\)\\|\\(\\<\\(rand\\)?sequence\\>\\)\\|\\(\\<clocking\\>\\)\\|\\(\\<`[ou]vm_[a-z_]+_begin\\>\\)\\|\\(\\<`vmm_[a-z_]+_member_begin\\>\\)"</pre></br>
<ul><li>  This variable may be risky if used as a file-local variable.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Not documented as a variable.