{"url": "https://www.ics.uci.edu/~maheshmn/pubs.html", "content": "<H1>\nPublications</H1>\n\n<H3>\nJournal</H3>\n<UL>\n\n<LI>\n\n Mahesh Mamidipaka, Dan Hirschberg, and Nikil Dutt, \"<A HREF=\"./Pubs/ieeetran01.pdf\">Adaptive Low power address encoding using\nself-organizing lists</A>\", <I>IEEE Transactions on VLSI Systems (TVLSI) </I>, Pages: 827-834, Volume:11, Issue:5, Oct. 2003.  <BR>\n&nbsp;\n\n<LI>\n Prabhat Mishra, Mahesh Mamidipaka, and Nikil Dutt, \"<A HREF=\"./Pubs/acmtecs03.pdf\"> Processor-Memory\nCo-exploration using an Architecture Description Language</A>\", <I>, ACM Transactions on Embedded Computing Systems (TECS) </I>, Pages: 143-162 , Volume: 3, Issue:1, Feb. 2004. <BR>\n&nbsp;\n\n<LI>\nMahesh Mamidipaka, Kamal Khouri, Nikil Dutt, and Magdy Abadir, \"<A HREF=\"./Pubs/iccad03.pdf\">IDAP: A Tool for High Level Power\nEstimation of Custom Array Structures</A>\", <I> IEEE Transactions on CAD (TCAD) </I> (to appear in Sept. 2004). <BR>\n&nbsp;\n\n</UL>\n\n<H3>\nConference</H3>\n\n<UL>\n<LI>\nMahesh Mamidipaka, Satrajit Gupta, and Mahesh Mehendale, \"<A HREF=\"./Pubs/vlsi99.pdf\">Improving Area  Efficiency of\nResidue Number System(RNS) based implementation of DSP algorithms</A>\", <I> Proc. Int'l\nConference on VLSI Design(VLSID)</I>, Goa, India (1999). (* BEST STUDENT PAPER AWARD) <BR>\n&nbsp;\n\n<LI>\n Mahesh Mamidipaka and Mahesh Mehendale, \"<A HREF=\"./Pubs/iscas99.pdf\">Improving performance of high precision signal processing\non programmable DSPs</A>\", <I> Proc. IEEE Int'l Symposium on Circuits and Systems (ISCAS)</I>,\nOrlando, Florida (1999). <BR>\n&nbsp;\n\n<LI>\nMahesh Mamidipaka, Mahesh Mehendale, and Sunil Sherlekar, \"<A HREF=\"./Pubs/vlsi00.pdf\"> Low Power Realization of Residue Number\nSystem based FIR Filters</A>\", <I> Proc. Int'l conference on  VLSI design(VLSID)</I>,\nKolkota, India (2000). <BR>\n&nbsp;\n\n<LI>\nMahesh Mamidipaka, Dan Hirschberg, and Nikil Dutt, \"<A HREF=\"./Pubs/islped01.ps\">  Low power address encoding using\nself-organizing lists </A>\", <I>Proc. ACM/IEEE Int'l Symp. on Low Power Electronics and Design(ISLPED)</I>,\nHuntington Beach CA (2001). <BR>\n&nbsp;\n\n<LI>\nMahesh Mamidipaka, Nikil Dutt, and Dan Hirschberg,\"<A HREF=\"./Pubs/isss02.pdf\">\nEfficient power reduction techniques for time multiplexed address buses </A>\",\n<I>Proc. 15th ACM Int'l Symp. on System Synthesis(ISSS)</I>, Kyoto (2002). <BR>\n&nbsp;\n\n<LI>\nMahesh Mamidipaka, Nikil Dutt, and Kamal Khouri, \"<A HREF=\"./Pubs/vlsi03.pdf\">A Methodology for Accurate Modeling of Energy\nDissipation in Array Structures</A>\", <I>Proc. Int'l conference on  VLSI design(VLSID)</I>,\nNew Delhi, India (2003). <BR>\n&nbsp;\n\n<LI>\nMahesh Mamidipaka and Nikil Dutt, \"<A HREF=\"./Pubs/date03.pdf\">On-chip Stack based Memory Organization for Low Power\nEmbedded Architectures</A>\", <I> Proc. of Design Automation and Test in Europe(DATE)</I>,\nMesse Munich, Germany (2003). <BR>\n&nbsp;\n\n<LI>\nMahesh Mamidipaka, Kamal Khouri, Nikil Dutt, and Magdy Abadir, \"<A HREF=\"./Pubs/iccad03.pdf\">IDAP: A Tool for High Level Power\nEstimation of Custom Array Structures </A>\", <I> Proc. of Int'l Conference on Computer Aided Design (ICCAD)</I>,\nSan Jose, CA (2003). <BR>\n&nbsp;\n\n<LI>\nMahesh Mamidipaka, Kamal Khouri, Nikil Dutt, and Magdy Abadir, \"<A HREF=\"./Pubs/isss04.pdf\">\nAnalytical Models for Leakage Power Estimation of Memory Array Structures </A>\",\n<I>Proc. of Int'l Conference on Hardware/Software and Co-design and System Synthesis\n(CODES+ISSS)</I>, Stockholm, Sweden (2004). <BR>\n&nbsp;\n</UL>\n\n<H3>\nTechnical Reports</H3>\n<UL>\n\n<LI>\nMahesh Mamidipaka, Dan Hirschberg, and Nikil Dutt, \"<A HREF=\"./encoding_tr.doc\">Encoding Techniques for\nLow Power  Address Buses</A>\", Technical Report, University of California, Irvine, 2001. <BR>\n &nbsp;\n\n<LI>\nPrabhat Mishra, Mahesh Mamidipaka, and Nikil Dutt, \"<A HREF=\"./Pubs/TR02-19.pdf\">A Framework for Memory Subsystem\nExploration </A>\", CECS Technical Report #02-19, University of California, Irvine, May 2002. <BR>\n&nbsp;\n\n<LI>\nMahesh Mamidipaka, Kamal Khouri, Nikil Dutt, and Magdy Abadir, \"<A HREF=\"./Pubs/TR03-32.pdf\">Leakage Power Estimation in SRAMs </A>\",\nCECS Technical Report #03-32, University of California, Irvine, Sept 2003. <BR>\n&nbsp;\n\n</UL>\n\n<br>\n<br>\n<table height=20 width=125>\n<tr>\n<td BGCOLOR=\"#777755\"><i><font color=\"#FFFFFF\"><b><center>Disclaimer</center></b></font>\n</tr>\n</table>\n</b>\n<br>\n\n<div align=\"left\"><font face=\"Times New Roman, Times, serif\"><i><font size=\"3\">\nThe above publications are covered by copyright.\nPermission to make digital/hard copy of all or part of the above papers,\ntechnical reports, and presentations for personal or\nclassroom use is granted without fee provided that copies are not made or\ndistributed for profit or commercial advantage. To copy otherwise,\nto republish, to post on servers, or to redistribute to lists requires\nprior specific permission.\n", "encoding": "ascii"}