/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 328 272)
	(text "fetch_stage" (rect 5 0 73 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 235 24 252)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "preload" (rect 0 0 46 19)(font "Intel Clear" (font_size 8)))
		(text "preload" (rect 21 27 67 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "preload_addr[10..0]" (rect 0 0 120 19)(font "Intel Clear" (font_size 8)))
		(text "preload_addr[10..0]" (rect 21 43 141 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "clock" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
		(text "clock" (rect 21 59 50 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "hold" (rect 0 0 25 19)(font "Intel Clear" (font_size 8)))
		(text "hold" (rect 21 75 46 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 312 32)
		(output)
		(text "instr_addr[10..0]" (rect 0 0 100 19)(font "Intel Clear" (font_size 8)))
		(text "instr_addr[10..0]" (rect 191 27 291 46)(font "Intel Clear" (font_size 8)))
		(line (pt 312 32)(pt 296 32)(line_width 3))
	)
	(port
		(pt 312 48)
		(output)
		(text "instruction[21..0]" (rect 0 0 100 19)(font "Intel Clear" (font_size 8)))
		(text "instruction[21..0]" (rect 191 43 291 62)(font "Intel Clear" (font_size 8)))
		(line (pt 312 48)(pt 296 48)(line_width 3))
	)
	(port
		(pt 312 64)
		(output)
		(text "incr_intruction[21..0]" (rect 0 0 122 19)(font "Intel Clear" (font_size 8)))
		(text "incr_intruction[21..0]" (rect 169 59 291 78)(font "Intel Clear" (font_size 8)))
		(line (pt 312 64)(pt 296 64)(line_width 3))
	)
	(port
		(pt 312 80)
		(output)
		(text "incremented_pc[10..0]" (rect 0 0 134 19)(font "Intel Clear" (font_size 8)))
		(text "incremented_pc[10..0]" (rect 157 75 291 94)(font "Intel Clear" (font_size 8)))
		(line (pt 312 80)(pt 296 80)(line_width 3))
	)
	(port
		(pt 312 96)
		(output)
		(text "pm_in_debugg[10..0]" (rect 0 0 128 19)(font "Intel Clear" (font_size 8)))
		(text "pm_in_debugg[10..0]" (rect 163 91 291 110)(font "Intel Clear" (font_size 8)))
		(line (pt 312 96)(pt 296 96)(line_width 3))
	)
	(port
		(pt 312 112)
		(output)
		(text "pm_clock" (rect 0 0 56 19)(font "Intel Clear" (font_size 8)))
		(text "pm_clock" (rect 235 107 291 126)(font "Intel Clear" (font_size 8)))
		(line (pt 312 112)(pt 296 112))
	)
	(port
		(pt 312 128)
		(output)
		(text "jsr" (rect 0 0 14 19)(font "Intel Clear" (font_size 8)))
		(text "jsr" (rect 277 123 291 142)(font "Intel Clear" (font_size 8)))
		(line (pt 312 128)(pt 296 128))
	)
	(port
		(pt 312 144)
		(output)
		(text "ret" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "ret" (rect 275 139 291 158)(font "Intel Clear" (font_size 8)))
		(line (pt 312 144)(pt 296 144))
	)
	(port
		(pt 312 160)
		(output)
		(text "addr_0[10..0]" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "addr_0[10..0]" (rect 209 155 291 174)(font "Intel Clear" (font_size 8)))
		(line (pt 312 160)(pt 296 160)(line_width 3))
	)
	(port
		(pt 312 176)
		(output)
		(text "addr_1[10..0]" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "addr_1[10..0]" (rect 209 171 291 190)(font "Intel Clear" (font_size 8)))
		(line (pt 312 176)(pt 296 176)(line_width 3))
	)
	(port
		(pt 312 192)
		(output)
		(text "addr_2[10..0]" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "addr_2[10..0]" (rect 209 187 291 206)(font "Intel Clear" (font_size 8)))
		(line (pt 312 192)(pt 296 192)(line_width 3))
	)
	(port
		(pt 312 208)
		(output)
		(text "addr_3[10..0]" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "addr_3[10..0]" (rect 209 203 291 222)(font "Intel Clear" (font_size 8)))
		(line (pt 312 208)(pt 296 208)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 296 240))
	)
)
