{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522268907336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522268907337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 17:28:27 2018 " "Processing started: Wed Mar 28 17:28:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522268907337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1522268907337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1522268907337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1522268907595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1522268907595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bruno/workspace/Z01-GladOS/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bruno/workspace/Z01-GladOS/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-func " "Found design unit 1: Mux2Way-func" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268919459 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268919459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1522268919459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "../src/rtl/FlipFlopD.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268919460 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "../src/rtl/FlipFlopD.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268919460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1522268919460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-fds " "Found design unit 1: BinaryDigit-fds" {  } { { "../src/rtl/BinaryDigit.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268919461 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "../src/rtl/BinaryDigit.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268919461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1522268919461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-func " "Found design unit 1: Register8-func" {  } { { "../src/rtl/Register8.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268919461 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "../src/rtl/Register8.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268919461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1522268919461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-func " "Found design unit 1: Register16-func" {  } { { "../src/rtl/Register16.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268919462 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "../src/rtl/Register16.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268919462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1522268919462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram8-func " "Found design unit 1: Ram8-func" {  } { { "../src/rtl/Ram8.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268919463 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram8 " "Found entity 1: Ram8" {  } { { "../src/rtl/Ram8.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268919463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1522268919463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ram8 " "Elaborating entity \"Ram8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1522268919520 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramm Ram8.vhd(60) " "Verilog HDL or VHDL warning at Ram8.vhd(60): object \"ramm\" assigned a value but never read" {  } { { "../src/rtl/Ram8.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1522268919521 "|Ram8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Register16:P0 " "Elaborating entity \"Register16\" for hierarchy \"Register16:P0\"" {  } { { "../src/rtl/Ram8.vhd" "P0" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1522268919522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Register16:P0\|Register8:P0 " "Elaborating entity \"Register8\" for hierarchy \"Register16:P0\|Register8:P0\"" {  } { { "../src/rtl/Register16.vhd" "P0" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1522268919523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryDigit Register16:P0\|Register8:P0\|BinaryDigit:P0 " "Elaborating entity \"BinaryDigit\" for hierarchy \"Register16:P0\|Register8:P0\|BinaryDigit:P0\"" {  } { { "../src/rtl/Register8.vhd" "P0" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1522268919524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2Way Register16:P0\|Register8:P0\|BinaryDigit:P0\|Mux2Way:P1 " "Elaborating entity \"Mux2Way\" for hierarchy \"Register16:P0\|Register8:P0\|BinaryDigit:P0\|Mux2Way:P1\"" {  } { { "../src/rtl/BinaryDigit.vhd" "P1" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1522268919524 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q Mux2Way.vhd(14) " "Inferred latch for \"q\" at Mux2Way.vhd(14)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1522268919525 "|Ram8|Register16:P0|Register8:P0|BinaryDigit:P0|Mux2Way:P1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD Register16:P0\|Register8:P0\|BinaryDigit:P0\|FlipFlopD:P2 " "Elaborating entity \"FlipFlopD\" for hierarchy \"Register16:P0\|Register8:P0\|BinaryDigit:P0\|FlipFlopD:P2\"" {  } { { "../src/rtl/BinaryDigit.vhd" "P2" { Text "/home/bruno/workspace/Z01-GladOS/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1522268919530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1323 " "Peak virtual memory: 1323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522268919666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 28 17:28:39 2018 " "Processing ended: Wed Mar 28 17:28:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522268919666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522268919666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522268919666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1522268919666 ""}
