{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1718364513252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1718364513252 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"DE0_Nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718364513268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718364513341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718364513341 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clock2 " "Compensate clock of PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has been set to clock2" {  } { { "db/PLL_altpll.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1718364513426 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 21 5 0 0 " "Implementing clock multiplication of 21, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718364513463 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1718364513463 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718364513729 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718364513752 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1718364514296 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718364514337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718364514337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718364514337 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1718364514337 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718364514387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718364514387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718364514387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718364514387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718364514387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718364514387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718364514387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718364514387 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1718364514387 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718364514387 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718364514387 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718364514387 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718364514387 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718364514403 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 62 " "No exact pin location assignment(s) for 51 pins of 62 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1718364514722 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_Nano.SDC " "Synopsys Design Constraints File file not found: 'DE0_Nano.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1718364515668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1718364515669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1718364515672 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1718364515676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1718364515676 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1718364515677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718364515708 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/db/PLL_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718364515708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N64_controller:N64_controller_inst\|state\[0\]  " "Automatically promoted node N64_controller:N64_controller_inst\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718364515708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_n64_joypad_1~output " "Destination node io_n64_joypad_1~output" {  } { { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718364515708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector2~0 " "Destination node N64_controller:N64_controller_inst\|Selector2~0" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718364515708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector36~4 " "Destination node N64_controller:N64_controller_inst\|Selector36~4" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718364515708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector5~1 " "Destination node N64_controller:N64_controller_inst\|Selector5~1" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718364515708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector4~0 " "Destination node N64_controller:N64_controller_inst\|Selector4~0" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718364515708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector3~2 " "Destination node N64_controller:N64_controller_inst\|Selector3~2" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718364515708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector4~2 " "Destination node N64_controller:N64_controller_inst\|Selector4~2" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718364515708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|counter_delay\[20\]~1 " "Destination node N64_controller:N64_controller_inst\|counter_delay\[20\]~1" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718364515708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|counter_delay\[4\]~4 " "Destination node N64_controller:N64_controller_inst\|counter_delay\[4\]~4" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718364515708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N64_controller:N64_controller_inst\|Selector35~2 " "Destination node N64_controller:N64_controller_inst\|Selector35~2" {  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 169 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718364515708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1718364515708 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1718364515708 ""}  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718364515708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N64_controller:N64_controller_inst\|data_in  " "Automatically promoted node N64_controller:N64_controller_inst\|data_in " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718364515709 ""}  } { { "N64_controller.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/N64_controller.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718364515709 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718364516090 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718364516091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718364516091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718364516092 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718364516093 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1718364516093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1718364516094 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718364516094 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718364516113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1718364516114 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718364516114 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 3.3V 9 8 34 " "Number of I/O pins in group: 51 (unused VREF, 3.3V VCCIO, 9 input, 8 output, 34 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1718364516141 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1718364516141 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1718364516141 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718364516142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718364516142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718364516142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718364516142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 1 15 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718364516142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 22 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718364516142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 13 15 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718364516142 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1718364516142 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1718364516142 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718364516190 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1718364516281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718364517132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718364517268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718364517292 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718364518310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718364518310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718364518883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1718364519551 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718364519551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1718364519981 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718364519981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718364519983 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1718364520161 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718364520176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718364520505 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718364520505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718364520889 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718364521354 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "46 MAX 10 " "46 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL E9 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E9" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL G9 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M13 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M13" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL N10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at N10" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL L1 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL A12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL K2 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_IN\[0\] 3.3-V LVTTL K12 " "Pin GPIO_IN\[0\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO_IN[0] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_IN\[1\] 3.3-V LVTTL K10 " "Pin GPIO_IN\[1\] uses I/O standard 3.3-V LVTTL at K10" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO_IN[1] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL B7 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL C13 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at C13" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL M11 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at M11" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL J1 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL M10 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL L12 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL D6 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL L3 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL H3 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL G5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL K8 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at K8" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL L10 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at L10" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL D9 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL B5 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL M4 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL B2 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at B2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL D12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL C1 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at C1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL J2 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL H4 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL B6 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL N7 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at N7" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL F10 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL E12 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL J8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at J8" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL L11 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL E10 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL N3 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL N12 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL A3 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL F8 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL J5 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL C11 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL G4 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_n64_joypad_1 3.3-V LVTTL H13 " "Pin io_n64_joypad_1 uses I/O standard 3.3-V LVTTL at H13" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { io_n64_joypad_1 } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_n64_joypad_1" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_rst 3.3 V Schmitt Trigger E6 " "Pin in_rst uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { in_rst } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "in_rst" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk 3.3-V LVTTL H6 " "Pin i_clk uses I/O standard 3.3-V LVTTL at H6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_clk } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_clk" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718364521480 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1718364521480 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "34 " "Following 34 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1718364521482 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1718364521482 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.fit.smsg " "Generated suppressed messages file /home/rtrk/Desktop/LPRS2_PROJ/LPRS2_2024-1/n64Verilog/DE0_Nano_N64_controller/DE0_Nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718364521563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1593 " "Peak virtual memory: 1593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718364521882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 13:28:41 2024 " "Processing ended: Fri Jun 14 13:28:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718364521882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718364521882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718364521882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718364521882 ""}
