// Seed: 2696476191
module module_0;
  always @(~1'h0 or posedge id_1);
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    output tri1 id_4
);
  id_6(
      .id_0(id_4), .id_1(1), .id_2(id_3)
  );
  wire id_7;
  assign id_4 = id_7;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_5 = ~1 - 1;
  module_0(); id_6 :
  assert property (@(posedge id_4) id_4)
  else id_3 = 1;
endmodule
