Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/ --output-directory=/home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/NiosII_SoC/ --report-file=bsf:/home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/NiosII_SoC.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/NiosII_SoC.qsys
Progress: Loading Qsys_NiosII_SoC/NiosII_SoC.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Semaphore_0 [Semaphore 1.0]
Progress: Parameterizing module Semaphore_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/ --output-directory=/home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/NiosII_SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/NiosII_SoC.sopcinfo --report-file=html:/home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/NiosII_SoC.html --report-file=qip:/home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/NiosII_SoC/synthesis/NiosII_SoC.qip --report-file=cmp:/home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/NiosII_SoC.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/NiosII_SoC.qsys --language=VERILOG
Progress: Loading Qsys_NiosII_SoC/NiosII_SoC.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Semaphore_0 [Semaphore 1.0]
Progress: Parameterizing module Semaphore_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NiosII_SoC: Generating NiosII_SoC "NiosII_SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 52 connections
Info: merlin_domain_transform: After transform: 26 modules, 138 connections
Info: merlin_router_transform: After transform: 33 modules, 166 connections
Info: merlin_traffic_limiter_transform: After transform: 35 modules, 176 connections
Info: reset_adaptation_transform: After transform: 36 modules, 139 connections
Info: merlin_network_to_switch_transform: After transform: 49 modules, 167 connections
Info: limiter_update_transform: After transform: 49 modules, 169 connections
Info: merlin_mm_transform: After transform: 49 modules, 169 connections
Info: merlin_interrupt_mapper_transform: After transform: 50 modules, 172 connections
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: NiosII_SoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'NiosII_SoC_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /home/aszdrick/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/aszdrick/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/aszdrick/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/aszdrick/altera/13.0sp1/quartus/sopc_builder/bin -I /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NiosII_SoC_nios2_qsys_0 --dir=/tmp/alt7100_2618597744444428593.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/home/aszdrick/altera/13.0sp1/quartus --verilog --config=/tmp/alt7100_2618597744444428593.dir/0001_nios2_qsys_0_gen//NiosII_SoC_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2016.10.26 15:58:58 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.10.26 15:58:58 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.10.26 15:58:59 (*)   Couldn't query license setup in Quartus directory /home/aszdrick/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2016.10.26 15:58:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.10.26 15:58:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2016.10.26 15:58:59 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.10.26 15:58:59 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)   Couldn't query license setup in Quartus directory /home/aszdrick/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)     Testbench
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)     Instruction decoding
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)       Instruction fields
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)       Instruction decodes
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)       Instruction controls
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2016.10.26 15:59:00 (*)     Pipeline backend
Info: nios2_qsys_0: # 2016.10.26 15:59:02 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.10.26 15:59:05 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2016.10.26 15:59:06 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'NiosII_SoC_nios2_qsys_0'
Info: nios2_qsys_0: "NiosII_SoC" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'NiosII_SoC_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/aszdrick/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/aszdrick/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/aszdrick/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/aszdrick/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/aszdrick/altera/13.0sp1/quartus/sopc_builder/bin -I /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosII_SoC_onchip_memory2_0 --dir=/tmp/alt7100_2618597744444428593.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/aszdrick/altera/13.0sp1/quartus --verilog --config=/tmp/alt7100_2618597744444428593.dir/0002_onchip_memory2_0_gen//NiosII_SoC_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'NiosII_SoC_onchip_memory2_0'
Info: onchip_memory2_0: "NiosII_SoC" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'NiosII_SoC_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/aszdrick/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/aszdrick/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/aszdrick/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/aszdrick/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/aszdrick/altera/13.0sp1/quartus/sopc_builder/bin -I /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NiosII_SoC_jtag_uart_0 --dir=/tmp/alt7100_2618597744444428593.dir/0003_jtag_uart_0_gen/ --quartus_dir=/home/aszdrick/altera/13.0sp1/quartus --verilog --config=/tmp/alt7100_2618597744444428593.dir/0003_jtag_uart_0_gen//NiosII_SoC_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'NiosII_SoC_jtag_uart_0'
Info: jtag_uart_0: "NiosII_SoC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: Semaphore_0: "NiosII_SoC" instantiated Semaphore "Semaphore_0"
Info: timer_0: Starting RTL generation for module 'NiosII_SoC_timer_0'
Info: timer_0:   Generation command is [exec /home/aszdrick/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/aszdrick/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/aszdrick/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/aszdrick/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/aszdrick/altera/13.0sp1/quartus/sopc_builder/bin -I /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/aszdrick/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosII_SoC_timer_0 --dir=/tmp/alt7100_2618597744444428593.dir/0005_timer_0_gen/ --quartus_dir=/home/aszdrick/altera/13.0sp1/quartus --verilog --config=/tmp/alt7100_2618597744444428593.dir/0005_timer_0_gen//NiosII_SoC_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'NiosII_SoC_timer_0'
Info: timer_0: "NiosII_SoC" instantiated altera_avalon_timer "timer_0"
Info: nios2_qsys_0_instruction_master_translator: "NiosII_SoC" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "NiosII_SoC" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "NiosII_SoC" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "NiosII_SoC" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "NiosII_SoC" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "NiosII_SoC" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "NiosII_SoC" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "NiosII_SoC" instantiated altera_merlin_router "id_router"
Info: id_router_002: "NiosII_SoC" instantiated altera_merlin_router "id_router_002"
Info: limiter: "NiosII_SoC" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "NiosII_SoC" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "NiosII_SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "NiosII_SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "NiosII_SoC" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "NiosII_SoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "NiosII_SoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "NiosII_SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/NiosII_SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "NiosII_SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/aszdrick/ufsc/soII/INE5424_FinalProject/hardware/Qsys_NiosII_SoC/NiosII_SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "NiosII_SoC" instantiated altera_irq_mapper "irq_mapper"
Info: NiosII_SoC: Done NiosII_SoC" with 25 modules, 76 files, 1548799 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
