#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Apr 08 11:10:07 2017
# Process ID: 4420
# Current directory: C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2620 C:\Users\Keon\Dropbox\Senior_Design_3\Senior_Design_Test\Senior_Design_Test.xpr
# Log file: C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/vivado.log
# Journal file: C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 769.570 ; gain = 124.070
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav
Could not remove the obj directory: boost::filesystem::remove: The directory is not empty: "xsim.dir/logic_analyser_tb_behav/obj"

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 11:12:01 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 50.723 ; gain = 0.109
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 11:12:01 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 828.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 828.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 858.234 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 11:15:47 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 11:15:47 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
WARNING: Simulation object /logic_analyser_tb/uut/u_input_gen/slow_clk was not found in the design.
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 870.789 ; gain = 12.555
save_wave_config {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 898.141 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 11:50:43 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 11:50:43 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 898.141 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 12:03:26 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 12:03:26 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 898.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 12:06:01 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 12:06:01 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 898.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 12:24:58 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 12:24:58 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 898.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 12:25:33 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 12:25:33 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 898.141 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 12:36:49 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 12:36:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 898.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 898.141 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
ERROR: [VRFC 10-91] mem_siz is not declared [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:85]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:85]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:31]
INFO: [VRFC 10-240] VHDL file C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 12:44:54 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 50.910 ; gain = 0.109
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 12:44:54 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 898.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 898.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 13:00:05 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 13:00:05 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
