
*** Running vivado
    with args -log AES.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source AES.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source AES.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.262 ; gain = 14.023 ; free physical = 2879 ; free virtual = 4750
Command: link_design -top AES -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'BRAM0'
INFO: [Project 1-454] Reading design checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.gen/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.dcp' for cell 'BRAM1'
INFO: [Project 1-454] Reading design checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'BRAM2'
INFO: [Project 1-454] Reading design checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila'
INFO: [Project 1-454] Reading design checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.gen/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio0'
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1839.465 ; gain = 0.000 ; free physical = 2377 ; free virtual = 4249
INFO: [Netlist 29-17] Analyzing 23988 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila UUID: 901a5f55-8b29-50a8-8131-f43987f6be78 
INFO: [Chipscope 16-324] Core: vio0 UUID: 55628fb7-a672-5a26-bb83-59684d11ea49 
Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Finished Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Finished Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio0'
Finished Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio0'
Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.srcs/constrs_1/imports/new/constraints.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK'. [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.srcs/constrs_1/imports/new/constraints.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.srcs/constrs_1/imports/new/constraints.xdc:5]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2678.117 ; gain = 627.820 ; free physical = 1491 ; free virtual = 3551
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK]'. [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.srcs/constrs_1/imports/new/constraints.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2678.117 ; gain = 0.000 ; free physical = 1493 ; free virtual = 3553
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 556 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 556 instances

16 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2678.117 ; gain = 1321.582 ; free physical = 1493 ; free virtual = 3553
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2742.148 ; gain = 64.031 ; free physical = 1483 ; free virtual = 3543

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1463f8b9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2742.148 ; gain = 0.000 ; free physical = 1587 ; free virtual = 3501

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = b912ec28b8fb19a5.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3016.773 ; gain = 0.000 ; free physical = 1105 ; free virtual = 3097
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15afea3ab

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3016.773 ; gain = 19.844 ; free physical = 1105 ; free virtual = 3097

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 1410 inverters resulting in an inversion of 1410 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 10c04362f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3016.773 ; gain = 19.844 ; free physical = 1151 ; free virtual = 3144
INFO: [Opt 31-389] Phase Retarget created 8432 cells and removed 11997 cells
INFO: [Opt 31-1021] In phase Retarget, 321 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: ebe7681e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 3016.773 ; gain = 19.844 ; free physical = 1156 ; free virtual = 3149
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 305 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: b4be6d2b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 3016.773 ; gain = 19.844 ; free physical = 1155 ; free virtual = 3149
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 2213 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: b4be6d2b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 3016.773 ; gain = 19.844 ; free physical = 1159 ; free virtual = 3151
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: c78a53ca

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 3016.773 ; gain = 19.844 ; free physical = 1161 ; free virtual = 3153
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: c78a53ca

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 3016.773 ; gain = 19.844 ; free physical = 1156 ; free virtual = 3150
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 313 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            8432  |           11997  |                                            321  |
|  Constant propagation         |               0  |              16  |                                            305  |
|  Sweep                        |               0  |              46  |                                           2213  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            313  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3016.773 ; gain = 0.000 ; free physical = 1160 ; free virtual = 3151
Ending Logic Optimization Task | Checksum: c78a53ca

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 3016.773 ; gain = 19.844 ; free physical = 1160 ; free virtual = 3151

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 43 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 31 newly gated: 0 Total Ports: 86
Ending PowerOpt Patch Enables Task | Checksum: 162c03e77

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 817 ; free virtual = 2825
Ending Power Optimization Task | Checksum: 162c03e77

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3442.484 ; gain = 425.711 ; free physical = 817 ; free virtual = 2825

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 162c03e77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 817 ; free virtual = 2825

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 817 ; free virtual = 2825
Ending Netlist Obfuscation Task | Checksum: 1471aab94

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 817 ; free virtual = 2825
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 3442.484 ; gain = 764.367 ; free physical = 817 ; free virtual = 2825
INFO: [runtcl-4] Executing : report_drc -file AES_drc_opted.rpt -pb AES_drc_opted.pb -rpx AES_drc_opted.rpx
Command: report_drc -file AES_drc_opted.rpt -pb AES_drc_opted.pb -rpx AES_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.runs/impl_1/AES_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 735 ; free virtual = 2792
INFO: [Common 17-1381] The checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.runs/impl_1/AES_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 737 ; free virtual = 2757
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 741 ; free virtual = 2765
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 963b2ab0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 741 ; free virtual = 2765
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 741 ; free virtual = 2765

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 973953b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 742 ; free virtual = 2772

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10744123c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 717 ; free virtual = 2752

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10744123c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 717 ; free virtual = 2752
Phase 1 Placer Initialization | Checksum: 10744123c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 717 ; free virtual = 2752

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: eef3e500

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 732 ; free virtual = 2780

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 135c0b02a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 709 ; free virtual = 2756

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 135c0b02a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 707 ; free virtual = 2754

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 171692239

Time (s): cpu = 00:01:40 ; elapsed = 00:00:36 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 777 ; free virtual = 2839

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 408 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 198 nets or LUTs. Breaked 0 LUT, combined 198 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 779 ; free virtual = 2840

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            198  |                   198  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            198  |                   198  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 235313c98

Time (s): cpu = 00:01:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 775 ; free virtual = 2839
Phase 2.4 Global Placement Core | Checksum: 1cf88d623

Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 779 ; free virtual = 2844
Phase 2 Global Placement | Checksum: 1cf88d623

Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 779 ; free virtual = 2844

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b6407aa1

Time (s): cpu = 00:01:59 ; elapsed = 00:00:42 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 788 ; free virtual = 2846

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18a2a2f10

Time (s): cpu = 00:02:18 ; elapsed = 00:00:49 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 797 ; free virtual = 2856

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ab9b7306

Time (s): cpu = 00:02:19 ; elapsed = 00:00:49 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 797 ; free virtual = 2856

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20c9184b2

Time (s): cpu = 00:02:19 ; elapsed = 00:00:49 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 797 ; free virtual = 2856

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d830fbc6

Time (s): cpu = 00:02:29 ; elapsed = 00:00:58 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 796 ; free virtual = 2855

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1839ed5b1

Time (s): cpu = 00:02:31 ; elapsed = 00:01:01 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 796 ; free virtual = 2855

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cb582964

Time (s): cpu = 00:02:32 ; elapsed = 00:01:01 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 796 ; free virtual = 2855
Phase 3 Detail Placement | Checksum: 1cb582964

Time (s): cpu = 00:02:32 ; elapsed = 00:01:02 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 796 ; free virtual = 2855

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a2d317b6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.737 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c8437239

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 796 ; free virtual = 2856
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c8437239

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a2d317b6

Time (s): cpu = 00:03:01 ; elapsed = 00:01:10 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.737. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1552ee1cf

Time (s): cpu = 00:03:01 ; elapsed = 00:01:10 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854

Time (s): cpu = 00:03:01 ; elapsed = 00:01:10 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854
Phase 4.1 Post Commit Optimization | Checksum: 1552ee1cf

Time (s): cpu = 00:03:01 ; elapsed = 00:01:10 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1552ee1cf

Time (s): cpu = 00:03:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1552ee1cf

Time (s): cpu = 00:03:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854
Phase 4.3 Placer Reporting | Checksum: 1552ee1cf

Time (s): cpu = 00:03:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854

Time (s): cpu = 00:03:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22a4e2ad3

Time (s): cpu = 00:03:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854
Ending Placer Task | Checksum: 1ec833a59

Time (s): cpu = 00:03:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:07 ; elapsed = 00:01:13 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 794 ; free virtual = 2854
INFO: [runtcl-4] Executing : report_io -file AES_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 768 ; free virtual = 2828
INFO: [runtcl-4] Executing : report_utilization -file AES_utilization_placed.rpt -pb AES_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file AES_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 745 ; free virtual = 2805
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 662 ; free virtual = 2800
INFO: [Common 17-1381] The checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.runs/impl_1/AES_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 691 ; free virtual = 2773
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 726 ; free virtual = 2808
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 656 ; free virtual = 2816
INFO: [Common 17-1381] The checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.runs/impl_1/AES_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 684 ; free virtual = 2788
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f6ca0bd9 ConstDB: 0 ShapeSum: f5b92e80 RouteDB: 0
Post Restoration Checksum: NetGraph: 537873d0 | NumContArr: 5aa3df9b | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: c726a918

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 697 ; free virtual = 2805

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c726a918

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 688 ; free virtual = 2796

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c726a918

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3442.484 ; gain = 0.000 ; free physical = 688 ; free virtual = 2796
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17f4cb626

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 3462.074 ; gain = 19.590 ; free physical = 627 ; free virtual = 2737
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.723  | TNS=0.000  | WHS=-0.196 | THS=-203.701|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2054f3fda

Time (s): cpu = 00:01:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3462.074 ; gain = 19.590 ; free physical = 634 ; free virtual = 2743
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.723  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 21f5fec87

Time (s): cpu = 00:01:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 628 ; free virtual = 2742

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32656
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32656
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1882ddd35

Time (s): cpu = 00:01:30 ; elapsed = 00:00:36 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 644 ; free virtual = 2758

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1882ddd35

Time (s): cpu = 00:01:30 ; elapsed = 00:00:36 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 647 ; free virtual = 2761
Phase 3 Initial Routing | Checksum: 1b30cd849

Time (s): cpu = 00:01:45 ; elapsed = 00:00:39 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 651 ; free virtual = 2765

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10939
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.834  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a56b7979

Time (s): cpu = 00:02:27 ; elapsed = 00:01:04 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 646 ; free virtual = 2761

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.834  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 294f9a394

Time (s): cpu = 00:02:28 ; elapsed = 00:01:05 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 651 ; free virtual = 2766
Phase 4 Rip-up And Reroute | Checksum: 294f9a394

Time (s): cpu = 00:02:28 ; elapsed = 00:01:06 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 651 ; free virtual = 2766

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 279ad33b7

Time (s): cpu = 00:02:34 ; elapsed = 00:01:07 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 651 ; free virtual = 2766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.834  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 288908390

Time (s): cpu = 00:02:35 ; elapsed = 00:01:07 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 651 ; free virtual = 2766

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 288908390

Time (s): cpu = 00:02:35 ; elapsed = 00:01:07 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 651 ; free virtual = 2766
Phase 5 Delay and Skew Optimization | Checksum: 288908390

Time (s): cpu = 00:02:35 ; elapsed = 00:01:07 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 650 ; free virtual = 2765

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2c3e60d3a

Time (s): cpu = 00:02:41 ; elapsed = 00:01:10 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 648 ; free virtual = 2763
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.834  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22ab11c61

Time (s): cpu = 00:02:41 ; elapsed = 00:01:10 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 648 ; free virtual = 2763
Phase 6 Post Hold Fix | Checksum: 22ab11c61

Time (s): cpu = 00:02:42 ; elapsed = 00:01:10 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 648 ; free virtual = 2763

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.66967 %
  Global Horizontal Routing Utilization  = 12.7608 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20774b84c

Time (s): cpu = 00:02:42 ; elapsed = 00:01:10 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 648 ; free virtual = 2763

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20774b84c

Time (s): cpu = 00:02:42 ; elapsed = 00:01:10 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 647 ; free virtual = 2762

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a88499d7

Time (s): cpu = 00:02:48 ; elapsed = 00:01:14 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 649 ; free virtual = 2764

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.834  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a88499d7

Time (s): cpu = 00:02:54 ; elapsed = 00:01:15 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 648 ; free virtual = 2763
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1e20a86e4

Time (s): cpu = 00:02:55 ; elapsed = 00:01:16 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 648 ; free virtual = 2763

Time (s): cpu = 00:02:55 ; elapsed = 00:01:16 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 648 ; free virtual = 2763

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:00 ; elapsed = 00:01:19 . Memory (MB): peak = 3478.074 ; gain = 35.590 ; free physical = 649 ; free virtual = 2764
INFO: [runtcl-4] Executing : report_drc -file AES_drc_routed.rpt -pb AES_drc_routed.pb -rpx AES_drc_routed.rpx
Command: report_drc -file AES_drc_routed.rpt -pb AES_drc_routed.pb -rpx AES_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.runs/impl_1/AES_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file AES_methodology_drc_routed.rpt -pb AES_methodology_drc_routed.pb -rpx AES_methodology_drc_routed.rpx
Command: report_methodology -file AES_methodology_drc_routed.rpt -pb AES_methodology_drc_routed.pb -rpx AES_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.runs/impl_1/AES_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3575.895 ; gain = 14.512 ; free physical = 564 ; free virtual = 2681
INFO: [runtcl-4] Executing : report_power -file AES_power_routed.rpt -pb AES_power_summary_routed.pb -rpx AES_power_routed.rpx
Command: report_power -file AES_power_routed.rpt -pb AES_power_summary_routed.pb -rpx AES_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 3688.805 ; gain = 112.910 ; free physical = 447 ; free virtual = 2570
INFO: [runtcl-4] Executing : report_route_status -file AES_route_status.rpt -pb AES_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file AES_timing_summary_routed.rpt -pb AES_timing_summary_routed.pb -rpx AES_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file AES_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file AES_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file AES_bus_skew_routed.rpt -pb AES_bus_skew_routed.pb -rpx AES_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3688.805 ; gain = 0.000 ; free physical = 330 ; free virtual = 2544
INFO: [Common 17-1381] The checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES/AES.runs/impl_1/AES_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3688.805 ; gain = 0.000 ; free physical = 378 ; free virtual = 2530
Command: write_bitstream -force AES.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A1)+(A4*(~A1)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A1)+(A4*(~A1)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./AES.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:07 ; elapsed = 00:00:24 . Memory (MB): peak = 4142.285 ; gain = 453.480 ; free physical = 150 ; free virtual = 2173
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 13:36:33 2024...
