m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/tck290/engr-ece
vhard_block
Z0 !s110 1575137083
!i10b 1
!s100 D^cNnhIFmfOGKiKXgEWbC2
IZiZ:Imz_iCMO9Jz2RT_X02
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim
Z3 w1575137042
Z4 8/home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
Z5 F/home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
L0 9410
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1575137083.000000
Z8 !s107 /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|/home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
vmicro
R0
!i10b 1
!s100 l_UT0M;id3Z<C@Wj`D;VK3
IhhYOo_B7b2?WfolklRiGP2
R1
R2
R3
R4
R5
L0 31
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vmicroprocessor_tb
R0
!i10b 1
!s100 97FUNdl^7k3>M>UOfJ[o_0
I3MzOWn`GX5[<AfE>C=WCG1
R1
R2
w1575136447
8/home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v
F/home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v
L0 3
R6
r1
!s85 0
31
R7
!s107 /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v|
!i113 1
R10
R11
