# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../project.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" \
"../../../../project.gen/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" \

# Do not sort compile order
nosort
