timestamp 1586426756
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use cap_mim$1 cap_mim$1_0[0:1:5640][0:1:5640] 1 0 -71041 0 1 77515
use ppolyf_u_high_Rs_resistor$3 ppolyf_u_high_Rs_resistor$3_0[0:4:2732][0:5:752] 1 0 -73369 0 1 72083
use ppolyf_u_high_Rs_resistor$2 ppolyf_u_high_Rs_resistor$2_0[0:6:1732][0:5:752] 1 0 -71833 0 1 67075
parameters nfet_10v0_asym l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_06v0_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_05v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_06v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_10v0_asym l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_06v0_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_05v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_06v0 l=l w=w a1=as p1=ps a2=ad p2=pd
port "VFB_res" 6 -87565 80040 -87565 80040 m4
port "IBIAS" 9 -87553 77282 -87553 77282 m4
port "LDO_EN" 8 -87536 79262 -87536 79262 m4
port "VOUT" 10 -57843 89004 -57843 89004 m4
port "VFB" 5 -87576 80274 -87576 80274 m4
port "VREF" 4 -87546 91713 -87546 91713 m4
port "VSS" 3 -87541 66660 -87541 66660 m5
port "VDD" 2 -87562 100479 -87562 100479 m5
port "SUB" 7 -87546 65157 -87546 65157 m4
node "m5_n66517_77995#" 1 518.594 -66517 77995 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140096 3360
node "m5_n70561_82039#" 1 516.614 -70561 82039 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140096 3360
node "m5_n66517_87435#" 1 495.67 -66517 87435 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140096 3360
node "m4_n66517_77631#" 3 469.005 -66517 77631 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89152 3296 0 0
node "m4_n70925_82039#" 3 460.727 -70925 82039 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89152 3296 0 0
node "m4_n66517_87831#" 3 326.233 -66517 87831 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89152 3296 0 0
node "m1_n63839_67901#" 2 295.941 -63839 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65571_67901#" 2 290.447 -65571 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n67303_67901#" 2 290.447 -67303 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n69035_67901#" 2 290.447 -69035 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n63839_68653#" 2 282.441 -63839 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65571_68653#" 2 276.947 -65571 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n67303_68653#" 2 276.947 -67303 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n69035_68653#" 2 279.953 -69035 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n70219_68653#" 15 1863.76 -70219 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 458528 16488 0 0 0 0 0 0
node "m1_n63839_69405#" 2 271.855 -63839 69405 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65571_69405#" 2 266.361 -65571 69405 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n67303_69405#" 2 266.361 -67303 69405 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n69035_69405#" 2 266.361 -69035 69405 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "VFB_res" 75 5968.73 -87565 80040 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36036 1594 956256 34600 708624 25644 869568 31168 0 0
node "m1_n70219_67901#" 24 2307.27 -70219 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 695744 25072 101024 3720 0 0 0 0
node "m1_n63839_70157#" 2 290.69 -63839 70157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37960 1668 34944 1360 0 0 0 0 0 0
node "m1_n65571_70157#" 2 284.901 -65571 70157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37960 1668 34944 1360 0 0 0 0 0 0
node "m1_n67303_70157#" 2 284.901 -67303 70157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37960 1668 34944 1360 0 0 0 0 0 0
node "m1_n69035_70157#" 2 284.901 -69035 70157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37960 1668 34944 1360 0 0 0 0 0 0
node "m1_n63107_72157#" 2 305.34 -63107 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_72157#" 2 305.34 -65839 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_72157#" 2 305.34 -68571 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_72157#" 2 305.34 -71303 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_72157#" 23 2707.15 -73487 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_72909#" 2 298.936 -63107 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_72909#" 2 298.936 -65839 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_72909#" 2 298.936 -68571 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_72909#" 2 298.936 -71303 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_72909#" 23 2598.32 -73487 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_73661#" 2 298.936 -63107 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_73661#" 2 298.936 -65839 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_73661#" 2 298.936 -68571 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_73661#" 2 298.936 -71303 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_73661#" 23 2598.32 -73487 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_74413#" 2 298.936 -63107 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_74413#" 2 298.936 -65839 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_74413#" 2 298.936 -68571 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_74413#" 2 298.936 -71303 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_74413#" 23 2598.32 -73487 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_75165#" 2 298.936 -63107 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_75165#" 2 298.936 -65839 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_75165#" 2 298.936 -68571 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_75165#" 2 298.936 -71303 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_75165#" 23 2660.88 -73487 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_75917#" 2 304.066 -63107 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_75917#" 2 304.066 -65839 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_75917#" 2 304.066 -68571 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_75917#" 2 298.183 -71303 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_75917#" 44 4457.12 -73487 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17056 760 731808 26360 713392 25688 63056 2364 0 0
node "m1_n87545_65867#" 1 286.157 -87545 65867 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32872 1286 0 0 0 0 0 0 0 0
node "IBIAS" 30 1821.22 -87553 77282 m4 0 0 0 0 0 0 0 0 58400 1092 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38128 1360 11368 518 36960 1432 349384 12590 0 0
node "a_n83949_74452#" 330 2807.71 -83949 74452 mvndif 0 0 0 0 0 0 0 0 292000 5168 0 0 633600 7936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 266268 9766 334096 12828 453320 16526 0 0 0 0
node "a_n84169_78410#" 269 1145.99 -84169 78410 mvndif 0 0 0 0 0 0 0 0 12600 468 18480 548 249840 5600 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 117856 5024 873040 31516 144928 5400 0 0 0 0
node "a_n85031_78410#" 220 2343.03 -85031 78410 mvndif 0 0 0 0 0 0 0 0 12600 468 18480 548 206800 4472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 150720 6288 974288 35132 132384 4952 0 0 0 0
node "LDO_EN" 81 2089.36 -87536 79262 m4 0 0 0 0 0 0 0 0 0 0 0 0 64720 1624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33808 1464 83776 3328 179928 6762 425040 15292 0 0
node "VOUT" 4905 6855.3 -57843 89004 m4 0 0 0 0 0 0 0 0 0 0 15400000 203080 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7808236 210014 1673084 60238 1146824 41630 795536 28524 0 0
node "a_n83949_73102#" 1873 11743.3 -83949 73102 mvndif 0 0 0 0 0 0 0 0 4263200 67160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2480356 76010 1850744 69682 3716216 133842 0 0 0 0
node "VFB" 1357 9123.76 -87576 80274 m4 0 0 0 0 0 0 0 0 0 0 0 0 2002560 36736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 319648 13440 362208 14504 3324944 119532 699552 25096 0 0
node "VREF" 1342 8939.12 -87546 91713 m4 0 0 0 0 0 0 0 0 0 0 0 0 2002560 36736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 322560 13552 459424 17976 2689904 96852 693280 24872 0 0
node "a_n83803_68196#" 570 5965.61 -83803 68196 p 0 0 0 0 0 0 0 0 131400 2676 338800 5016 707200 10272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 438864 15872 1583624 58462 2165072 78332 0 0 0 0
node "a_n83949_68256#" 8350 8225.81 -83949 68256 mvndif 0 0 0 0 0 0 0 0 219000 4752 1078000 16156 10196000 205920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 991616 34184 3166576 115108 3201528 115782 5776 304 109824 2672
node "a_n83693_82724#" 1397 11840.7 -83693 82724 mvndif 0 0 0 0 0 0 0 0 2044000 32088 400400 6124 1036800 11968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1611676 51278 1612688 60172 4887232 175776 0 0 0 0
node "a_n83693_84586#" 1682 10264.2 -83693 84586 mvndif 0 0 0 0 0 0 0 0 2044000 32088 400400 6124 2073600 23936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1701756 55070 1960952 73058 5527536 198868 0 0 0 0
node "VSS" 104376 112471 -87541 66660 m5 0 0 322144331 186694 0 0 0 0 11646800 195760 17782256 372796 7034240 112576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21689448 750692 6369344 235848 6418064 231652 51984 2736 2420352 55184
node "VDD" 36367 895844 -87562 100479 m5 278607925 96046 0 0 5424576 142752 0 0 27650064 489652 24430560 337916 5184000 59840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36140916 1156954 7577896 282342 6783200 245224 80864 4256 2436192 55544
substrate "SUB" 0 0 -87546 65157 m4 0 0 0 0 0 0 9819504 258408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6738576 259176 11552 608 11552 608 1626688 58208 0 0
cap "m1_n71303_75165#" "m1_n71303_75917#" 10.1769
cap "a_n83803_68196#" "VSS" 15445.4
cap "VDD" "a_n83803_68196#" 4007.1
cap "IBIAS" "a_n85031_78410#" 12.3614
cap "a_n83949_73102#" "a_n83803_68196#" 3173.37
cap "VREF" "a_n83693_84586#" 3215.68
cap "m1_n67303_67901#" "m1_n65571_67901#" 14.1045
cap "m1_n65571_69405#" "m1_n70219_67901#" 91.6936
cap "m1_n70219_68653#" "VFB_res" 189.253
cap "VDD" "m1_n67303_69405#" 290.98
cap "m1_n73487_72909#" "m1_n71303_73661#" 62.3163
cap "a_n83693_82724#" "a_n83803_68196#" 1507.95
cap "m1_n73487_75917#" "a_n83803_68196#" 0.211938
cap "m1_n87545_65867#" "VSS" 3.07132
cap "m1_n73487_72909#" "m1_n63107_73661#" 62.3163
cap "m1_n73487_75165#" "m1_n63107_75165#" 91.6936
cap "m1_n73487_75165#" "m1_n65839_75165#" 91.6936
cap "m1_n63839_67901#" "m1_n65571_67901#" 14.1045
cap "m1_n70219_68653#" "VSS" 10.9263
cap "m1_n65571_69405#" "m1_n63839_69405#" 14.1045
cap "VDD" "m1_n70219_68653#" 693.919
cap "VOUT" "m1_n68571_72157#" 39.8142
cap "m1_n68571_72909#" "m1_n73487_72157#" 62.3163
cap "VDD" "m1_n63107_75917#" 363.416
cap "m1_n67303_69405#" "m1_n67303_70157#" 10.1769
cap "VDD" "m1_n71303_74413#" 289.798
cap "m1_n69035_68653#" "m1_n69035_69405#" 10.1769
cap "VDD" "m1_n67303_68653#" 306.421
cap "m1_n73487_73661#" "m1_n71303_74413#" 62.3163
cap "VFB_res" "LDO_EN" 693.179
cap "m1_n63839_68653#" "VSS" 1.87756
cap "m1_n67303_67901#" "VFB_res" 57.5468
cap "VDD" "m1_n63839_68653#" 314.366
cap "m1_n73487_72909#" "VOUT" 0.0968543
cap "VDD" "m1_n71303_72909#" 290.053
cap "m1_n73487_74413#" "m1_n71303_74413#" 91.6936
cap "a_n83949_68256#" "a_n83949_74452#" 0.0758571
cap "m1_n69035_67901#" "m1_n70219_67901#" 14.1045
cap "VDD" "m1_n68571_72157#" 274.342
cap "a_n85031_78410#" "VOUT" 0.241748
cap "VOUT" "m1_n65839_72157#" 39.8142
cap "m1_n65839_72909#" "m1_n73487_72157#" 62.3163
cap "LDO_EN" "VSS" 443.97
cap "VREF" "a_n83949_68256#" 62.8764
cap "VOUT" "m1_n71303_72157#" 39.8142
cap "a_n84169_78410#" "a_n83949_74452#" 63.2929
cap "VDD" "LDO_EN" 810.365
cap "VREF" "VFB" 12334
cap "m1_n67303_67901#" "VSS" 2.23408
cap "VFB_res" "m1_n73487_72909#" 0.0748767
cap "IBIAS" "a_n83949_68256#" 0.0666906
cap "m1_n63839_67901#" "VFB_res" 59.4244
cap "VDD" "m1_n67303_67901#" 302.376
cap "VDD" "m1_n68571_75917#" 363.416
cap "LDO_EN" "a_n83949_73102#" 972.246
cap "VOUT" "a_n83693_84586#" 1.1474
cap "m4_n70925_82039#" "VOUT" 2.3471
cap "m1_n73487_75165#" "VOUT" 0.167008
cap "VFB_res" "a_n85031_78410#" 110.722
cap "m5_n66517_87435#" "m4_n66517_87831#" 42.5913
cap "m1_n70219_68653#" "m1_n67303_69405#" 62.3163
cap "m1_n69035_70157#" "VOUT" 15.4416
cap "VDD" "m1_n68571_74413#" 289.798
cap "IBIAS" "a_n84169_78410#" 53.8073
cap "m1_n63839_70157#" "m1_n65571_70157#" 15.4404
cap "m1_n63107_72157#" "m1_n73487_72157#" 91.6936
cap "VDD" "m1_n73487_72909#" 727.864
cap "m1_n63839_67901#" "VSS" 2.23408
cap "VFB_res" "a_n83693_84586#" 79.8404
cap "m1_n68571_74413#" "m1_n73487_73661#" 62.3163
cap "VDD" "m1_n63839_67901#" 310.321
cap "VFB_res" "m1_n73487_75165#" 0.132652
cap "a_n85031_78410#" "VSS" 1308.95
cap "VDD" "m1_n65839_72157#" 274.429
cap "VDD" "a_n85031_78410#" 4858.63
cap "m5_n66517_87435#" "VOUT" 1.66805
cap "VDD" "m1_n71303_72157#" 274.342
cap "m1_n73487_72157#" "m1_n63107_72909#" 62.3163
cap "m1_n73487_72909#" "m1_n73487_73661#" 690.584
cap "m4_n70925_82039#" "m5_n70561_82039#" 42.5913
cap "m1_n73487_75165#" "m1_n65839_75917#" 62.3163
cap "m1_n67303_68653#" "m1_n67303_69405#" 10.1769
cap "m1_n63107_74413#" "m1_n63107_75165#" 10.1769
cap "m1_n68571_74413#" "m1_n73487_74413#" 91.6936
cap "a_n83949_73102#" "a_n85031_78410#" 109.191
cap "a_n83693_84586#" "VSS" 6339.4
cap "a_n83693_82724#" "a_n85031_78410#" 35.2444
cap "VDD" "a_n83693_84586#" 22710.5
cap "VDD" "m4_n70925_82039#" 1.89933
cap "VDD" "m1_n73487_75165#" 1199.36
cap "m1_n63839_70157#" "m1_n70219_67901#" 60.8629
cap "VDD" "m1_n69035_70157#" 456.381
cap "a_n83949_73102#" "a_n83693_84586#" 22116.4
cap "LDO_EN" "a_n83803_68196#" 39.0063
cap "m1_n70219_67901#" "VOUT" 190.74
cap "VDD" "m1_n68571_75165#" 290.223
cap "m5_n66517_77995#" "m4_n66517_77631#" 42.5913
cap "m1_n73487_72909#" "m1_n65839_73661#" 62.3163
cap "m1_n67303_68653#" "m1_n70219_68653#" 91.6936
cap "a_n83693_82724#" "a_n83693_84586#" 36173.7
cap "m4_n66517_87831#" "a_n83949_68256#" 4.10936
cap "m1_n73487_75917#" "a_n83693_84586#" 0.412226
cap "m1_n63107_74413#" "m1_n63107_73661#" 10.1769
cap "m4_n70925_82039#" "a_n83693_82724#" 1.31562
cap "VDD" "m1_n65571_70157#" 456.381
cap "m4_n70925_82039#" "m1_n73487_75917#" 5.45243
cap "m1_n73487_75165#" "m1_n73487_75917#" 170.63
cap "m1_n65839_75165#" "m1_n65839_74413#" 10.1769
cap "VDD" "m5_n66517_87435#" 21.0787
cap "m1_n63839_68653#" "m1_n70219_68653#" 91.6936
cap "VFB_res" "m1_n70219_67901#" 1124.05
cap "m1_n63839_70157#" "m1_n63839_69405#" 10.1769
cap "m1_n73487_75165#" "m1_n73487_74413#" 690.584
cap "m1_n65571_68653#" "m1_n65571_69405#" 10.1769
cap "VDD" "m1_n68571_73661#" 289.798
cap "m1_n73487_74413#" "m1_n68571_75165#" 62.3163
cap "a_n83949_68256#" "VOUT" 7174.08
cap "m1_n63107_72157#" "m1_n63107_72909#" 10.1769
cap "m5_n66517_87435#" "m1_n73487_75917#" 6.61283
cap "m1_n69035_70157#" "m1_n67303_70157#" 15.4404
cap "a_n85031_78410#" "a_n83803_68196#" 50.6673
cap "a_n84169_78410#" "VOUT" 0.240957
cap "m1_n68571_73661#" "m1_n73487_73661#" 91.6936
cap "m1_n70219_67901#" "VSS" 4.88405
cap "VDD" "m1_n70219_67901#" 2912.52
cap "VDD" "m5_n66517_77995#" 12.008
cap "VFB_res" "m1_n69035_69405#" 14.1045
cap "m1_n67303_70157#" "m1_n65571_70157#" 15.4404
cap "VFB_res" "a_n83949_68256#" 132.233
cap "a_n83803_68196#" "a_n83693_84586#" 3962.76
cap "VFB_res" "VFB" 3366.05
cap "VFB_res" "a_n84169_78410#" 151.603
cap "m1_n67303_67901#" "m1_n67303_68653#" 38.5173
cap "VDD" "m1_n63839_69405#" 298.925
cap "VDD" "m1_n69035_69405#" 290.98
cap "a_n83949_68256#" "VSS" 7890.43
cap "VDD" "a_n83949_68256#" 35547.1
cap "m1_n69035_67901#" "m1_n69035_68653#" 38.5173
cap "VDD" "VFB" 13.3311
cap "VFB" "VSS" 18893.7
cap "a_n84169_78410#" "VSS" 661.011
cap "a_n83949_73102#" "a_n83949_68256#" 1353.39
cap "m1_n70219_67901#" "m1_n67303_70157#" 58.9853
cap "IBIAS" "a_n83949_74452#" 374.93
cap "VDD" "a_n84169_78410#" 2677.49
cap "a_n83949_73102#" "VFB" 2750.73
cap "a_n83693_82724#" "a_n83949_68256#" 818.059
cap "VOUT" "m1_n73487_72157#" 532.773
cap "VDD" "m1_n71303_75165#" 290.223
cap "a_n84169_78410#" "a_n83949_73102#" 94.0273
cap "m1_n73487_75917#" "a_n83949_68256#" 4461.66
cap "a_n83693_82724#" "VFB" 4263.07
cap "a_n83693_82724#" "a_n84169_78410#" 1087.67
cap "m1_n73487_75917#" "a_n84169_78410#" 0.117263
cap "VDD" "m1_n63107_74413#" 289.798
cap "m1_n63107_75917#" "m1_n73487_75165#" 62.3163
cap "VDD" "m1_n71303_75917#" 363.416
cap "m1_n63839_67901#" "m1_n63839_68653#" 38.5173
cap "m1_n73487_72909#" "m1_n71303_72909#" 91.6936
cap "m1_n63107_73661#" "m1_n63107_72909#" 10.1769
cap "VFB_res" "m1_n73487_72157#" 0.145031
cap "VDD" "m1_n68571_72909#" 290.053
cap "m1_n63107_74413#" "m1_n73487_73661#" 62.3163
cap "m1_n67303_69405#" "m1_n70219_67901#" 91.6936
cap "m1_n71303_72909#" "m1_n71303_72157#" 10.1769
cap "m1_n73487_74413#" "m1_n71303_75165#" 62.3163
cap "m1_n73487_75917#" "m1_n71303_75917#" 5.68146
cap "m1_n65571_67901#" "m1_n65571_68653#" 38.5173
cap "m1_n63107_74413#" "m1_n73487_74413#" 91.6936
cap "LDO_EN" "a_n85031_78410#" 702.598
cap "VDD" "m1_n65839_74413#" 289.798
cap "VDD" "m1_n73487_72157#" 786.687
cap "a_n83949_68256#" "a_n83803_68196#" 19550.5
cap "VFB" "a_n83803_68196#" 3.41182
cap "m1_n73487_73661#" "m1_n65839_74413#" 62.3163
cap "m1_n67303_69405#" "m1_n69035_69405#" 14.1045
cap "m1_n70219_68653#" "m1_n70219_67901#" 368.263
cap "a_n84169_78410#" "a_n83803_68196#" 40.1863
cap "VOUT" "m1_n63107_72157#" 39.8142
cap "VDD" "m1_n65839_72909#" 290.053
cap "m1_n73487_74413#" "m1_n65839_74413#" 91.6936
cap "m1_n73487_75165#" "m1_n68571_75917#" 62.3163
cap "m1_n68571_75917#" "m1_n68571_75165#" 10.1769
cap "m1_n70219_68653#" "m1_n63839_69405#" 64.1939
cap "VDD" "m1_n65571_69405#" 290.98
cap "m1_n70219_68653#" "m1_n69035_69405#" 62.3163
cap "m1_n65839_73661#" "m1_n65839_74413#" 10.1769
cap "m1_n68571_74413#" "m1_n68571_75165#" 10.1769
cap "a_n85031_78410#" "a_n83693_84586#" 35.0867
cap "VDD" "m1_n63107_72157#" 274.342
cap "VDD" "m1_n69035_68653#" 306.488
cap "m1_n65839_73661#" "m1_n65839_72909#" 10.1769
cap "VDD" "m1_n63107_72909#" 290.053
cap "m1_n68571_74413#" "m1_n68571_73661#" 10.1769
cap "m4_n70925_82039#" "a_n83693_84586#" 1.11951
cap "m1_n63839_68653#" "m1_n63839_69405#" 10.1769
cap "m1_n71303_75165#" "m1_n71303_74413#" 10.1769
cap "a_n83949_74452#" "VSS" 7263.51
cap "VDD" "a_n83949_74452#" 1.38088
cap "m1_n73487_72909#" "m1_n68571_73661#" 62.3163
cap "m1_n73487_75165#" "m1_n68571_75165#" 91.6936
cap "VDD" "m1_n65571_68653#" 306.421
cap "VREF" "VSS" 25940
cap "VFB_res" "m1_n69035_67901#" 57.5468
cap "a_n83949_73102#" "a_n83949_74452#" 1673.93
cap "VDD" "VREF" 630.596
cap "m1_n65839_75165#" "m1_n65839_75917#" 10.1769
cap "IBIAS" "VSS" 527.022
cap "VDD" "IBIAS" 0.316485
cap "LDO_EN" "a_n83949_68256#" 34.9958
cap "a_n83949_73102#" "VREF" 1017.63
cap "LDO_EN" "VFB" 0.477994
cap "a_n83693_82724#" "VREF" 3599.1
cap "IBIAS" "a_n83949_73102#" 34.1613
cap "VDD" "m1_n63107_75165#" 290.223
cap "VDD" "m1_n65839_75165#" 290.223
cap "a_n84169_78410#" "LDO_EN" 124.195
cap "m1_n69035_67901#" "VSS" 2.23408
cap "VDD" "m1_n69035_67901#" 302.376
cap "VFB_res" "m1_n65571_67901#" 57.5468
cap "m1_n67303_69405#" "m1_n65571_69405#" 14.1045
cap "m4_n66517_87831#" "VOUT" 101.317
cap "VDD" "m1_n71303_73661#" 289.798
cap "m1_n68571_72909#" "m1_n68571_72157#" 10.1769
cap "m1_n71303_73661#" "m1_n73487_73661#" 91.6936
cap "m1_n70219_67901#" "m1_n69035_70157#" 58.9853
cap "VDD" "m1_n63107_73661#" 289.798
cap "m1_n65571_67901#" "VSS" 2.23408
cap "m1_n73487_74413#" "m1_n63107_75165#" 62.3163
cap "VDD" "m1_n65571_67901#" 302.376
cap "m1_n73487_74413#" "m1_n65839_75165#" 62.3163
cap "a_n83949_68256#" "a_n85031_78410#" 98.6597
cap "m1_n70219_68653#" "m1_n65571_69405#" 62.3163
cap "a_n85031_78410#" "VFB" 3.07836
cap "a_n83949_74452#" "a_n83803_68196#" 100.917
cap "m1_n70219_67901#" "m1_n65571_70157#" 58.9853
cap "m1_n63107_73661#" "m1_n73487_73661#" 91.6936
cap "m1_n71303_72909#" "m1_n73487_72157#" 62.3163
cap "a_n84169_78410#" "a_n85031_78410#" 7818.43
cap "m1_n68571_72157#" "m1_n73487_72157#" 91.6936
cap "VREF" "a_n83803_68196#" 47.1621
cap "a_n83949_68256#" "a_n83693_84586#" 11693.2
cap "m4_n70925_82039#" "a_n83949_68256#" 0.964042
cap "m1_n69035_69405#" "m1_n69035_70157#" 10.1769
cap "VFB" "a_n83693_84586#" 2518.51
cap "IBIAS" "a_n83803_68196#" 83.8163
cap "VFB_res" "VOUT" 4756.65
cap "VDD" "m4_n66517_87831#" 22.9203
cap "a_n84169_78410#" "a_n83693_84586#" 322.531
cap "m1_n70219_68653#" "m1_n69035_68653#" 103.601
cap "m1_n68571_72909#" "m1_n73487_72909#" 91.6936
cap "m5_n70561_82039#" "VOUT" 3.19765
cap "m4_n66517_77631#" "m1_n65839_75917#" 1.26873
cap "m1_n73487_75165#" "m1_n71303_75165#" 91.6936
cap "m4_n66517_87831#" "m1_n73487_75917#" 8.12194
cap "VDD" "m1_n63839_70157#" 465.386
cap "m5_n66517_87435#" "a_n83949_68256#" 3.49832
cap "VOUT" "VSS" 17.6789
cap "VDD" "VOUT" 61253
cap "m1_n73487_72909#" "m1_n73487_72157#" 690.584
cap "VDD" "m4_n66517_77631#" 14.7405
cap "m1_n70219_68653#" "m1_n65571_68653#" 91.6936
cap "m1_n67303_68653#" "m1_n69035_68653#" 14.1045
cap "m1_n73487_75165#" "m1_n71303_75917#" 62.3163
cap "m1_n73487_73661#" "VOUT" 0.0968543
cap "m1_n65839_72157#" "m1_n73487_72157#" 91.6936
cap "a_n83693_82724#" "VOUT" 1.7394
cap "m1_n73487_72157#" "m1_n71303_72157#" 91.6936
cap "m1_n70219_67901#" "m1_n63839_69405#" 91.6936
cap "m1_n69035_69405#" "m1_n70219_67901#" 91.6936
cap "VFB_res" "VSS" 228.601
cap "m1_n73487_75917#" "VOUT" 5632.05
cap "VDD" "VFB_res" 7905.7
cap "VDD" "m5_n70561_82039#" 2.78833
cap "VDD" "m1_n65839_75917#" 363.416
cap "m1_n73487_74413#" "VOUT" 0.0968543
cap "VFB_res" "a_n83949_73102#" 265.69
cap "m1_n67303_68653#" "m1_n65571_68653#" 14.1045
cap "m1_n73487_72909#" "m1_n65839_72909#" 91.6936
cap "VFB_res" "m1_n73487_73661#" 0.0748767
cap "m1_n63107_75917#" "m1_n63107_75165#" 10.1769
cap "VFB_res" "a_n83693_82724#" 301.631
cap "VFB_res" "m1_n73487_75917#" 1.4762
cap "m1_n65839_72909#" "m1_n65839_72157#" 10.1769
cap "VDD" "VSS" 3209.59
cap "m1_n63839_68653#" "m1_n65571_68653#" 14.1045
cap "m5_n70561_82039#" "m1_n73487_75917#" 6.85109
cap "m1_n68571_72909#" "m1_n68571_73661#" 10.1769
cap "VFB_res" "m1_n73487_74413#" 0.0748767
cap "m1_n71303_73661#" "m1_n71303_74413#" 10.1769
cap "a_n83949_73102#" "VSS" 48211.4
cap "LDO_EN" "a_n83949_74452#" 10.2345
cap "VDD" "a_n83949_73102#" 125.777
cap "VDD" "m1_n73487_73661#" 722.877
cap "a_n83949_68256#" "VFB" 2.03449
cap "a_n83693_82724#" "VSS" 5055.81
cap "VDD" "a_n83693_82724#" 15790.2
cap "VDD" "m1_n73487_75917#" 1261.61
cap "a_n84169_78410#" "a_n83949_68256#" 578.048
cap "m1_n73487_75917#" "VSS" 13.551
cap "VOUT" "a_n83803_68196#" 0.621787
cap "a_n84169_78410#" "VFB" 0.849614
cap "a_n83693_82724#" "a_n83949_73102#" 9330.88
cap "IBIAS" "LDO_EN" 6.67492
cap "m1_n73487_72909#" "m1_n63107_72909#" 91.6936
cap "VDD" "m1_n73487_74413#" 727.864
cap "m1_n71303_73661#" "m1_n71303_72909#" 10.1769
cap "a_n83693_82724#" "m1_n73487_75917#" 0.631464
cap "VFB_res" "a_n83803_68196#" 206.396
cap "VDD" "m1_n67303_70157#" 456.381
cap "VDD" "m1_n65839_73661#" 289.798
cap "m1_n65571_69405#" "m1_n65571_70157#" 10.1769
cap "m1_n73487_74413#" "m1_n73487_73661#" 690.584
cap "m1_n73487_74413#" "m1_n73487_75917#" 0.0527737
cap "a_n83949_74452#" "a_n85031_78410#" 31.7092
cap "m1_n67303_67901#" "m1_n69035_67901#" 14.1045
cap "m1_n65839_73661#" "m1_n73487_73661#" 91.6936
device msubckt nfet_05v0 -79027 67256 -79026 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -80221 67256 -80220 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -81415 67256 -81414 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -82609 67256 -82608 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -83803 67256 -83802 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -84997 67256 -84996 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -79027 68256 -79026 68257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -80221 68256 -80220 68257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -81415 68256 -81414 68257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83803_68196#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -82609 68256 -82608 68257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -83803 68256 -83802 68257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -84997 68256 -84996 68257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -79027 69256 -79026 69257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -80221 69256 -80220 69257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -81415 69256 -81414 69257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -82609 69256 -82608 69257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83803_68196#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -83803 69256 -83802 69257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -84997 69256 -84996 69257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -79027 70256 -79026 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -80221 70256 -80220 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -81415 70256 -81414 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -82609 70256 -82608 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -83803 70256 -83802 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -84997 70256 -84996 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -81415 71752 -81414 71753 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -82609 71752 -82608 71753 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -83803 71752 -83802 71753 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -84997 71752 -84996 71753 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -81415 73102 -81414 73103 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -82609 73102 -82608 73103 l=200 w=600 "VSS" "a_n83949_74452#" 400 0 "a_n83949_74452#" 600 87600,1492 "VSS" 600 87600,1492
device msubckt nfet_05v0 -83803 73102 -83802 73103 l=200 w=600 "VSS" "a_n83949_74452#" 400 0 "a_n83949_73102#" 600 87600,1492 "VSS" 600 87600,1492
device msubckt nfet_05v0 -84997 73102 -84996 73103 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -81415 74452 -81414 74453 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -82609 74452 -82608 74453 l=200 w=600 "VSS" "a_n83949_74452#" 400 0 "a_n83949_73102#" 600 87600,1492 "VSS" 600 87600,1492
device msubckt nfet_05v0 -83803 74452 -83802 74453 l=200 w=600 "VSS" "a_n83949_74452#" 400 0 "a_n83949_74452#" 600 87600,1492 "VSS" 600 87600,1492
device msubckt nfet_05v0 -84997 74452 -84996 74453 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -81415 75802 -81414 75803 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -82609 75802 -82608 75803 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -83803 75802 -83802 75803 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -84997 75802 -84996 75803 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt pfet_05v0 -74547 78074 -74546 78075 l=100 w=400 "VDD" "a_n84169_78410#" 200 0 "a_n83949_68256#" 400 61600,1108 "VDD" 400 61600,1108
device msubckt pfet_05v0 -75717 78074 -75716 78075 l=100 w=400 "VDD" "a_n84169_78410#" 200 0 "a_n83693_82724#" 400 61600,1108 "VDD" 400 61600,1108
device msubckt pfet_05v0 -76887 78074 -76886 78075 l=100 w=400 "VDD" "a_n84169_78410#" 200 0 "a_n83693_84586#" 400 61600,1108 "VDD" 400 61600,1108
device msubckt pfet_05v0 -78057 78074 -78056 78075 l=100 w=120 "VDD" "a_n85031_78410#" 200 0 "a_n84169_78410#" 120 18480,548 "VDD" 120 18480,548
device msubckt pfet_05v0 -79227 78074 -79226 78075 l=100 w=120 "VDD" "LDO_EN" 200 0 "a_n85031_78410#" 120 18480,548 "VDD" 120 18480,548
device msubckt nfet_05v0 -81437 78096 -81436 78097 l=120 w=400 "VSS" "a_n84169_78410#" 240 0 "IBIAS" 400 58400,1092 "a_n83949_74452#" 400 58400,1092
device msubckt nfet_05v0 -82299 78096 -82298 78097 l=120 w=400 "VSS" "a_n85031_78410#" 240 0 "a_n83949_74452#" 400 58400,1092 "VSS" 400 58400,1092
device msubckt nfet_05v0 -83161 78096 -83160 78097 l=120 w=400 "VSS" "a_n85031_78410#" 240 0 "a_n83803_68196#" 400 58400,1092 "VSS" 400 58400,1092
device msubckt nfet_05v0 -84023 78412 -84022 78413 l=120 w=84 "VSS" "a_n85031_78410#" 240 0 "a_n84169_78410#" 84 12600,468 "VSS" 84 12600,468
device msubckt nfet_05v0 -84885 78412 -84884 78413 l=120 w=84 "VSS" "LDO_EN" 240 0 "a_n85031_78410#" 84 12600,468 "VSS" 84 12600,468
device msubckt pfet_05v0 -60759 89693 -60758 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -61929 89693 -61928 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -63099 89693 -63098 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -64269 89693 -64268 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -65439 89693 -65438 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -66609 89693 -66608 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -67779 89693 -67778 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -68949 89693 -68948 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -70119 89693 -70118 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -71289 89693 -71288 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt nfet_05v0 -73397 80862 -73396 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 80862 -74846 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -76297 80862 -76296 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -77747 80862 -77746 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -79197 80862 -79196 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -80647 80862 -80646 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -82097 80862 -82096 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -83547 80862 -83546 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -84997 80862 -84996 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -73397 82724 -73396 82725 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 82724 -74846 82725 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -76297 82724 -76296 82725 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -77747 82724 -77746 82725 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -79197 82724 -79196 82725 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -80647 82724 -80646 82725 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -82097 82724 -82096 82725 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -83547 82724 -83546 82725 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -84997 82724 -84996 82725 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -73397 84586 -73396 84587 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 84586 -74846 84587 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -76297 84586 -76296 84587 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -77747 84586 -77746 84587 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -79197 84586 -79196 84587 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -80647 84586 -80646 84587 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -82097 84586 -82096 84587 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -83547 84586 -83546 84587 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -84997 84586 -84996 84587 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -73397 86448 -73396 86449 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 86448 -74846 86449 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -76297 86448 -76296 86449 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -77747 86448 -77746 86449 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -79197 86448 -79196 86449 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -80647 86448 -80646 86449 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -82097 86448 -82096 86449 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -83547 86448 -83546 86449 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -84997 86448 -84996 86449 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -73397 88310 -73396 88311 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 88310 -74846 88311 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -76297 88310 -76296 88311 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -77747 88310 -77746 88311 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -79197 88310 -79196 88311 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -80647 88310 -80646 88311 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -82097 88310 -82096 88311 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -83547 88310 -83546 88311 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -84997 88310 -84996 88311 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -73397 90172 -73396 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 90172 -74846 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -76297 90172 -76296 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -77747 90172 -77746 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -79197 90172 -79196 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -80647 90172 -80646 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -82097 90172 -82096 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -83547 90172 -83546 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -84997 90172 -84996 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt pfet_05v0 -74181 92738 -74180 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -75703 92738 -75702 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -77225 92738 -77224 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -78747 92738 -78746 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -80269 92738 -80268 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -81791 92738 -81790 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -83313 92738 -83312 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -84835 92738 -84834 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -74181 94706 -74180 94707 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -75703 94706 -75702 94707 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -77225 94706 -77224 94707 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83693_84586#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -78747 94706 -78746 94707 l=200 w=1100 "VDD" "a_n83693_82724#" 400 0 "a_n83803_68196#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -80269 94706 -80268 94707 l=200 w=1100 "VDD" "a_n83693_82724#" 400 0 "a_n83693_82724#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -81791 94706 -81790 94707 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -83313 94706 -83312 94707 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -84835 94706 -84834 94707 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -74181 96674 -74180 96675 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -75703 96674 -75702 96675 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -77225 96674 -77224 96675 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -78747 96674 -78746 96675 l=200 w=1100 "VDD" "a_n83693_82724#" 400 0 "a_n83693_82724#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -80269 96674 -80268 96675 l=200 w=1100 "VDD" "a_n83693_82724#" 400 0 "a_n83803_68196#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -81791 96674 -81790 96675 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83693_84586#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -83313 96674 -83312 96675 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -84835 96674 -84834 96675 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -74181 98642 -74180 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -75703 98642 -75702 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -77225 98642 -77224 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -78747 98642 -78746 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -80269 98642 -80268 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -81791 98642 -81790 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -83313 98642 -83312 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -84835 98642 -84834 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
cap "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" "VFB_res" 2.12755
cap "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" "VDD" 4.67338
cap "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "VFB_res" 7.74187
cap "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "VDD" 18.0752
cap "VSS" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" 3.39562
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -0.0261617
cap "VFB_res" "VDD" -0.0772912
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "VFB_res" 4.21026
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "VDD" 0.232736
cap "VFB_res" "VDD" -0.115937
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "VSS" 3.90729
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "VSS" 0.778166
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 0.329789
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" -6.74154
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" -0.433283
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "VFB_res" 6.44227
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "VDD" 22.8156
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" -10.6195
cap "VSS" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 1.55633
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 0.386445
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 2.94023
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 0.329789
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" -0.433283
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 23.5884
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 8.42052
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 0.504715
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" -0.433283
cap "VFB_res" "VDD" -0.115937
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" 0.983297
cap "VSS" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 3.49201
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.329789
cap "VDD" "VFB_res" -0.115937
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "VDD" 23.5884
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" 8.42052
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 0.386445
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" -10.6195
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" -0.433283
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" 0.504715
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "VSS" 3.49201
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" -0.433283
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "VSS" 1.55633
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" 0.983297
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "VFB_res" 2.94023
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 1.47011
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "VDD" 0.252357
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" -2.62069
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" -0.433283
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 0.329789
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "VFB_res" 0.491649
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 11.7942
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 0.386445
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "VSS" 0.778166
cap "VSS" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 1.746
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "VFB_res" 4.21026
cap "VDD" "VFB_res" -0.0579684
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "VSS" 2.69193
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" -0.866567
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -7.99883
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "VSS" 0.778166
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 0.265438
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "VDD" 17.6026
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "VFB_res" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "VFB_res" 3.09881
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "VFB_res" 1.71324
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "VDD" 0.252357
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "VFB_res" 4.21026
cap "VDD" "VFB_res" -0.0772912
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "VFB_res" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" -0.796771
cap "VSS" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 0.602354
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "VSS" 2.54608
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "VDD" 0.239277
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" -9.82276
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 4.88842
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "VSS" 0.953978
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "VDD" 17.78
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.386445
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" 2.91957
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "VDD" -0.096614
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" 1.25757
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" 0.233333
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" -0.258306
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" 4.27017
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 23.8492
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 0.386445
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" -0.0288166
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" -2.34291
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" "VDD" -0.00960554
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 7.7477
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 16.7849
cap "m1_n70219_67901#" "VDD" 1.77636e-15
cap "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" "VFB_res" 1.34435
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" 4.00036
cap "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" "VDD" 2.78312
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" 1.37103
cap "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 0.377309
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" 7.87762
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" 0.231338
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" -0.826107
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" -2.21276
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -0.627117
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" -13.1741
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 3.99459
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" 0.74598
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -2.4002
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 0.27123
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" -17.2903
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" 0.231338
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" -10.2259
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 7.82352
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 2.73588
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -0.627117
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" -2.39819
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" -0.627117
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" 2.32936
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" -2.39819
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" -10.2259
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" -17.2903
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" -0.627117
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" 0.74598
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" 3.38976
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" -0.627117
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 0.27123
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 2.07821
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" -2.4002
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 0.231338
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" 0.657676
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" 7.82352
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 0.231338
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_1000_0#" 0.561127
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 0.27123
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -2.2796
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -1.0604
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -1.1991
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 3.91176
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 1.0391
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -1.2001
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -0.627117
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -3.07712
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -1.1991
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" -14.2131
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "m1_n70219_68653#" 1.57161
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -0.509825
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -1.2001
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -0.553892
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "m1_n70219_68653#" 1.0391
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "m1_n70219_68653#" 0.37299
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 2.93402
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -2.1208
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -7.94627
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -1.25423
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 3.91176
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "m1_n70219_68653#" 1.69488
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" -0.763804
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -1.84631
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" -10.3815
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" -0.33052
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" -1.88837
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.27123
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" 2.07821
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" 0.338655
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" 4.8895
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -17.4459
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" 1.81815
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" -1.1991
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" -0.692636
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 0.160715
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" -0.763804
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" 2.04032
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 0.54716
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 6.055
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" -0.505497
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 4.89062
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 6.35486
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 4.00036
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "VDD" 4.971
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "VFB_res" 3.47189
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 8.39344
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 6.57696
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 8.04282
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 6.60918
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" -7.16109
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 1.03749
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -7.46297
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" 0.334022
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" -16.3648
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" 9.18699
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "m1_n70219_67901#" 2.41223
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" -2.13625
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" 1.36347
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -17.1895
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "m1_n70219_67901#" 3.38976
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" -17.1895
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 2.41223
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" 3.38976
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.561127
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.334022
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" 1.36347
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" -16.3648
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.657676
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" 9.18699
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" -2.13625
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -1.06813
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "m1_n70219_67901#" 1.69488
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "m1_n70219_68653#" 0.167011
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" -2.61438
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 0.0503728
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "m1_n70219_68653#" 0.681734
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "m1_n70219_67901#" 1.20611
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" -3.02675
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "m1_n70219_67901#" 4.59349
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -2.1208
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "m1_n70219_67901#" 1.69488
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 1.11235
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" 0.0503728
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 0.681734
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "m1_n70219_67901#" 1.57161
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" -14.1628
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -13.7504
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "m1_n70219_68653#" 0.409904
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -2.1208
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" 1.20611
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -1.06813
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -1.03946
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" 0.167011
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 3.34393
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -0.485565
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 5.07926
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 0.895149
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 0.18976
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -17.3451
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 2.97336
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 1.81815
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -1.65069
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -3.49699
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -17.6328
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" -1.78725
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" 1.23116
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 0.54716
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -0.763804
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" 0.253075
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" 0.54716
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" -1.29702
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -0.763804
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "VDD" 4.56546
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 0.380232
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "VOUT" 1.17329
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "VDD" 0.292305
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VDD" 0.492826
cap "VOUT" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 4.00036
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VFB_res" 0.214209
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 2.4855
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VOUT" 2.56166
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VDD" 0.185084
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VDD" 6.83191
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "VDD" 0.262373
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "VDD" 0.245817
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 1.97121
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "VDD" 3.83992
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 0.30817
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" -0.0261617
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VDD" -0.0705549
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 0.252837
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 2.55278
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 6.64872
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "VDD" -0.0192111
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 0.258898
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "VDD" -0.0288166
cap "VDD" "m1_n70219_67901#" -0.0392426
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" -0.334218
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 2.54378
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "VDD" 0.154115
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 0.838005
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 0.195506
cap "VDD" "m1_n73487_72157#" -0.0352775
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 6.71453
cap "VDD" "m1_n73487_72909#" -0.00960554
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "VDD" 22.8156
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "VDD" 0.105146
cap "m1_n73487_72157#" "VDD" -0.0881936
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "VDD" 0.239277
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "VDD" 3.93028
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 0.019187
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "VDD" 0.428021
cap "m1_n73487_72909#" "VDD" -0.0240138
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" -1.84318
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 2.88207
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "VDD" -0.0288166
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "VDD" 0.119933
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "VOUT" 1.44906
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 0.269839
cap "m1_n70219_67901#" "VDD" -0.0392426
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "VDD" 23.5884
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "VDD" 8.04454
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "VDD" 0.428021
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "VDD" 0.265438
cap "m1_n73487_72909#" "VDD" -0.00480277
cap "m1_n70219_67901#" "VDD" -0.0392426
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 23.5884
cap "VOUT" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.306154
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.168966
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.210293
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 0.0903601
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "VDD" -0.0288166
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 2.18511
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" -1.84318
cap "m1_n73487_72157#" "VDD" -0.0176387
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 5.31871
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" -0.921592
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "VDD" -0.0144083
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 3.98796
cap "m1_n73487_72157#" "VDD" -0.105832
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "VDD" 0.21401
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 11.163
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "VDD" 11.7942
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.0089939
cap "VDD" "m1_n70219_67901#" -0.0196213
cap "m1_n73487_72909#" "VDD" -0.0288166
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.450861
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "VOUT" 1.29598
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.175791
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "VDD" 0.293176
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "VDD" 3.82513
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 2.20029
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.141085
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.0345011
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -0.0144083
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -0.921592
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" 0.21401
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "VOUT" 0.26071
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -0.00480277
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 0.211539
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 0.252656
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -0.444049
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.00239837
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 1.07922
cap "VDD" "m1_n70219_67901#" -0.0261617
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "VDD" 0.179077
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "VDD" 17.6026
cap "VOUT" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" 1.34143
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "VDD" 0.210293
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "VOUT" 5.06718
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "VDD" -0.0240138
cap "m1_n73487_72909#" "VDD" -0.0288166
cap "m1_n73487_72157#" "VDD" -0.105832
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" 0.504715
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" -1.39914
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" 3.85635
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" 0.39323
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "VDD" -0.0327022
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "VDD" 13.3633
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 0.175365
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" 17.78
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" 0.210293
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" 0.306154
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" -1.52835
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" 0.236701
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" "VDD" 0.105146
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" 7.72981
cap "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" "VDD" -0.00960554
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" 1.77984
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" -5.91995
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" 9.75839
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" 0.662418
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 0.984591
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 0.234679
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" -8.02894
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 0.727506
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" -7.25417
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" -7.47322
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 5.03207
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "VDD" 0.413523
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 2.47213
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 3.99459
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 0.117086
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "VDD" 0.152414
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 0.0924979
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VDD" 0.120407
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "VOUT" 0.133687
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 0.105613
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" 2.07821
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -1.2001
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" -10.0361
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "VDD" 2.14545
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 3.91176
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" -14.7671
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" 2.14545
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 1.69488
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "m1_n73487_72909#" 3.91176
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n128_0#" -7.25417
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -1.2001
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n128_0#" -7.47322
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 2.14545
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 4.59349
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 1.69488
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" 5.43621
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 3.15341
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" -1.38473
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -2.56962
cap "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" -22.2403
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" 4.5529
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 1.77979
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" 2.14545
cap "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -17.2903
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" 1.77979
cap "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" "m1_n73487_72909#" 2.07821
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "VDD" 1.13749
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" -1.01547
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" -1.96683
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "m1_n73487_72909#" 3.27062
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "m1_n73487_72909#" 1.60998
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "m1_n73487_72157#" 1.60998
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "m1_n73487_72157#" 3.75078
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" -17.2903
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 4.2909
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" -22.2403
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "VDD" 2.14545
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 7.53425
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 2.2603
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "m1_n73487_72157#" 2.2603
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" -4.53645
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" 6.28488
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "m1_n73487_72157#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" -2.4002
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "m1_n73487_72909#" 2.07821
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "m1_n73487_72909#" 1.12947
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "m1_n73487_72157#" 1.12947
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "m1_n73487_72157#" 1.65274
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "m1_n73487_72909#" 1.53864
cap "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" "VDD" 2.14545
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" 4.2909
cap "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" "m1_n73487_72157#" 2.41223
cap "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" "m1_n73487_72909#" 2.07821
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" 3.38976
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" 7.82352
cap "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" -17.2903
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" -2.4002
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" 9.18699
cap "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" -22.2403
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" 3.38976
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" -0.835975
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" 4.08337
cap "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" 2.04032
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" 5.21354
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -5.91995
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" 8.45841
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "VDD" 0.727506
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -5.91995
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 0.727506
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "VDD" 0.413523
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "VDD" 0.413523
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "VDD" 0.152414
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "VDD" 0.152414
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" -1.78725
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "VOUT" 0.133687
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "VOUT" 0.133687
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -7.25417
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -7.25417
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "VFB_res" 0.117086
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "VFB_res" 0.117086
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 1.03749
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 5.03207
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 0.334022
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" -1.06813
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" -9.93535
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -1.2001
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -10.0361
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" 0.681734
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" -7.25417
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" 0.681734
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -7.25417
cap "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" -2.26822
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -1.2001
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" -1.06813
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" 4.59349
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" -2.56962
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 0.100746
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 0.334022
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" -17.1895
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" -1.38473
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" -17.2903
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "m1_n73487_72909#" 0.883314
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "m1_n73487_73661#" 1.77979
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -1.18489
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" 5.43621
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" 1.77979
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" -0.951364
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" 1.60998
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" 3.75078
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" -1.01547
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" 0.480153
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" -1.96683
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" 1.60998
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" "m1_n73487_74413#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" -2.4002
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" -4.53645
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" 7.53425
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" 1.24937
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" 2.2603
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" -2.13625
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "m1_n73487_74413#" 2.2603
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" -17.2903
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" -17.1895
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" "m1_n73487_72909#" 0.334022
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "m1_n73487_73661#" 1.12947
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "m1_n73487_73661#" 1.65274
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "m1_n73487_72909#" 0.114093
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "m1_n73487_74413#" 1.12947
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" -17.1895
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "m1_n73487_74413#" 3.38976
cap "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" -17.2903
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" -2.4002
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 0.334022
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" 1.36347
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "m1_n73487_73661#" 2.41223
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" 3.38976
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "m1_n73487_74413#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" -2.13625
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" 9.18699
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" 4.08337
cap "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" -1.78725
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" 4.08337
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" 2.04032
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" 0.253075
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" -5.19244
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" -5.19244
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 0.418885
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 5.03207
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 0.133687
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" -6.68823
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 0.258141
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" -5.18713
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 6.81932
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 0.117086
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 0.219324
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" -2.26822
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 1.34803
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -9.93535
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" 1.04656
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 2.31148
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" -9.88302
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -1.06813
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 4.59349
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 0.145604
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -1.06813
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "cap_mim$1_0[0,0]/m4_0_0#" 0.140079
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" 4.59349
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" -7.10109
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "VDD" 1.34803
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "m1_n73487_75165#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" -7.25417
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "VDD" 1.9137
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 0.166079
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" -17.1895
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" -1.18489
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "m1_n73487_75165#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" -2.56962
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" 5.43621
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "m1_n73487_75165#" 5.43621
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,0]/m4_0_0#" 0.159778
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "VDD" 1.04656
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" -17.1157
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "m1_n73487_74413#" 2.31148
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" 1.77979
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 0.120381
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" 3.75078
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 0.782356
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" -0.951364
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 0.131551
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "m1_n73487_75165#" 1.60998
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "m1_n73487_75165#" 3.75078
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" -1.96683
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 0.125128
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" 2.41223
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 7.53425
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" -17.1895
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" 1.04656
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "m1_n73487_75165#" 7.53425
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" -2.13625
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" -4.53645
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" 2.31148
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 0.0941158
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 2.59714
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.110343
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 2.2603
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" -17.0343
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" 0.100746
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 1.65274
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "VDD" 0.0989206
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 1.12947
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "m1_n73487_75165#" 1.65274
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 0.0459635
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.0477763
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" 0.0502284
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" 9.18699
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" 3.38976
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" -17.1895
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" 0.280159
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" -2.13625
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" 2.69606
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" 9.18699
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" 0.291208
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "m1_n73487_74413#" 2.31148
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "VDD" 1.04656
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "m1_n73487_75165#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" -16.9841
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" -1.78725
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" 0.253075
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" 0.241908
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "cap_mim$1_0[0,1]/m4_0_0#" 0.0437748
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "VDD" 5.64029
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" "VDD" 4.08337
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -0.00960554
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" 2.17235
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" 0.151441
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 0.527098
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 2.17235
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 3.22316
cap "VOUT" "cap_mim$1_0[0,0]/m4_0_0#" 0.836392
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VFB_res" 0.498354
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "cap_mim$1_0[0,0]/m4_0_0#" 9.1529
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 4.89791
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "VDD" 1.43067
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 0.56433
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 0.843239
cap "VDD" "cap_mim$1_0[0,0]/m4_0_0#" 2.9037
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VOUT" 0.828825
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 13.0775
cap "VFB_res" "cap_mim$1_0[0,0]/m4_0_0#" 0.595173
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 4.36004
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "VDD" -0.0705549
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" 0.143071
cap "m1_n73487_74413#" "VDD" -0.0192111
cap "VDD" "cap_mim$1_0[0,0]/m4_n120_n120#" 9.54422
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 13.3467
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 2.17235
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 0.843239
cap "VDD" "m1_n73487_74413#" -0.00960554
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" 0.164895
cap "VDD" "m1_n73487_75165#" -0.0352775
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 1.3194
cap "VDD" "cap_mim$1_0[0,0]/m4_0_0#" 17.9875
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "cap_mim$1_0[0,0]/m4_0_0#" 30.3384
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "cap_mim$1_0[0,0]/m4_0_0#" 1.12262
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 0.843239
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "cap_mim$1_0[0,0]/m4_0_0#" 33.0994
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 15.5266
cap "m1_n73487_75165#" "VDD" -0.0881936
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "VDD" 0.132159
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "VDD" 2.74845
cap "VDD" "cap_mim$1_0[0,0]/m4_0_0#" 17.7794
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 9.3127
cap "m1_n73487_74413#" "VDD" -0.0240138
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 1.43067
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,0]/m4_0_0#" 2.15278
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 2.23281
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 13.3467
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "VDD" 0.175807
cap "VDD" "cap_mim$1_0[0,1]/m4_0_0#" 17.9875
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "VDD" 9.54422
cap "m1_n73487_74413#" "VDD" -0.00480277
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 0.843239
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 0.838802
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 1.0287
cap "m1_n73487_75165#" "VDD" -0.0176387
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "VDD" 1.59625
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" "cap_mim$1_0[0,1]/m4_0_0#" 30.3384
cap "m1_n73487_74413#" "VDD" -0.0288166
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "VDD" 0.16274
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "VDD" 10.5052
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#" "VDD" 1.43067
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "VDD" 3.56242
cap "cap_mim$1_0[0,1]/m4_0_0#" "VDD" 3.68742
cap "m1_n73487_75165#" "VDD" -0.105832
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#" 17.2897
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 2.03108
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#" 1.03063
cap "cap_mim$1_0[0,1]/m4_0_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 17.9903
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#" 8.13881
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" -0.2047
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" 13.3467
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "VDD" 0.782283
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" 0.655852
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 0.145226
cap "cap_mim$1_0[0,1]/m4_0_0#" "VDD" 16.5147
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" 28.5818
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.264855
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 0.175212
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "VDD" 9.54422
cap "VDD" "cap_mim$1_0[0,1]/m4_0_0#" 17.7794
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" 2.99158
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" 4.3447
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" 0.307965
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 15.5266
cap "VDD" "m1_n73487_75165#" -0.105832
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 33.0994
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 1.43067
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" 1.68648
cap "VDD" "cap_mim$1_0[0,1]/m4_n120_n120#" 9.3127
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 3.26151
cap "VDD" "m1_n73487_74413#" -0.0288166
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 22.8909
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 48.3259
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.864832
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" "VDD" 0.177113
cap "VDD" "cap_mim$1_0[0,1]/m4_0_0#" 21.1944
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "VDD" 15.2309
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "cap_mim$1_0[0,1]/m4_0_0#" 0.166868
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "VDD" 4.02644
cap "VOUT" "cap_mim$1_0[0,0]/m4_n120_n120#" 3.51623
cap "cap_mim$1_0[0,0]/m4_0_0#" "VFB_res" 3.96782
cap "cap_mim$1_0[0,0]/m4_0_0#" "m1_n73487_75917#" 29.0669
cap "cap_mim$1_0[0,0]/m4_0_0#" "VDD" 20.9299
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VFB_res" 2.11423
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "m1_n73487_75917#" 12.6451
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 24.2765
cap "VOUT" "cap_mim$1_0[0,0]/m4_0_0#" 5.57594
cap "VDD" "cap_mim$1_0[0,1]/m4_0_0#" -1.53126
cap "VDD" "cap_mim$1_0[0,1]/m4_0_0#" -1.72156
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "cap_mim$1_0[0,1]/m4_0_0#" 134.552
cap "cap_mim$1_0[0,1]/m4_0_0#" "VDD" -0.754156
cap "cap_mim$1_0[0,1]/m4_0_0#" "VDD" -0.670793
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_0_0#" 0.175092
cap "a_n83693_84586#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.138858
cap "cap_mim$1_0[0,0]/m4_0_0#" "a_n83693_84586#" 0.28561
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.078402
cap "a_n83803_68196#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.103072
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.119066
cap "cap_mim$1_0[0,0]/m4_0_0#" "a_n83803_68196#" 0.0793859
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_84586#" 1.37819
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83949_68256#" 0.958129
cap "VDD" "cap_mim$1_0[0,0]/m4_0_0#" 11.6002
cap "m1_n73487_75917#" "cap_mim$1_0[0,0]/m4_0_0#" 29.0669
cap "VOUT" "cap_mim$1_0[0,0]/m4_0_0#" 5.57594
cap "a_n83803_68196#" "cap_mim$1_0[0,0]/m4_0_0#" 0.995074
cap "a_n83693_82724#" "cap_mim$1_0[0,0]/m4_0_0#" 3.42524
cap "VFB_res" "cap_mim$1_0[0,0]/m4_0_0#" 3.33532
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 10.646
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "m1_n73487_75917#" 12.6451
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VSS" 0.160841
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VOUT" 3.51623
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83803_68196#" 0.62258
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_82724#" 2.07929
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VFB_res" 5.51588
cap "a_n83693_84586#" "cap_mim$1_0[0,0]/m4_0_0#" 2.20428
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_0_0#" 1.54296
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "cap_mim$1_0[0,1]/m4_0_0#" -1.06581e-14
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.514006
cap "cap_mim$1_0[1,0]/m4_0_0#" "VOUT" 5.57594
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83803_68196#" 1.00107
cap "a_n83693_82724#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.70684
cap "a_n83693_84586#" "cap_mim$1_0[1,0]/m4_0_0#" 2.92849
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 2.68462
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VOUT" 3.51623
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 2.5479
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" 29.0669
cap "a_n83693_84586#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.40614
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83803_68196#" 2.23376
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_0_0#" 3.39379
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83949_68256#" 1.17806
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.74301
cap "m1_n73487_75917#" "cap_mim$1_0[0,0]/m4_n120_n120#" 12.6451
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 4.68188
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VSS" 0.367147
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_82724#" 1.54973
cap "a_n83803_68196#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.715048
cap "m1_n73487_75917#" "cap_mim$1_0[0,0]/m4_n120_n120#" 14.2367
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VOUT" 3.10131
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 0.604404
cap "a_n83693_84586#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.28567
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 1.00734
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_0_0#" 1.21261
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.24626
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_82724#" 0.779602
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 9.61929
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.08369
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 1.13098
cap "a_n83693_84586#" "cap_mim$1_0[1,0]/m4_0_0#" 0.685423
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "cap_mim$1_0[1,0]/m4_0_0#" 17.9903
cap "VDD" "cap_mim$1_0[0,0]/m4_n120_n120#" 2.39481
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" -1.29754
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" -1.13144
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" -1.50007
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "cap_mim$1_0[1,0]/m4_0_0#" 134.552
cap "cap_mim$1_0[1,0]/m4_0_0#" "m4_n70925_82039#" 8.88178e-15
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.514006
cap "a_n83803_68196#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.00107
cap "m1_n73487_75917#" "cap_mim$1_0[0,0]/m4_n120_n120#" 12.6451
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_0_0#" 3.14092
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 2.3626
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VOUT" 3.51623
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 4.31681
cap "a_n83693_84586#" "cap_mim$1_0[1,0]/m4_0_0#" 2.71331
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.74477
cap "a_n83693_82724#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.70684
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.17806
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_0_0#" 2.23376
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 2.68462
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 27.4126
cap "a_n83693_84586#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.40614
cap "cap_mim$1_0[1,0]/m4_0_0#" "VOUT" 5.12481
cap "cap_mim$1_0[1,0]/m4_0_0#" "VOUT" -0.614623
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" -0.71056
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" -0.535947
cap "m4_n70925_82039#" "VSS" 0.514006
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_0_0#" 3.39379
cap "m4_n70925_82039#" "m1_n73487_75917#" 12.6451
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 5.57594
cap "a_n83693_84586#" "cap_mim$1_0[1,0]/m4_0_0#" 2.92849
cap "m4_n70925_82039#" "VSS" 1.74477
cap "m4_n70925_82039#" "VDD" 2.68462
cap "a_n83949_68256#" "m4_n70925_82039#" 1.17806
cap "m4_n70925_82039#" "a_n83803_68196#" 1.00107
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 29.0669
cap "m4_n70925_82039#" "a_n83693_82724#" 1.70684
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 4.68188
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 2.5479
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_0_0#" 2.23376
cap "m4_n70925_82039#" "VOUT" 3.51623
cap "m4_n70925_82039#" "a_n83693_84586#" 1.40614
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VSS" 0.514006
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 5.57594
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83803_68196#" 1.00107
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83803_68196#" 2.23376
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 2.68462
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.70684
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 4.68188
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_82724#" 3.39379
cap "VSS" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.74477
cap "a_n83693_84586#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.40614
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_84586#" 2.92849
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 1.17806
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 2.5479
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_n120_n120#" 12.6451
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" 29.0669
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 3.51623
cap "m4_n66517_87831#" "VDD" -8.76513
cap "m4_n66517_87831#" "VOUT" -0.693624
cap "m4_n66517_87831#" "m1_n73487_75917#" -1.65065
cap "m4_n66517_87831#" "cap_mim$1_0[1,0]/m4_n120_n120#" 137.56
cap "m4_n66517_87831#" "a_n83949_68256#" -1.4547
cap "VOUT" "m4_n66517_87831#" -0.303853
cap "a_n83949_68256#" "m4_n66517_87831#" -0.637257
cap "VDD" "m4_n66517_87831#" -3.83971
cap "m1_n73487_75917#" "m4_n66517_87831#" -0.723096
cap "VSS" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.275361
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 20.6887
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_n120_n120#" 17.2582
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_0_0#" 1.00519
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 0.0117443
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_84586#" 1.31782
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 8.87673
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 3.76674
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.536286
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 2.10685
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_0_0#" 1.52721
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 2.12947
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83693_84586#" 0.753289
cap "VSS" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.934696
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 5.93625
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 18.0529
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.43819
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.914379
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 2.426
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 0.396851
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 0.305679
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 6.08884
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" 47.133
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 53.489
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 8.70003
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 7.26258
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m1_n73487_75917#" 20.7193
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 24.0195
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 65.4246
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 0.396851
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 6.08884
cap "cap_mim$1_0[1,0]/m4_0_0#" "VOUT" 4.19462
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 7.26258
cap "cap_mim$1_0[1,0]/m4_0_0#" "VOUT" 4.50541
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VOUT" 65.4246
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" 47.133
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 0.305679
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 53.489
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m1_n73487_75917#" 20.7193
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 24.0195
cap "VDD" "m4_n66517_87831#" 0.305679
cap "a_n83949_68256#" "m4_n66517_87831#" 0.396851
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_n120_n120#" 20.7193
cap "m1_n73487_75917#" "m4_n66517_87831#" 47.133
cap "VOUT" "m4_n66517_87831#" 5.40349
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 7.26258
cap "m4_n66517_87831#" "a_n83949_68256#" 6.08884
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VOUT" 65.4246
cap "m4_n66517_87831#" "VOUT" 4.19462
cap "VDD" "m4_n66517_87831#" 52.6677
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 24.0195
cap "m4_n66517_87831#" "VDD" 11.0105
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 6.22006
cap "VDD" "m4_n66517_87831#" 0.245729
cap "m4_n66517_87831#" "VOUT" -39.1535
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_n120_n120#" 23.7325
cap "m4_n66517_87831#" "VDD" 0.305679
cap "m4_n66517_87831#" "a_n83949_68256#" -0.0554213
cap "a_n83949_68256#" "m4_n66517_87831#" 0.396851
cap "m4_n66517_87831#" "m1_n73487_75917#" 17.4464
cap "m4_n66517_87831#" "cap_mim$1_0[1,0]/m4_n120_n120#" 17.9903
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 22.5923
cap "m4_n66517_87831#" "VOUT" 1.96363
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VOUT" 59.4602
cap "a_n83949_68256#" "m4_n66517_87831#" 0.246048
cap "m4_n66517_87831#" "VOUT" -5.03339
cap "m4_n66517_87831#" "VOUT" 4.50541
cap "m4_n66517_87831#" "m1_n73487_75917#" 45.172
cap "m4_n66517_87831#" "a_n83949_68256#" 5.34028
cap "m4_n66517_87831#" "VDD" 49.5035
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 65.4246
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_n120_n120#" 20.7193
cap "VDD" "m4_n66517_87831#" 0.305679
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 7.26258
cap "m4_n66517_87831#" "VDD" 0.0599495
cap "m4_n66517_87831#" "a_n83949_68256#" 0.396851
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 24.0195
cap "m4_n66517_87831#" "a_n83949_68256#" 7.26258
cap "a_n83949_68256#" "VOUT" 4.19462
cap "m4_n66517_87831#" "VOUT" 65.4246
cap "VDD" "a_n83949_68256#" 0.305679
cap "a_n83949_68256#" "VDD" 53.489
cap "m4_n66517_87831#" "VDD" 24.0195
cap "a_n83949_68256#" "m1_n73487_75917#" 47.133
cap "m4_n66517_87831#" "m1_n73487_75917#" 20.7193
cap "a_n83949_68256#" "a_n83949_68256#" 0.396851
cap "VOUT" "a_n83949_68256#" 4.50541
cap "VDD" "a_n83949_68256#" 0.305679
cap "m1_n73487_75917#" "a_n83949_68256#" 54.3955
cap "m1_n73487_75917#" "VDD" 24.0195
cap "VDD" "a_n83949_68256#" 53.489
cap "m1_n73487_75917#" "VOUT" 65.4246
cap "a_n83949_68256#" "a_n83949_68256#" 0.396851
cap "VOUT" "a_n83949_68256#" 8.70003
cap "a_n83949_68256#" "a_n83949_68256#" 0.396851
cap "m1_n73487_75917#" "VDD" 13.744
cap "m1_n73487_75917#" "VOUT" 28.1602
cap "a_n83949_68256#" "m1_n73487_75917#" 82.4609
cap "a_n83949_68256#" "VDD" 0.305679
cap "a_n83949_68256#" "VDD" 20.2535
cap "a_n83949_68256#" "VOUT" 3.87045
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.9528
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 16.1692
cap "VDD" "VOUT" -5.68434e-14
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 1.97112
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.113181
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 65.4246
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 12.2105
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 3.66665
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 0.104044
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 0.113181
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 3.66665
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VOUT" 65.4246
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 0.104044
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 12.2105
cap "VDD" "m4_n66517_87831#" 12.2105
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VOUT" 65.4246
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 0.113181
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 3.66665
cap "a_n83949_68256#" "m4_n66517_87831#" 0.104044
cap "m4_n66517_87831#" "VDD" 5.57589
cap "m4_n66517_87831#" "VOUT" -41.4306
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 0.152718
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.113181
cap "m4_n66517_87831#" "a_n83949_68256#" 0.0645074
cap "m4_n66517_87831#" "a_n83949_68256#" 0.104044
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 5.03566
cap "VOUT" "m1_n73487_75917#" 1.77636e-15
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 59.4602
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VOUT" 65.4246
cap "a_n83949_68256#" "m4_n66517_87831#" 0.104044
cap "m4_n66517_87831#" "VDD" 11.976
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 0.113181
cap "VOUT" "m4_n66517_87831#" -9.22801
cap "VOUT" "m1_n73487_75917#" -1.77636e-15
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 3.66665
cap "a_n83949_68256#" "VDD" 12.2105
cap "a_n83949_68256#" "m4_n66517_87831#" 0.113181
cap "VOUT" "m4_n66517_87831#" 65.4246
cap "a_n83949_68256#" "a_n83949_68256#" 0.104044
cap "VDD" "m4_n66517_87831#" 3.66665
cap "a_n83949_68256#" "VDD" 12.2105
cap "a_n83949_68256#" "m1_n73487_75917#" 0.113181
cap "m1_n73487_75917#" "VOUT" 65.4246
cap "m1_n73487_75917#" "VDD" 3.66665
cap "a_n83949_68256#" "a_n83949_68256#" 0.104044
cap "VOUT" "m1_n73487_75917#" 28.374
cap "VOUT" "a_n83949_68256#" 0.500176
cap "m1_n73487_75917#" "VDD" 2.40571
cap "a_n83949_68256#" "m1_n73487_75917#" 0.113181
cap "a_n83949_68256#" "a_n83949_68256#" 0.104044
cap "a_n83949_68256#" "VDD" 4.65883
merge "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" -1601.83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "m1_n73487_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_2000_0#" -90.1325 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_2000_0#" "m1_n71303_75917#"
merge "cap_mim$1_0[1,1]/VSUBS" "cap_mim$1_0[0,1]/VSUBS" -95010.4 -21543985 -33270 0 0 -4623840 -121680 0 0 -1553892 -40224 -343420 -7848 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4839912 -198096 -515200 -19072 -1056104 -37886 0 0 0 0
merge "cap_mim$1_0[0,1]/VSUBS" "cap_mim$1_0[1,0]/VSUBS"
merge "cap_mim$1_0[1,0]/VSUBS" "cap_mim$1_0[0,0]/VSUBS"
merge "cap_mim$1_0[0,0]/VSUBS" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_n352_0#" "VDD"
merge "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_n352_0#" "SUB"
merge "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_1000_0#" -78.5811 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_1000_0#" "m1_n67303_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" -1601.19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "m1_n73487_72157#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_1000_0#" -75.1206 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_1000_0#" "m1_n65571_70157#"
merge "cap_mim$1_0[1,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" -7714.86 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -633920 -22752 -77456 -2920 -15230628 -12694 -14157220 -13064
merge "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "m1_n73487_75917#"
merge "m1_n73487_75917#" "cap_mim$1_0[0,1]/m4_n120_n120#"
merge "cap_mim$1_0[0,1]/m4_n120_n120#" "m4_n66517_87831#"
merge "m4_n66517_87831#" "cap_mim$1_0[1,0]/m4_n120_n120#"
merge "cap_mim$1_0[1,0]/m4_n120_n120#" "m4_n70925_82039#"
merge "m4_n70925_82039#" "cap_mim$1_0[0,0]/m4_n120_n120#"
merge "cap_mim$1_0[0,0]/m4_n120_n120#" "m4_n66517_77631#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_2000_0#" -94.1745 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_2000_0#" "m1_n71303_72157#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_1000_0#" -76.8148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_1000_0#" "m1_n63839_68653#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_2000_0#" "m1_n68571_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_1000_0#" -76.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_1000_0#" "m1_n69035_69405#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_2000_0#" "m1_n71303_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_1000_0#" -78.5811 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_1000_0#" "m1_n69035_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_2000_0#" "m1_n63107_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_1000_0#" -75.3475 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_1000_0#" "m1_n63839_70157#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_2000_0#" "m1_n68571_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_2000_0#" -93.3409 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_2000_0#" "m1_n63107_72157#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_2000_0#" -90.1325 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_2000_0#" "m1_n63107_75917#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_2000_0#" "m1_n71303_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_1000_0#" -76.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_1000_0#" "m1_n65571_68653#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" -4350.71 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -741664 -26824 -708624 -25644 -163968 -5912 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "VFB_res"
merge "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" -895.441 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -235200 -8400 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "m1_n70219_68653#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_2000_0#" "m1_n65839_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_1000_0#" -75.1206 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_1000_0#" "m1_n67303_70157#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_2000_0#" "m1_n71303_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_2000_0#" -93.3409 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_2000_0#" "m1_n65839_72157#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_2000_0#" -90.1325 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_2000_0#" "m1_n65839_75917#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -6536.51 0 0 0 0 0 0 0 0 0 0 -281820 -6740 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -329336 -12844 -1254384 -45133 -1099112 -39814 -763336 -27430 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "VOUT"
merge "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" "VSS" -4767.31 0 0 -16761473 -32870 0 0 0 0 0 0 -439262 -18786 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -339713 -19371 -128800 -4656 0 0 0 0 -123200 -2800
merge "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_1000_0#" -76.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_1000_0#" "m1_n67303_68653#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" -1527.67 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "m1_n73487_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_1000_0#" -76.8148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_1000_0#" "m1_n63839_69405#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_2000_0#" "m1_n68571_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_1000_0#" -75.1206 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_1000_0#" "m1_n69035_70157#"
merge "cap_mim$1_0[1,1]/m4_0_0#" "a_n83949_68256#" -3268.16 0 0 0 0 0 0 0 0 0 0 0 0 -243000 -6860 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -650272 -23336 -215832 -7862 -184080 -6896 -417472 -10544
merge "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#"
merge "cap_mim$1_0[1,0]/m4_0_0#" "m5_n66517_87435#"
merge "m5_n66517_87435#" "cap_mim$1_0[0,1]/m4_0_0#"
merge "cap_mim$1_0[0,1]/m4_0_0#" "m5_n70561_82039#"
merge "m5_n70561_82039#" "cap_mim$1_0[0,0]/m4_0_0#"
merge "cap_mim$1_0[0,0]/m4_0_0#" "m5_n66517_77995#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_2000_0#" "m1_n63107_74413#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_2000_0#" -93.3409 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_2000_0#" "m1_n68571_72157#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_2000_0#" -90.1325 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_2000_0#" "m1_n68571_75917#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_2000_0#" "m1_n63107_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_1000_0#" -76.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_1000_0#" "m1_n69035_68653#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_1000_0#" -76.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_1000_0#" "m1_n65571_69405#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_2000_0#" "m1_n65839_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -1333.67 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -324352 -11696 -101024 -3720 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "m1_n70219_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_2000_0#" "m1_n65839_74413#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_1000_0#" -78.8079 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_1000_0#" "m1_n63839_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_2000_0#" "m1_n68571_74413#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_1000_0#" -76.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_1000_0#" "m1_n67303_69405#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" -1527.67 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "m1_n73487_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_1000_0#" -78.5811 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_1000_0#" "m1_n65571_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_2000_0#" "m1_n63107_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_2000_0#" "m1_n71303_74413#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_2000_0#" "m1_n65839_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" -1527.67 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "m1_n73487_74413#"
