// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="zlaswp_s,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.365000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=9,HLS_SYN_FF=1267,HLS_SYN_LUT=1487,HLS_VERSION=2019_1}" *)

module zlaswp_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        n,
        a_i_address0,
        a_i_ce0,
        a_i_we0,
        a_i_d0,
        a_i_q0,
        a_i_address1,
        a_i_ce1,
        a_i_we1,
        a_i_d1,
        a_i_q1,
        a_r_address0,
        a_r_ce0,
        a_r_we0,
        a_r_d0,
        a_r_q0,
        a_r_address1,
        a_r_ce1,
        a_r_we1,
        a_r_d1,
        a_r_q1,
        lda,
        k1,
        k2,
        ipiv_address0,
        ipiv_ce0,
        ipiv_q0,
        incx,
        ap_return
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] n;
output  [9:0] a_i_address0;
output   a_i_ce0;
output   a_i_we0;
output  [31:0] a_i_d0;
input  [31:0] a_i_q0;
output  [9:0] a_i_address1;
output   a_i_ce1;
output   a_i_we1;
output  [31:0] a_i_d1;
input  [31:0] a_i_q1;
output  [9:0] a_r_address0;
output   a_r_ce0;
output   a_r_we0;
output  [31:0] a_r_d0;
input  [31:0] a_r_q0;
output  [9:0] a_r_address1;
output   a_r_ce1;
output   a_r_we1;
output  [31:0] a_r_d1;
input  [31:0] a_r_q1;
input  [31:0] lda;
input  [31:0] k1;
input  [31:0] k2;
output  [9:0] ipiv_address0;
output   ipiv_ce0;
input  [31:0] ipiv_q0;
input  [31:0] incx;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] a_i_address0;
reg a_i_ce0;
reg a_i_we0;
reg[9:0] a_i_address1;
reg a_i_ce1;
reg a_i_we1;
reg[9:0] a_r_address0;
reg a_r_ce0;
reg a_r_we0;
reg[9:0] a_r_address1;
reg a_r_ce1;
reg a_r_we1;
reg[9:0] ipiv_address0;
reg ipiv_ce0;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] ix0;
reg   [31:0] i1;
reg   [31:0] i2;
reg   [31:0] j;
reg   [31:0] ix;
reg   [31:0] i_s;
reg   [31:0] ip;
reg   [31:0] reg_392;
wire    ap_CS_fsm_state4;
wire   [0:0] select_ln114_fu_619_p3;
wire    ap_CS_fsm_state10;
reg   [0:0] tmp_reg_875;
reg   [0:0] icmp_ln136_reg_937;
wire   [0:0] select_ln141_fu_750_p3;
reg   [0:0] icmp_ln93_reg_858;
reg   [31:0] reg_396;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state14;
reg   [31:0] reg_401;
wire   [10:0] add_ln93_fu_421_p2;
reg   [10:0] add_ln93_reg_845;
wire   [0:0] icmp_ln93_fu_427_p2;
wire   [0:0] tmp_fu_433_p3;
wire   [31:0] mul_ln99_fu_447_p2;
reg   [31:0] mul_ln99_reg_879;
wire    ap_CS_fsm_state2;
wire   [31:0] i_1_fu_525_p3;
reg   [31:0] i_1_reg_890;
wire   [0:0] icmp_ln108_fu_533_p2;
reg   [0:0] icmp_ln108_reg_897;
wire  signed [31:0] i_3_fu_539_p1;
reg  signed [31:0] i_3_reg_901;
wire   [0:0] grp_fu_363_p2;
reg   [0:0] icmp_ln114_reg_906;
reg   [31:0] ix0_load_reg_914;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln110_fu_549_p2;
reg   [31:0] i_2_reg_919;
reg   [31:0] i1_load_reg_926;
wire  signed [31:0] sext_ln136_fu_572_p1;
reg  signed [31:0] sext_ln136_reg_932;
wire   [0:0] icmp_ln136_fu_576_p2;
wire   [31:0] or_ln137_fu_580_p2;
reg   [31:0] or_ln137_reg_941;
reg   [0:0] icmp_ln141_reg_946;
wire   [31:0] add_ln110_fu_641_p2;
wire   [0:0] icmp_ln117_fu_647_p2;
reg   [0:0] icmp_ln117_reg_964;
wire    ap_CS_fsm_state5;
wire   [31:0] i_4_fu_653_p2;
reg   [31:0] i_4_reg_973;
wire   [10:0] trunc_ln121_fu_675_p1;
reg   [10:0] trunc_ln121_reg_981;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln119_fu_659_p2;
wire   [10:0] trunc_ln124_fu_685_p1;
reg   [10:0] trunc_ln124_reg_986;
wire   [31:0] add_ln119_fu_689_p2;
reg   [31:0] add_ln119_reg_991;
wire   [31:0] add_ln114_fu_695_p2;
reg   [9:0] a_r_addr_reg_1001;
wire    ap_CS_fsm_state7;
reg   [9:0] a_i_addr_reg_1006;
reg   [9:0] a_r_addr_1_reg_1011;
reg   [9:0] a_i_addr_1_reg_1016;
wire   [0:0] icmp_ln143_fu_772_p2;
reg   [0:0] icmp_ln143_reg_1029;
wire    ap_CS_fsm_state11;
wire   [10:0] trunc_ln147_fu_794_p1;
reg   [10:0] trunc_ln147_reg_1036;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln145_fu_778_p2;
wire   [10:0] trunc_ln150_fu_804_p1;
reg   [10:0] trunc_ln150_reg_1041;
wire   [31:0] add_ln145_fu_808_p2;
reg   [31:0] add_ln145_reg_1046;
wire   [31:0] add_ln141_fu_814_p2;
reg   [9:0] a_r_addr_2_reg_1056;
wire    ap_CS_fsm_state13;
reg   [9:0] a_i_addr_2_reg_1061;
reg   [9:0] a_r_addr_3_reg_1066;
reg   [9:0] a_i_addr_3_reg_1071;
wire   [31:0] add_ln99_fu_453_p2;
reg   [31:0] ap_phi_mux_storemerge49_phi_fu_208_p4;
reg   [31:0] storemerge49_reg_205;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_218_p4;
reg   [31:0] storemerge_reg_215;
reg   [31:0] ap_phi_mux_storemerge27_phi_fu_228_p4;
reg   [31:0] storemerge27_reg_225;
reg  signed [1:0] ap_phi_mux_i_3_1_phi_fu_239_p4;
reg  signed [1:0] i_3_1_reg_235;
reg   [31:0] i1_load_137_reg_248;
reg   [31:0] i_1_133_reg_258;
reg   [31:0] ix0_load_130_reg_268;
reg   [31:0] storemerge10_reg_278;
reg   [31:0] ap_phi_mux_i1_load_1_phi_fu_292_p4;
reg   [31:0] i1_load_1_reg_289;
reg   [31:0] i_1_1_reg_301;
reg   [31:0] ap_phi_mux_ix0_load_1_phi_fu_316_p4;
reg   [31:0] ix0_load_1_reg_313;
reg   [31:0] empty_reg_324;
reg  signed [31:0] k_load_1_reg_334;
wire    ap_CS_fsm_state9;
reg   [31:0] empty_4_reg_343;
reg  signed [31:0] k_load_3_reg_354;
wire    ap_CS_fsm_state15;
wire  signed [63:0] sext_ln116_fu_636_p1;
wire  signed [63:0] sext_ln121_fu_704_p1;
wire  signed [63:0] sext_ln124_fu_714_p1;
wire  signed [63:0] sext_ln142_fu_767_p1;
wire  signed [63:0] sext_ln147_fu_823_p1;
wire  signed [63:0] sext_ln150_fu_833_p1;
wire   [31:0] grp_fu_406_p2;
reg  signed [1:0] grp_fu_363_p0;
wire  signed [31:0] grp_fu_406_p1;
wire  signed [31:0] trunc_ln88_fu_417_p0;
wire   [10:0] trunc_ln88_fu_417_p1;
wire  signed [31:0] icmp_ln93_fu_427_p0;
wire  signed [31:0] tmp_fu_433_p1;
wire  signed [31:0] mul_ln99_fu_447_p0;
wire  signed [31:0] sub_ln99_fu_441_p2;
wire   [31:0] sub_ln107_fu_485_p2;
wire   [26:0] trunc_ln107_1_fu_491_p4;
wire   [0:0] tmp_1_fu_477_p3;
wire   [26:0] sub_ln107_1_fu_501_p2;
wire   [26:0] trunc_ln107_2_fu_507_p4;
wire   [26:0] select_ln107_fu_517_p3;
wire   [0:0] icmp_ln114_1_fu_597_p2;
wire   [0:0] icmp_ln114_2_fu_608_p2;
wire   [0:0] xor_ln114_fu_602_p2;
wire   [0:0] xor_ln114_1_fu_613_p2;
wire   [10:0] trunc_ln116_fu_626_p1;
wire   [10:0] add_ln116_fu_630_p2;
wire  signed [31:0] mul_ln120_fu_664_p0;
wire   [31:0] mul_ln120_fu_664_p2;
wire   [31:0] i_5_fu_669_p2;
wire   [31:0] i_6_fu_679_p2;
wire   [10:0] sub_ln121_fu_700_p2;
wire   [10:0] sub_ln124_fu_710_p2;
wire   [0:0] icmp_ln141_1_fu_726_p2;
wire   [0:0] icmp_ln141_2_fu_738_p2;
wire   [0:0] xor_ln141_fu_732_p2;
wire   [0:0] xor_ln141_1_fu_744_p2;
wire   [10:0] trunc_ln142_fu_757_p1;
wire   [10:0] add_ln142_fu_761_p2;
wire  signed [31:0] mul_ln146_fu_783_p0;
wire   [31:0] mul_ln146_fu_783_p2;
wire   [31:0] i_4_1_fu_788_p2;
wire   [31:0] i_5_3_fu_798_p2;
wire   [10:0] sub_ln147_fu_819_p2;
wire   [10:0] sub_ln150_fu_829_p2;
reg   [14:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ix0 = 32'd0;
#0 i1 = 32'd0;
#0 i2 = 32'd0;
#0 j = 32'd0;
#0 ix = 32'd0;
#0 i_s = 32'd0;
#0 ip = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & ((icmp_ln145_fu_778_p2 == 1'd1) | (icmp_ln143_reg_1029 == 1'd1)))) begin
        empty_4_reg_343 <= add_ln141_fu_814_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln136_fu_576_p2 == 1'd0) & (icmp_ln108_reg_897 == 1'd1)) | ((icmp_ln136_fu_576_p2 == 1'd0) & (icmp_ln110_fu_549_p2 == 1'd1))))) begin
        empty_4_reg_343 <= ap_phi_mux_i1_load_1_phi_fu_292_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln119_fu_659_p2 == 1'd1) | (icmp_ln117_reg_964 == 1'd1)))) begin
        empty_reg_324 <= add_ln114_fu_695_p2;
    end else if (((icmp_ln110_fu_549_p2 == 1'd0) & (icmp_ln108_reg_897 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        empty_reg_324 <= i1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_fu_533_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_load_137_reg_248 <= ap_phi_mux_storemerge_phi_fu_218_p4;
    end else if (((select_ln114_fu_619_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i1_load_137_reg_248 <= i1_load_reg_926;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_reg_897 == 1'd0) & (icmp_ln110_fu_549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_load_1_reg_289 <= i1_load_137_reg_248;
    end else if (((icmp_ln108_fu_533_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_load_1_reg_289 <= ap_phi_mux_storemerge_phi_fu_218_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_fu_533_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_133_reg_258 <= ap_phi_mux_storemerge27_phi_fu_228_p4;
    end else if (((select_ln114_fu_619_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i_1_133_reg_258 <= i_2_reg_919;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_reg_897 == 1'd0) & (icmp_ln110_fu_549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_1_1_reg_301 <= i_1_133_reg_258;
    end else if (((icmp_ln108_fu_533_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_1_reg_301 <= ap_phi_mux_storemerge27_phi_fu_228_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_427_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                i_3_1_reg_235[1] <= 1'b0;
    end else if (((icmp_ln93_reg_858 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                i_3_1_reg_235[1] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((icmp_ln136_reg_937 == 1'd0) & (tmp_reg_875 == 1'd1)) | ((icmp_ln136_reg_937 == 1'd0) & (icmp_ln93_reg_858 == 1'd1))))) begin
        i_s <= empty_4_reg_343;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i_s <= empty_reg_324;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state12) & ((icmp_ln145_fu_778_p2 == 1'd1) | (icmp_ln143_reg_1029 == 1'd1))) | ((1'b1 == ap_CS_fsm_state6) & ((icmp_ln119_fu_659_p2 == 1'd1) | (icmp_ln117_reg_964 == 1'd1))))) begin
        ix <= grp_fu_406_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln136_fu_576_p2 == 1'd0) & (icmp_ln108_reg_897 == 1'd1)) | ((icmp_ln136_fu_576_p2 == 1'd0) & (icmp_ln110_fu_549_p2 == 1'd1))))) begin
        ix <= ap_phi_mux_ix0_load_1_phi_fu_316_p4;
    end else if (((icmp_ln110_fu_549_p2 == 1'd0) & (icmp_ln108_reg_897 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ix <= ix0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_fu_533_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ix0_load_130_reg_268 <= ap_phi_mux_storemerge49_phi_fu_208_p4;
    end else if (((select_ln114_fu_619_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ix0_load_130_reg_268 <= ix0_load_reg_914;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_reg_897 == 1'd0) & (icmp_ln110_fu_549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ix0_load_1_reg_313 <= ix0_load_130_reg_268;
    end else if (((icmp_ln108_fu_533_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ix0_load_1_reg_313 <= ap_phi_mux_storemerge49_phi_fu_208_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        k_load_1_reg_334 <= add_ln119_reg_991;
    end else if (((icmp_ln117_fu_647_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        k_load_1_reg_334 <= j;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_fu_772_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        k_load_3_reg_354 <= or_ln137_reg_941;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        k_load_3_reg_354 <= add_ln145_reg_1046;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_fu_533_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        storemerge10_reg_278 <= 32'd1;
    end else if (((select_ln114_fu_619_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        storemerge10_reg_278 <= add_ln110_fu_641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_427_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        storemerge27_reg_225 <= k2;
    end else if (((icmp_ln93_reg_858 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        storemerge27_reg_225 <= k1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_427_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        storemerge49_reg_205 <= k1;
    end else if (((icmp_ln93_reg_858 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        storemerge49_reg_205 <= add_ln99_fu_453_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_427_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        storemerge_reg_215 <= k1;
    end else if (((icmp_ln93_reg_858 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        storemerge_reg_215 <= k2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        a_i_addr_1_reg_1016 <= sext_ln124_fu_714_p1;
        a_i_addr_reg_1006 <= sext_ln121_fu_704_p1;
        a_r_addr_1_reg_1011 <= sext_ln124_fu_714_p1;
        a_r_addr_reg_1001 <= sext_ln121_fu_704_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        a_i_addr_2_reg_1061 <= sext_ln147_fu_823_p1;
        a_i_addr_3_reg_1071 <= sext_ln150_fu_833_p1;
        a_r_addr_2_reg_1056 <= sext_ln147_fu_823_p1;
        a_r_addr_3_reg_1066 <= sext_ln150_fu_833_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_fu_659_p2 == 1'd0) & (icmp_ln117_reg_964 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        add_ln119_reg_991 <= add_ln119_fu_689_p2;
        trunc_ln121_reg_981 <= trunc_ln121_fu_675_p1;
        trunc_ln124_reg_986 <= trunc_ln124_fu_685_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln145_fu_778_p2 == 1'd0) & (icmp_ln143_reg_1029 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        add_ln145_reg_1046 <= add_ln145_fu_808_p2;
        trunc_ln147_reg_1036 <= trunc_ln147_fu_794_p1;
        trunc_ln150_reg_1041 <= trunc_ln150_fu_804_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln93_reg_845 <= add_ln93_fu_421_p2;
        icmp_ln93_reg_858 <= icmp_ln93_fu_427_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i1 <= ap_phi_mux_storemerge_phi_fu_218_p4;
        i2 <= ap_phi_mux_storemerge27_phi_fu_228_p4;
        i_1_reg_890[31 : 5] <= i_1_fu_525_p3[31 : 5];
        icmp_ln108_reg_897 <= icmp_ln108_fu_533_p2;
        ix0 <= ap_phi_mux_storemerge49_phi_fu_208_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln110_fu_549_p2 == 1'd0) & (icmp_ln108_reg_897 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_load_reg_926 <= i1;
        i_2_reg_919 <= i2;
        ix0_load_reg_914 <= ix0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_fu_533_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_3_reg_901[31 : 1] <= i_3_fu_539_p1[31 : 1];
        icmp_ln114_reg_906 <= grp_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln117_fu_647_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_4_reg_973 <= i_4_fu_653_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        icmp_ln117_reg_964 <= icmp_ln117_fu_647_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln110_fu_549_p2 == 1'd1) | (icmp_ln108_reg_897 == 1'd1)))) begin
        icmp_ln136_reg_937 <= icmp_ln136_fu_576_p2;
        sext_ln136_reg_932[31 : 1] <= sext_ln136_fu_572_p1[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln136_fu_576_p2 == 1'd0) & (icmp_ln108_reg_897 == 1'd1)) | ((icmp_ln136_fu_576_p2 == 1'd0) & (icmp_ln110_fu_549_p2 == 1'd1))))) begin
        icmp_ln141_reg_946 <= grp_fu_363_p2;
        or_ln137_reg_941[31 : 5] <= or_ln137_fu_580_p2[31 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln143_reg_1029 <= icmp_ln143_fu_772_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state5))) begin
        ip <= ipiv_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_reg_897 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j <= storemerge10_reg_278;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_427_p2 == 1'd0) & (tmp_fu_433_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_ln99_reg_879 <= mul_ln99_fu_447_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state10) & (((icmp_ln136_reg_937 == 1'd0) & (tmp_reg_875 == 1'd1) & (select_ln141_fu_750_p3 == 1'd1)) | ((icmp_ln136_reg_937 == 1'd0) & (icmp_ln93_reg_858 == 1'd1) & (select_ln141_fu_750_p3 == 1'd1)))) | ((select_ln114_fu_619_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        reg_392 <= ix;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_396 <= a_r_q0;
        reg_401 <= a_i_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_427_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_reg_875 <= tmp_fu_433_p1[32'd31];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_i_address0 = a_i_addr_2_reg_1061;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_i_address0 = sext_ln147_fu_823_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        a_i_address0 = a_i_addr_reg_1006;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_i_address0 = sext_ln121_fu_704_p1;
    end else begin
        a_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        a_i_address1 = a_i_addr_3_reg_1071;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_i_address1 = sext_ln150_fu_833_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        a_i_address1 = a_i_addr_1_reg_1016;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_i_address1 = sext_ln124_fu_714_p1;
    end else begin
        a_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state8))) begin
        a_i_ce0 = 1'b1;
    end else begin
        a_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state7))) begin
        a_i_ce1 = 1'b1;
    end else begin
        a_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state8))) begin
        a_i_we0 = 1'b1;
    end else begin
        a_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9))) begin
        a_i_we1 = 1'b1;
    end else begin
        a_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_r_address0 = a_r_addr_2_reg_1056;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_r_address0 = sext_ln147_fu_823_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        a_r_address0 = a_r_addr_reg_1001;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_r_address0 = sext_ln121_fu_704_p1;
    end else begin
        a_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        a_r_address1 = a_r_addr_3_reg_1066;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a_r_address1 = sext_ln150_fu_833_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        a_r_address1 = a_r_addr_1_reg_1011;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_r_address1 = sext_ln124_fu_714_p1;
    end else begin
        a_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state8))) begin
        a_r_ce0 = 1'b1;
    end else begin
        a_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state7))) begin
        a_r_ce1 = 1'b1;
    end else begin
        a_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state8))) begin
        a_r_we0 = 1'b1;
    end else begin
        a_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9))) begin
        a_r_we1 = 1'b1;
    end else begin
        a_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((select_ln141_fu_750_p3 == 1'd0) | (icmp_ln136_reg_937 == 1'd1)) | ((icmp_ln93_reg_858 == 1'd0) & (tmp_reg_875 == 1'd0))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln108_reg_897 == 1'd0) & (icmp_ln110_fu_549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_i1_load_1_phi_fu_292_p4 = i1_load_137_reg_248;
    end else begin
        ap_phi_mux_i1_load_1_phi_fu_292_p4 = i1_load_1_reg_289;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_858 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_mux_i_3_1_phi_fu_239_p4 = 2'd3;
    end else begin
        ap_phi_mux_i_3_1_phi_fu_239_p4 = i_3_1_reg_235;
    end
end

always @ (*) begin
    if (((icmp_ln108_reg_897 == 1'd0) & (icmp_ln110_fu_549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_ix0_load_1_phi_fu_316_p4 = ix0_load_130_reg_268;
    end else begin
        ap_phi_mux_ix0_load_1_phi_fu_316_p4 = ix0_load_1_reg_313;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_858 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_mux_storemerge27_phi_fu_228_p4 = k1;
    end else begin
        ap_phi_mux_storemerge27_phi_fu_228_p4 = storemerge27_reg_225;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_858 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_mux_storemerge49_phi_fu_208_p4 = add_ln99_fu_453_p2;
    end else begin
        ap_phi_mux_storemerge49_phi_fu_208_p4 = storemerge49_reg_205;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_858 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_mux_storemerge_phi_fu_218_p4 = k2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_218_p4 = storemerge_reg_215;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((select_ln141_fu_750_p3 == 1'd0) | (icmp_ln136_reg_937 == 1'd1)) | ((icmp_ln93_reg_858 == 1'd0) & (tmp_reg_875 == 1'd0))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_363_p0 = i_3_1_reg_235;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_363_p0 = ap_phi_mux_i_3_1_phi_fu_239_p4;
    end else begin
        grp_fu_363_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ipiv_address0 = sext_ln142_fu_767_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ipiv_address0 = sext_ln116_fu_636_p1;
    end else begin
        ipiv_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state4))) begin
        ipiv_ce0 = 1'b1;
    end else begin
        ipiv_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((tmp_fu_433_p3 == 1'd0) & (icmp_ln93_fu_427_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((tmp_fu_433_p3 == 1'd1) | (icmp_ln93_fu_427_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln110_fu_549_p2 == 1'd1) | (icmp_ln108_reg_897 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((select_ln114_fu_619_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln119_fu_659_p2 == 1'd1) | (icmp_ln117_reg_964 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (((select_ln141_fu_750_p3 == 1'd0) | (icmp_ln136_reg_937 == 1'd1)) | ((icmp_ln93_reg_858 == 1'd0) & (tmp_reg_875 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & ((icmp_ln145_fu_778_p2 == 1'd1) | (icmp_ln143_reg_1029 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_i_d0 = a_i_q1;

assign a_i_d1 = reg_401;

assign a_r_d0 = a_r_q1;

assign a_r_d1 = reg_396;

assign add_ln110_fu_641_p2 = (j + 32'd32);

assign add_ln114_fu_695_p2 = ($signed(i_s) + $signed(i_3_reg_901));

assign add_ln116_fu_630_p2 = ($signed(11'd2047) + $signed(trunc_ln116_fu_626_p1));

assign add_ln119_fu_689_p2 = ($signed(32'd1) + $signed(k_load_1_reg_334));

assign add_ln141_fu_814_p2 = ($signed(i_s) + $signed(sext_ln136_reg_932));

assign add_ln142_fu_761_p2 = ($signed(11'd2047) + $signed(trunc_ln142_fu_757_p1));

assign add_ln145_fu_808_p2 = ($signed(32'd1) + $signed(k_load_3_reg_354));

assign add_ln93_fu_421_p2 = (11'd1 + trunc_ln88_fu_417_p1);

assign add_ln99_fu_453_p2 = (mul_ln99_reg_879 + 32'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = 32'd0;

assign grp_fu_363_p2 = ((grp_fu_363_p0 == 2'd3) ? 1'b1 : 1'b0);

assign grp_fu_406_p1 = incx;

assign grp_fu_406_p2 = ($signed(reg_392) + $signed(grp_fu_406_p1));

assign i_1_fu_525_p3 = {{select_ln107_fu_517_p3}, {5'd0}};

assign i_3_fu_539_p1 = ap_phi_mux_i_3_1_phi_fu_239_p4;

assign i_4_1_fu_788_p2 = (i_s + mul_ln146_fu_783_p2);

assign i_4_fu_653_p2 = (j + 32'd31);

assign i_5_3_fu_798_p2 = (ip + mul_ln146_fu_783_p2);

assign i_5_fu_669_p2 = (i_s + mul_ln120_fu_664_p2);

assign i_6_fu_679_p2 = (ip + mul_ln120_fu_664_p2);

assign icmp_ln108_fu_533_p2 = ((select_ln107_fu_517_p3 == 27'd0) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_549_p2 = (($signed(storemerge10_reg_278) > $signed(i_1_reg_890)) ? 1'b1 : 1'b0);

assign icmp_ln114_1_fu_597_p2 = (($signed(empty_reg_324) < $signed(i_2_reg_919)) ? 1'b1 : 1'b0);

assign icmp_ln114_2_fu_608_p2 = (($signed(i_2_reg_919) < $signed(empty_reg_324)) ? 1'b1 : 1'b0);

assign icmp_ln117_fu_647_p2 = ((ipiv_q0 == empty_reg_324) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_659_p2 = (($signed(k_load_1_reg_334) > $signed(i_4_reg_973)) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_576_p2 = ((i_1_reg_890 == n) ? 1'b1 : 1'b0);

assign icmp_ln141_1_fu_726_p2 = (($signed(empty_4_reg_343) < $signed(i_1_1_reg_301)) ? 1'b1 : 1'b0);

assign icmp_ln141_2_fu_738_p2 = (($signed(i_1_1_reg_301) < $signed(empty_4_reg_343)) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_772_p2 = ((ipiv_q0 == empty_4_reg_343) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_778_p2 = (($signed(k_load_3_reg_354) > $signed(n)) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_427_p0 = incx;

assign icmp_ln93_fu_427_p2 = (($signed(icmp_ln93_fu_427_p0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign mul_ln120_fu_664_p0 = lda;

assign mul_ln120_fu_664_p2 = ($signed(mul_ln120_fu_664_p0) * $signed(k_load_1_reg_334));

assign mul_ln146_fu_783_p0 = lda;

assign mul_ln146_fu_783_p2 = ($signed(mul_ln146_fu_783_p0) * $signed(k_load_3_reg_354));

assign mul_ln99_fu_447_p0 = incx;

assign mul_ln99_fu_447_p2 = ($signed(mul_ln99_fu_447_p0) * $signed(sub_ln99_fu_441_p2));

assign or_ln137_fu_580_p2 = (i_1_reg_890 | 32'd1);

assign select_ln107_fu_517_p3 = ((tmp_1_fu_477_p3[0:0] === 1'b1) ? sub_ln107_1_fu_501_p2 : trunc_ln107_2_fu_507_p4);

assign select_ln114_fu_619_p3 = ((icmp_ln114_reg_906[0:0] === 1'b1) ? xor_ln114_fu_602_p2 : xor_ln114_1_fu_613_p2);

assign select_ln141_fu_750_p3 = ((icmp_ln141_reg_946[0:0] === 1'b1) ? xor_ln141_fu_732_p2 : xor_ln141_1_fu_744_p2);

assign sext_ln116_fu_636_p1 = $signed(add_ln116_fu_630_p2);

assign sext_ln121_fu_704_p1 = $signed(sub_ln121_fu_700_p2);

assign sext_ln124_fu_714_p1 = $signed(sub_ln124_fu_710_p2);

assign sext_ln136_fu_572_p1 = i_3_1_reg_235;

assign sext_ln142_fu_767_p1 = $signed(add_ln142_fu_761_p2);

assign sext_ln147_fu_823_p1 = $signed(sub_ln147_fu_819_p2);

assign sext_ln150_fu_833_p1 = $signed(sub_ln150_fu_829_p2);

assign sub_ln107_1_fu_501_p2 = (27'd0 - trunc_ln107_1_fu_491_p4);

assign sub_ln107_fu_485_p2 = (32'd0 - n);

assign sub_ln121_fu_700_p2 = (trunc_ln121_reg_981 - add_ln93_reg_845);

assign sub_ln124_fu_710_p2 = (trunc_ln124_reg_986 - add_ln93_reg_845);

assign sub_ln147_fu_819_p2 = (trunc_ln147_reg_1036 - add_ln93_reg_845);

assign sub_ln150_fu_829_p2 = (trunc_ln150_reg_1041 - add_ln93_reg_845);

assign sub_ln99_fu_441_p2 = (32'd1 - k2);

assign tmp_1_fu_477_p3 = n[32'd31];

assign tmp_fu_433_p1 = incx;

assign tmp_fu_433_p3 = tmp_fu_433_p1[32'd31];

assign trunc_ln107_1_fu_491_p4 = {{sub_ln107_fu_485_p2[31:5]}};

assign trunc_ln107_2_fu_507_p4 = {{n[31:5]}};

assign trunc_ln116_fu_626_p1 = ix[10:0];

assign trunc_ln121_fu_675_p1 = i_5_fu_669_p2[10:0];

assign trunc_ln124_fu_685_p1 = i_6_fu_679_p2[10:0];

assign trunc_ln142_fu_757_p1 = ix[10:0];

assign trunc_ln147_fu_794_p1 = i_4_1_fu_788_p2[10:0];

assign trunc_ln150_fu_804_p1 = i_5_3_fu_798_p2[10:0];

assign trunc_ln88_fu_417_p0 = lda;

assign trunc_ln88_fu_417_p1 = trunc_ln88_fu_417_p0[10:0];

assign xor_ln114_1_fu_613_p2 = (icmp_ln114_2_fu_608_p2 ^ 1'd1);

assign xor_ln114_fu_602_p2 = (icmp_ln114_1_fu_597_p2 ^ 1'd1);

assign xor_ln141_1_fu_744_p2 = (icmp_ln141_2_fu_738_p2 ^ 1'd1);

assign xor_ln141_fu_732_p2 = (icmp_ln141_1_fu_726_p2 ^ 1'd1);

always @ (posedge ap_clk) begin
    i_1_reg_890[4:0] <= 5'b00000;
    i_3_reg_901[0] <= 1'b1;
    sext_ln136_reg_932[0] <= 1'b1;
    or_ln137_reg_941[4:0] <= 5'b00001;
    i_3_1_reg_235[0] <= 1'b1;
end

endmodule //zlaswp_s
