// Seed: 809435778
module module_0 (
    output uwire id_0,
    output tri id_1,
    output supply1 id_2,
    input wire id_3,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    output wor id_7,
    input tri id_8,
    output tri0 id_9,
    input tri id_10,
    input tri1 id_11,
    input wire id_12,
    input wire id_13,
    output tri id_14,
    input tri1 id_15,
    output tri0 id_16,
    input supply1 id_17,
    input supply0 id_18,
    input tri0 id_19,
    output supply0 id_20
);
  id_22 :
  assert property (@(posedge id_11) 1)
  else $display(id_3);
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri id_3,
    input supply0 id_4,
    input wor id_5,
    output wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply1 id_10
    , id_20,
    output supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    output wor id_14,
    input wire id_15,
    input supply0 id_16,
    output tri0 id_17,
    input tri1 id_18
);
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_14,
      id_8,
      id_3,
      id_3,
      id_14,
      id_0,
      id_15,
      id_11,
      id_12,
      id_12,
      id_9,
      id_4,
      id_0,
      id_7,
      id_11,
      id_7,
      id_1,
      id_8,
      id_11
  );
  wire id_22;
endmodule
