# Unit 6: CPU Organization

## ğŸ“‹ Unit Overview

This unit explores the internal organization of the Central Processing Unit, covering different approaches to organizing registers, the stack architecture, various addressing modes, and principles of instruction set design.

---

## ğŸ¯ Unit Objectives

- Understand general register organization
- Learn stack organization and operations
- Master all addressing modes
- Study instruction set design principles

---

## ğŸ“š Chapters

| Chapter | Title | Topics Covered |
|---------|-------|----------------|
| [6.1](01-general-register-organization.md) | General Register Organization | Register files, three-bus architecture, ALU design |
| [6.2](02-stack-organization.md) | Stack Organization | LIFO, PUSH/POP, memory stack, register stack |
| [6.3](03-addressing-modes.md) | Addressing Modes | All addressing modes with examples |
| [6.4](04-instruction-set-design.md) | Instruction Set Design | Data types, instruction formats, orthogonality |

---

## ğŸ”‘ Key Concepts

### CPU Register Organization Types

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CPU ORGANIZATION APPROACHES                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   1. Single Accumulator Organization                                    â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   â€¢ One accumulator (AC) for all operations                      â”‚ â”‚
â”‚   â”‚   â€¢ All operands come from/go to AC                              â”‚ â”‚
â”‚   â”‚   â€¢ Simple but inefficient                                       â”‚ â”‚
â”‚   â”‚   â€¢ Example: Basic Computer (Chapter 5)                          â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   ADD X    ; AC â† AC + M[X]                                      â”‚ â”‚
â”‚   â”‚   STA Y    ; M[Y] â† AC                                           â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   2. General Register Organization                                       â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   â€¢ Multiple general-purpose registers (R0-Rn)                   â”‚ â”‚
â”‚   â”‚   â€¢ Any register can be source or destination                    â”‚ â”‚
â”‚   â”‚   â€¢ More flexible, faster (less memory access)                   â”‚ â”‚
â”‚   â”‚   â€¢ Used in modern CPUs (RISC, x86)                             â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   ADD R1, R2, R3  ; R1 â† R2 + R3                                â”‚ â”‚
â”‚   â”‚   MOV R4, R1      ; R4 â† R1                                     â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   3. Stack Organization                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   â€¢ Operations use implicit operands from stack                  â”‚ â”‚
â”‚   â”‚   â€¢ PUSH/POP for data movement                                   â”‚ â”‚
â”‚   â”‚   â€¢ Zero-address instructions for ALU ops                        â”‚ â”‚
â”‚   â”‚   â€¢ Example: HP calculators, JVM                                 â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   PUSH X     ; Push M[X] onto stack                             â”‚ â”‚
â”‚   â”‚   PUSH Y     ; Push M[Y] onto stack                             â”‚ â”‚
â”‚   â”‚   ADD        ; Pop two, push sum                                â”‚ â”‚
â”‚   â”‚   POP Z      ; Pop result to M[Z]                               â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Register File Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    GENERAL REGISTER FILE                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”‚
â”‚          â”‚                                             â”‚                â”‚
â”‚          â”‚           REGISTER FILE                     â”‚                â”‚
â”‚          â”‚          (8 Ã— 16-bit)                       â”‚                â”‚
â”‚          â”‚                                             â”‚                â”‚
â”‚   SELA â”€â”€â”¼â”€â”€â–º  R0: â”‚â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â”‚                â”‚                â”‚
â”‚   (3-bit)â”‚     R1: â”‚â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â”‚                â”‚                â”‚
â”‚          â”‚     R2: â”‚â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â”‚                â”‚â”€â”€â–º Bus A       â”‚
â”‚   SELB â”€â”€â”¼â”€â”€â–º  R3: â”‚â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â”‚                â”‚â”€â”€â–º Bus B       â”‚
â”‚   (3-bit)â”‚     R4: â”‚â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â”‚                â”‚                â”‚
â”‚          â”‚     R5: â”‚â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â”‚                â”‚                â”‚
â”‚   SELD â”€â”€â”¼â”€â”€â–º  R6: â”‚â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â”‚    â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚â—„â”€â”€ Bus D       â”‚
â”‚   (3-bit)â”‚     R7: â”‚â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â”‚    (input)    â”‚   (from ALU)   â”‚
â”‚          â”‚                                             â”‚                â”‚
â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚
â”‚                                                                          â”‚
â”‚   Three Select Lines:                                                    â”‚
â”‚   â€¢ SELA: Selects register for Bus A output                             â”‚
â”‚   â€¢ SELB: Selects register for Bus B output                             â”‚
â”‚   â€¢ SELD: Selects register for Bus D input (destination)                â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Stack Concept

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    STACK (LIFO) STRUCTURE                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   PUSH Operation:                     POP Operation:                    â”‚
â”‚                                                                          â”‚
â”‚   Before      After                   Before      After                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”                 â”Œâ”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”                â”‚
â”‚   â”‚     â”‚    â”‚     â”‚                 â”‚     â”‚    â”‚     â”‚                â”‚
â”‚   â”‚     â”‚    â”‚     â”‚                 â”‚     â”‚    â”‚     â”‚                â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”¤    â”‚     â”‚                 â”œâ”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¤                â”‚
â”‚   â”‚ 30  â”‚â—„SP â”œâ”€â”€â”€â”€â”€â”¤                 â”‚ 50  â”‚â—„SP â”‚ 30  â”‚â—„SP             â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”¤    â”‚ 50  â”‚â—„SP (new)        â”œâ”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¤                â”‚
â”‚   â”‚ 20  â”‚    â”œâ”€â”€â”€â”€â”€â”¤                 â”‚ 30  â”‚    â”‚ 20  â”‚                â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”¤    â”‚ 30  â”‚                 â”œâ”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¤                â”‚
â”‚   â”‚ 10  â”‚    â”œâ”€â”€â”€â”€â”€â”¤                 â”‚ 20  â”‚    â”‚ 10  â”‚                â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜    â”‚ 20  â”‚                 â”œâ”€â”€â”€â”€â”€â”¤    â””â”€â”€â”€â”€â”€â”˜                â”‚
â”‚              â”œâ”€â”€â”€â”€â”€â”¤                 â”‚ 10  â”‚                            â”‚
â”‚              â”‚ 10  â”‚                 â””â”€â”€â”€â”€â”€â”˜                            â”‚
â”‚              â””â”€â”€â”€â”€â”€â”˜                                                    â”‚
â”‚                                                                          â”‚
â”‚   SP incremented,                    Top value popped,                  â”‚
â”‚   value pushed                       SP decremented                      â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Unit Summary

| Organization | Registers | Address Fields | Instructions |
|-------------|-----------|----------------|--------------|
| **Accumulator** | 1 (AC) | 1 (memory) | ADD X |
| **General Register** | Many (R0-Rn) | 2-3 (registers) | ADD R1, R2, R3 |
| **Stack** | SP + Stack | 0 for ALU ops | PUSH, POP, ADD |

---

## ğŸ”— Related Units

- [Unit 5: Basic Computer Design](../05-Basic-Computer-Design/README.md) - Simple accumulator-based CPU
- [Unit 7: Microprogrammed Control](../07-Microprogrammed-Control/README.md) - Control unit implementation

---

## ğŸ§­ Navigation

| Previous Unit | Course Home | Next Unit |
|--------------|-------------|-----------|
| [Unit 5: Basic Computer Design](../05-Basic-Computer-Design/README.md) | [Course Home](../README.md) | [Unit 7: Microprogrammed Control](../07-Microprogrammed-Control/README.md) |

---

[â† Previous Unit](../05-Basic-Computer-Design/README.md) | [Course Home](../README.md) | [Next Unit â†’](../07-Microprogrammed-Control/README.md)
