#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May  4 09:47:35 2023
# Process ID: 20308
# Current directory: C:/Users/Ray/Documents/Vivado_Projects/assignment_2_TEST/minized_vivado-only_template.runs/ZyncPS_ClockGen_processing_system7_0_0_synth_1
# Command line: vivado.exe -log ZyncPS_ClockGen_processing_system7_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZyncPS_ClockGen_processing_system7_0_0.tcl
# Log file: C:/Users/Ray/Documents/Vivado_Projects/assignment_2_TEST/minized_vivado-only_template.runs/ZyncPS_ClockGen_processing_system7_0_0_synth_1/ZyncPS_ClockGen_processing_system7_0_0.vds
# Journal file: C:/Users/Ray/Documents/Vivado_Projects/assignment_2_TEST/minized_vivado-only_template.runs/ZyncPS_ClockGen_processing_system7_0_0_synth_1\vivado.jou
# Running On: BEAST-PC, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17013 MB
#-----------------------------------------------------------
source ZyncPS_ClockGen_processing_system7_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 393.688 ; gain = 68.355
Command: synth_design -top ZyncPS_ClockGen_processing_system7_0_0 -part xc7z007sclg225-1 -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Ray/Documents/Vivado_Projects/assignment_2_TEST/minized_vivado-only_template.srcs/sources_1/bd/ZyncPS_ClockGen/ip/ZyncPS_ClockGen_processing_system7_0_0/ZyncPS_ClockGen_processing_system7_0_0.xci

INFO: [IP_Flow 19-2162] IP 'ZyncPS_ClockGen_processing_system7_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'avnet.com:minized:part0:1.3' used to customize the IP 'ZyncPS_ClockGen_processing_system7_0_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Designutils 20-414] HRTInvokeSpec : No Verilog or VHDL sources specified
INFO: [Common 17-206] Exiting Vivado at Thu May  4 09:47:47 2023...
