#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11e7fa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11e8130 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x11f29c0 .functor NOT 1, L_0x121d150, C4<0>, C4<0>, C4<0>;
L_0x121cee0 .functor XOR 1, L_0x121cda0, L_0x121ce40, C4<0>, C4<0>;
L_0x121d040 .functor XOR 1, L_0x121cee0, L_0x121cfa0, C4<0>, C4<0>;
v0x1219460_0 .net *"_ivl_10", 0 0, L_0x121cfa0;  1 drivers
v0x1219560_0 .net *"_ivl_12", 0 0, L_0x121d040;  1 drivers
v0x1219640_0 .net *"_ivl_2", 0 0, L_0x121ca30;  1 drivers
v0x1219700_0 .net *"_ivl_4", 0 0, L_0x121cda0;  1 drivers
v0x12197e0_0 .net *"_ivl_6", 0 0, L_0x121ce40;  1 drivers
v0x1219910_0 .net *"_ivl_8", 0 0, L_0x121cee0;  1 drivers
v0x12199f0_0 .var "clk", 0 0;
v0x1219a90_0 .net "f_dut", 0 0, L_0x121cb90;  1 drivers
v0x1219b30_0 .net "f_ref", 0 0, L_0x121ab00;  1 drivers
v0x1219bd0_0 .var/2u "stats1", 159 0;
v0x1219c70_0 .var/2u "strobe", 0 0;
v0x1219d10_0 .net "tb_match", 0 0, L_0x121d150;  1 drivers
v0x1219dd0_0 .net "tb_mismatch", 0 0, L_0x11f29c0;  1 drivers
v0x1219e90_0 .net "wavedrom_enable", 0 0, v0x1216e90_0;  1 drivers
v0x1219f30_0 .net "wavedrom_title", 511 0, v0x1216f50_0;  1 drivers
v0x121a000_0 .net "x1", 0 0, v0x1217010_0;  1 drivers
v0x121a0a0_0 .net "x2", 0 0, v0x12170b0_0;  1 drivers
v0x121a140_0 .net "x3", 0 0, v0x12171a0_0;  1 drivers
L_0x121ca30 .concat [ 1 0 0 0], L_0x121ab00;
L_0x121cda0 .concat [ 1 0 0 0], L_0x121ab00;
L_0x121ce40 .concat [ 1 0 0 0], L_0x121cb90;
L_0x121cfa0 .concat [ 1 0 0 0], L_0x121ab00;
L_0x121d150 .cmp/eeq 1, L_0x121ca30, L_0x121d040;
S_0x11e82c0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x11e8130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x11d3e70 .functor NOT 1, v0x12171a0_0, C4<0>, C4<0>, C4<0>;
L_0x11e89e0 .functor AND 1, L_0x11d3e70, v0x12170b0_0, C4<1>, C4<1>;
L_0x11f2a30 .functor NOT 1, v0x1217010_0, C4<0>, C4<0>, C4<0>;
L_0x121a3e0 .functor AND 1, L_0x11e89e0, L_0x11f2a30, C4<1>, C4<1>;
L_0x121a4b0 .functor NOT 1, v0x12171a0_0, C4<0>, C4<0>, C4<0>;
L_0x121a520 .functor AND 1, L_0x121a4b0, v0x12170b0_0, C4<1>, C4<1>;
L_0x121a5d0 .functor AND 1, L_0x121a520, v0x1217010_0, C4<1>, C4<1>;
L_0x121a690 .functor OR 1, L_0x121a3e0, L_0x121a5d0, C4<0>, C4<0>;
L_0x121a7f0 .functor NOT 1, v0x12170b0_0, C4<0>, C4<0>, C4<0>;
L_0x121a860 .functor AND 1, v0x12171a0_0, L_0x121a7f0, C4<1>, C4<1>;
L_0x121a980 .functor AND 1, L_0x121a860, v0x1217010_0, C4<1>, C4<1>;
L_0x121a9f0 .functor OR 1, L_0x121a690, L_0x121a980, C4<0>, C4<0>;
L_0x121ab70 .functor AND 1, v0x12171a0_0, v0x12170b0_0, C4<1>, C4<1>;
L_0x121abe0 .functor AND 1, L_0x121ab70, v0x1217010_0, C4<1>, C4<1>;
L_0x121ab00 .functor OR 1, L_0x121a9f0, L_0x121abe0, C4<0>, C4<0>;
v0x11f2c30_0 .net *"_ivl_0", 0 0, L_0x11d3e70;  1 drivers
v0x11f2cd0_0 .net *"_ivl_10", 0 0, L_0x121a520;  1 drivers
v0x11d3ee0_0 .net *"_ivl_12", 0 0, L_0x121a5d0;  1 drivers
v0x12157f0_0 .net *"_ivl_14", 0 0, L_0x121a690;  1 drivers
v0x12158d0_0 .net *"_ivl_16", 0 0, L_0x121a7f0;  1 drivers
v0x1215a00_0 .net *"_ivl_18", 0 0, L_0x121a860;  1 drivers
v0x1215ae0_0 .net *"_ivl_2", 0 0, L_0x11e89e0;  1 drivers
v0x1215bc0_0 .net *"_ivl_20", 0 0, L_0x121a980;  1 drivers
v0x1215ca0_0 .net *"_ivl_22", 0 0, L_0x121a9f0;  1 drivers
v0x1215e10_0 .net *"_ivl_24", 0 0, L_0x121ab70;  1 drivers
v0x1215ef0_0 .net *"_ivl_26", 0 0, L_0x121abe0;  1 drivers
v0x1215fd0_0 .net *"_ivl_4", 0 0, L_0x11f2a30;  1 drivers
v0x12160b0_0 .net *"_ivl_6", 0 0, L_0x121a3e0;  1 drivers
v0x1216190_0 .net *"_ivl_8", 0 0, L_0x121a4b0;  1 drivers
v0x1216270_0 .net "f", 0 0, L_0x121ab00;  alias, 1 drivers
v0x1216330_0 .net "x1", 0 0, v0x1217010_0;  alias, 1 drivers
v0x12163f0_0 .net "x2", 0 0, v0x12170b0_0;  alias, 1 drivers
v0x12164b0_0 .net "x3", 0 0, v0x12171a0_0;  alias, 1 drivers
S_0x12165f0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x11e8130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1216dd0_0 .net "clk", 0 0, v0x12199f0_0;  1 drivers
v0x1216e90_0 .var "wavedrom_enable", 0 0;
v0x1216f50_0 .var "wavedrom_title", 511 0;
v0x1217010_0 .var "x1", 0 0;
v0x12170b0_0 .var "x2", 0 0;
v0x12171a0_0 .var "x3", 0 0;
E_0x11e2e80/0 .event negedge, v0x1216dd0_0;
E_0x11e2e80/1 .event posedge, v0x1216dd0_0;
E_0x11e2e80 .event/or E_0x11e2e80/0, E_0x11e2e80/1;
E_0x11e2c10 .event negedge, v0x1216dd0_0;
E_0x11cd9f0 .event posedge, v0x1216dd0_0;
S_0x12168d0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x12165f0;
 .timescale -12 -12;
v0x1216ad0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1216bd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x12165f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12172a0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x11e8130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x121b170 .functor AND 1, L_0x121ae10, L_0x121afc0, C4<1>, C4<1>;
L_0x121b430 .functor AND 1, L_0x121b170, L_0x121b280, C4<1>, C4<1>;
L_0x121b6b0 .functor AND 1, L_0x121b540, L_0x121b610, C4<1>, C4<1>;
L_0x121b7c0 .functor AND 1, L_0x121b6b0, v0x1217010_0, C4<1>, C4<1>;
L_0x121b8b0 .functor OR 1, L_0x121b430, L_0x121b7c0, C4<0>, C4<0>;
L_0x121baa0 .functor AND 1, L_0x121b9c0, v0x12170b0_0, C4<1>, C4<1>;
L_0x121bba0 .functor AND 1, L_0x121baa0, v0x1217010_0, C4<1>, C4<1>;
L_0x121bc60 .functor OR 1, L_0x121b8b0, L_0x121bba0, C4<0>, C4<0>;
L_0x121be60 .functor AND 1, v0x12171a0_0, L_0x121bdc0, C4<1>, C4<1>;
L_0x121c010 .functor AND 1, L_0x121be60, L_0x121bf20, C4<1>, C4<1>;
L_0x121c180 .functor OR 1, L_0x121bc60, L_0x121c010, C4<0>, C4<0>;
L_0x121c2e0 .functor AND 1, v0x12171a0_0, L_0x121c240, C4<1>, C4<1>;
L_0x121c410 .functor AND 1, L_0x121c2e0, v0x1217010_0, C4<1>, C4<1>;
L_0x121c4d0 .functor OR 1, L_0x121c180, L_0x121c410, C4<0>, C4<0>;
L_0x121c3a0 .functor AND 1, v0x12171a0_0, v0x12170b0_0, C4<1>, C4<1>;
L_0x121c760 .functor AND 1, L_0x121c3a0, L_0x121c660, C4<1>, C4<1>;
L_0x121c8b0 .functor OR 1, L_0x121c4d0, L_0x121c760, C4<0>, C4<0>;
L_0x121c9c0 .functor AND 1, v0x12171a0_0, v0x12170b0_0, C4<1>, C4<1>;
L_0x121cad0 .functor AND 1, L_0x121c9c0, v0x1217010_0, C4<1>, C4<1>;
L_0x121cb90 .functor OR 1, L_0x121c8b0, L_0x121cad0, C4<0>, C4<0>;
v0x12174b0_0 .net *"_ivl_1", 0 0, L_0x121ae10;  1 drivers
v0x1217570_0 .net *"_ivl_11", 0 0, L_0x121b540;  1 drivers
v0x1217630_0 .net *"_ivl_13", 0 0, L_0x121b610;  1 drivers
v0x1217700_0 .net *"_ivl_15", 0 0, L_0x121b6b0;  1 drivers
v0x12177c0_0 .net *"_ivl_17", 0 0, L_0x121b7c0;  1 drivers
v0x12178d0_0 .net *"_ivl_19", 0 0, L_0x121b8b0;  1 drivers
v0x1217990_0 .net *"_ivl_21", 0 0, L_0x121b9c0;  1 drivers
v0x1217a50_0 .net *"_ivl_23", 0 0, L_0x121baa0;  1 drivers
v0x1217b10_0 .net *"_ivl_25", 0 0, L_0x121bba0;  1 drivers
v0x1217c60_0 .net *"_ivl_27", 0 0, L_0x121bc60;  1 drivers
v0x1217d20_0 .net *"_ivl_29", 0 0, L_0x121bdc0;  1 drivers
v0x1217de0_0 .net *"_ivl_3", 0 0, L_0x121afc0;  1 drivers
v0x1217ea0_0 .net *"_ivl_31", 0 0, L_0x121be60;  1 drivers
v0x1217f60_0 .net *"_ivl_33", 0 0, L_0x121bf20;  1 drivers
v0x1218020_0 .net *"_ivl_35", 0 0, L_0x121c010;  1 drivers
v0x12180e0_0 .net *"_ivl_37", 0 0, L_0x121c180;  1 drivers
v0x12181a0_0 .net *"_ivl_39", 0 0, L_0x121c240;  1 drivers
v0x1218370_0 .net *"_ivl_41", 0 0, L_0x121c2e0;  1 drivers
v0x1218430_0 .net *"_ivl_43", 0 0, L_0x121c410;  1 drivers
v0x12184f0_0 .net *"_ivl_45", 0 0, L_0x121c4d0;  1 drivers
v0x12185b0_0 .net *"_ivl_47", 0 0, L_0x121c3a0;  1 drivers
v0x1218670_0 .net *"_ivl_49", 0 0, L_0x121c660;  1 drivers
v0x1218730_0 .net *"_ivl_5", 0 0, L_0x121b170;  1 drivers
v0x12187f0_0 .net *"_ivl_51", 0 0, L_0x121c760;  1 drivers
v0x12188b0_0 .net *"_ivl_53", 0 0, L_0x121c8b0;  1 drivers
v0x1218970_0 .net *"_ivl_55", 0 0, L_0x121c9c0;  1 drivers
v0x1218a30_0 .net *"_ivl_57", 0 0, L_0x121cad0;  1 drivers
v0x1218af0_0 .net *"_ivl_7", 0 0, L_0x121b280;  1 drivers
v0x1218bb0_0 .net *"_ivl_9", 0 0, L_0x121b430;  1 drivers
v0x1218c70_0 .net "f", 0 0, L_0x121cb90;  alias, 1 drivers
v0x1218d30_0 .net "x1", 0 0, v0x1217010_0;  alias, 1 drivers
v0x1218dd0_0 .net "x2", 0 0, v0x12170b0_0;  alias, 1 drivers
v0x1218ec0_0 .net "x3", 0 0, v0x12171a0_0;  alias, 1 drivers
L_0x121ae10 .reduce/nor v0x12171a0_0;
L_0x121afc0 .reduce/nor v0x12170b0_0;
L_0x121b280 .reduce/nor v0x1217010_0;
L_0x121b540 .reduce/nor v0x12171a0_0;
L_0x121b610 .reduce/nor v0x12170b0_0;
L_0x121b9c0 .reduce/nor v0x12171a0_0;
L_0x121bdc0 .reduce/nor v0x12170b0_0;
L_0x121bf20 .reduce/nor v0x1217010_0;
L_0x121c240 .reduce/nor v0x12170b0_0;
L_0x121c660 .reduce/nor v0x1217010_0;
S_0x1219240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x11e8130;
 .timescale -12 -12;
E_0x11e30d0 .event anyedge, v0x1219c70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1219c70_0;
    %nor/r;
    %assign/vec4 v0x1219c70_0, 0;
    %wait E_0x11e30d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12165f0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1217010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12170b0_0, 0;
    %assign/vec4 v0x12171a0_0, 0;
    %wait E_0x11e2c10;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11cd9f0;
    %load/vec4 v0x12171a0_0;
    %load/vec4 v0x12170b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1217010_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1217010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12170b0_0, 0;
    %assign/vec4 v0x12171a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x11e2c10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1216bd0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e2e80;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1217010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12170b0_0, 0;
    %assign/vec4 v0x12171a0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x11e8130;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12199f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1219c70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x11e8130;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12199f0_0;
    %inv;
    %store/vec4 v0x12199f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x11e8130;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1216dd0_0, v0x1219dd0_0, v0x121a140_0, v0x121a0a0_0, v0x121a000_0, v0x1219b30_0, v0x1219a90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x11e8130;
T_7 ;
    %load/vec4 v0x1219bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1219bd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1219bd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1219bd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1219bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1219bd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1219bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x11e8130;
T_8 ;
    %wait E_0x11e2e80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1219bd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1219bd0_0, 4, 32;
    %load/vec4 v0x1219d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1219bd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1219bd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1219bd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1219bd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1219b30_0;
    %load/vec4 v0x1219b30_0;
    %load/vec4 v0x1219a90_0;
    %xor;
    %load/vec4 v0x1219b30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1219bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1219bd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1219bd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1219bd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/truthtable1/iter0/response1/top_module.sv";
