// Seed: 2056266418
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    output wand id_8,
    input supply1 id_9
);
  assign id_8 = 1;
  assign module_1.id_16 = 0;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_9 = 32'd24
) (
    output supply1 id_0,
    input wire id_1,
    output uwire void id_2,
    input uwire id_3,
    output tri id_4,
    input tri id_5,
    input tri0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply0 _id_9,
    input wor id_10,
    input wire id_11,
    input supply1 id_12,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15,
    input wand id_16,
    output tri1 id_17
    , id_20,
    output tri0 id_18
);
  assign id_4 = 1;
  wire [1 : id_9  ^  1] id_21;
  module_0 modCall_1 (
      id_15,
      id_18,
      id_5,
      id_3,
      id_5,
      id_5,
      id_5,
      id_8,
      id_7,
      id_8
  );
  struct packed {logic id_22;} id_23;
endmodule
