

`include "defines.v"

module send(

    input wire clk,
    input wire rst,

    // from ex
    input wire send_start_i,                  // å¼?å§‹ä¿¡å·ï¼Œè¿ç®—æœŸé—´è¿™ä¸ªä¿¡å·éœ?è¦ä¸€ç›´ä¿æŒæœ‰æ•?
    // from ex_to_mem
    input wire ex_mem_req_i,                  // è¯·æ±‚è®¿é—®å†…å­˜æ ‡å¿—
    input wire ex_mem_we_i,                   // æ˜¯å¦è¦å†™å†…å­˜
    input wire[`MemAddrBus] ex_mem_raddr_i,   // è¯»å†…å­˜åœ°å?
    input wire[`MemBus] ex_mem_rdata_i,       //è¯»å–çš„å†…å­˜çš„æ•°æ®

    // to ex
    output reg [31:0] ID,                    //å­¦å·ä¸?ä½?
    output reg busy_o,                  // æ ‡å¿—æ˜¯å¦å®Œæ•´å‘é?å®Œå­¦å·äº†ï¼Œ=1busyï¼?=0å‘é?å®Œæˆ?
    output ready_o                  // txç©ºé—²ï¼Œå¯ä»¥å‘é€äº†           
    );

    // çŠ¶æ?å®šä¹?
    reg [4:0] count;
    reg ID_ready_o;
    always @* begin
        case(count) 
            1: ID=32'h00000032;
            2: ID=32'h00000030;
            3: ID=32'h00000032;
            4: ID=32'h00000033;
            5: ID=32'h00000032;
            6: ID=32'h00000031;
            7: ID=32'h00000031;
            8: ID=32'h00000030;
            9: ID=32'h00000031;
            10: ID=32'h00000033;
            default:ID=32'h00000000;
        endcase
    end
    assign ready_o =ID_ready_o;
    // çŠ¶æ?æœºå®ç°
    always @ (posedge clk) begin
        if (rst == `RstEnable) begin
            busy_o <= 0;
            ID_ready_o <= 0;
            count <= 4'b0;
        end
        else begin
            if (count <= 10 && (send_start_i)==1) begin
                busy_o <= 1;
                if ((ex_mem_we_i==0)&&(ex_mem_raddr_i==32'h30000004)&&(ex_mem_rdata_i[0]==0)&&(ex_mem_req_i==1)) begin
                    count <= count +1;
                    ID_ready_o <= 1;
                end
                else begin   
                    ID_ready_o <= 0;
                end
            end
            else begin
                ID_ready_o <= 0;
                busy_o <= 0;
                count <= 0;
            end
        end
    end

endmodule
