- 👋 Hi, I’m @Faisalawan11
- 👀 Digital Design Engineer @ Comira Solution
- 🌱 I’m currently learning System Verilog Test Bench, Functional Coverage and UVM
- 💞️ I’m looking to collaborate on simple layered test bench on different designed under test
- 📫 How to reach me on faisalsaeedawan20@gmail.com

<!---
Faisalawan11/Faisalawan11 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
