Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/im.v" Line 2. Module im doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/regbank.v" Line 1. Module REG_BANK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/training/Week 3/Proiect_D1_CraciunM/Proiect_D5_CraciunM.srcs/sources_1/new/dm.v" Line 2. Module dm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG_BANK
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
