/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 7/19/2021 9:28:19 PM.
 * 
 * @copyright copyright(c) 2021 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_RX_BMEM_H__
#define __ADI_APOLLO_BF_RX_BMEM_H__

/*============= D E F I N E S ==============*/
#define RX_BMEM0_REG_RX_SLICE_0_RX_DIGITAL0         0x60204000
#define RX_BMEM0_REG_RX_SLICE_1_RX_DIGITAL0         0x60404000
#define RX_BMEM0_REG_RX_SLICE_0_RX_DIGITAL1         0x60A04000
#define RX_BMEM0_REG_RX_SLICE_1_RX_DIGITAL1         0x60C04000

#define REG_BMEM_CONTROL_1_RX_BMEM_ADDR(inst)       ((inst) + 0x00000000)
#define BF_BMEM_EN_RX_BMEM_INFO(inst)               ((inst) + 0x00000000), 0x00000100
#define BF_BMEM_START_RX_BMEM_INFO(inst)            ((inst) + 0x00000000), 0x00000101
#define BF_BMEM_MODE_RX_BMEM_INFO(inst)             ((inst) + 0x00000000), 0x00000202
#define BF_BMEM_RESET_RX_BMEM_INFO(inst)            ((inst) + 0x00000000), 0x00000104
#define BF_BMEM_SLEEP_RX_BMEM_INFO(inst)            ((inst) + 0x00000000), 0x00000105
#define BF_BMEM_SHUT_DOWN_RX_BMEM_INFO(inst)        ((inst) + 0x00000000), 0x00000106
#define BF_FAST_NSLOW_MODE_RX_BMEM_INFO(inst)       ((inst) + 0x00000000), 0x00000107

#define REG_BMEM_CONTROL_2_RX_BMEM_ADDR(inst)       ((inst) + 0x00000001)
#define BF_TRIG_MODE_RX_BMEM_INFO(inst)             ((inst) + 0x00000001), 0x00000100
#define BF_TRIG_MODE_SCLR_EN_RX_BMEM_INFO(inst)     ((inst) + 0x00000001), 0x00000101
#define BF_PARITY_CHECK_EN_RX_BMEM_INFO(inst)       ((inst) + 0x00000001), 0x00000102
#define BF_SAMPLE_SIZE_RX_BMEM_INFO(inst)           ((inst) + 0x00000001), 0x00000103
#define BF_RAMCLK_PH_DIS_RX_BMEM_INFO(inst)         ((inst) + 0x00000001), 0x00000104
#define BF_BMEM_8T8R_CAP_MASK_RX_BMEM_INFO(inst)    ((inst) + 0x00000001), 0x00000205
#define BF_HOP_DLY_SEL_MODE_RX_BMEM_INFO(inst)      ((inst) + 0x00000001), 0x00000107

#define REG_SAMPLE_DELAY_0_RX_BMEM_ADDR(inst)       ((inst) + 0x00000002)
#define BF_SAMPLE_DLY_RX_BMEM_INFO(inst)            ((inst) + 0x00000002), 0x00001000

#define REG_SAMPLE_DELAY_1_RX_BMEM_ADDR(inst)       ((inst) + 0x00000003)

#define REG_HOP_DELAY0_0_RX_BMEM_ADDR(inst)         ((inst) + 0x00000004)
#define BF_HOP_DELAY0_RX_BMEM_INFO(inst)            ((inst) + 0x00000004), 0x00001000

#define REG_HOP_DELAY0_1_RX_BMEM_ADDR(inst)         ((inst) + 0x00000005)

#define REG_HOP_DELAY1_0_RX_BMEM_ADDR(inst)         ((inst) + 0x00000006)
#define BF_HOP_DELAY1_RX_BMEM_INFO(inst)            ((inst) + 0x00000006), 0x00001000

#define REG_HOP_DELAY1_1_RX_BMEM_ADDR(inst)         ((inst) + 0x00000007)

#define REG_HOP_DELAY2_0_RX_BMEM_ADDR(inst)         ((inst) + 0x00000008)
#define BF_HOP_DELAY2_RX_BMEM_INFO(inst)            ((inst) + 0x00000008), 0x00001000

#define REG_HOP_DELAY2_1_RX_BMEM_ADDR(inst)         ((inst) + 0x00000009)

#define REG_HOP_DELAY3_0_RX_BMEM_ADDR(inst)         ((inst) + 0x0000000A)
#define BF_HOP_DELAY3_RX_BMEM_INFO(inst)            ((inst) + 0x0000000A), 0x00001000

#define REG_HOP_DELAY3_1_RX_BMEM_ADDR(inst)         ((inst) + 0x0000000B)

#define REG_ST_ADDR_CPT_0_RX_BMEM_ADDR(inst)        ((inst) + 0x0000000C)
#define BF_ST_ADDR_CPT_RX_BMEM_INFO(inst)           ((inst) + 0x0000000C), 0x00000F00

#define REG_ST_ADDR_CPT_1_RX_BMEM_ADDR(inst)        ((inst) + 0x0000000D)

#define REG_END_ADDR_CPT_0_RX_BMEM_ADDR(inst)       ((inst) + 0x0000000E)
#define BF_END_ADDR_CPT_RX_BMEM_INFO(inst)          ((inst) + 0x0000000E), 0x00000F00

#define REG_END_ADDR_CPT_1_RX_BMEM_ADDR(inst)       ((inst) + 0x0000000F)

#define REG_ST_ADDR_AWG_0_RX_BMEM_ADDR(inst)        ((inst) + 0x00000010)
#define BF_ST_ADDR_AWG_RX_BMEM_INFO(inst)           ((inst) + 0x00000010), 0x00000F00

#define REG_ST_ADDR_AWG_1_RX_BMEM_ADDR(inst)        ((inst) + 0x00000011)

#define REG_END_ADDR_AWG_0_RX_BMEM_ADDR(inst)       ((inst) + 0x00000012)
#define BF_END_ADDR_AWG_RX_BMEM_INFO(inst)          ((inst) + 0x00000012), 0x00000F00

#define REG_END_ADDR_AWG_1_RX_BMEM_ADDR(inst)       ((inst) + 0x00000013)

#define REG_ST_CPTR_ON_SMPL_VAL_RX_BMEM_ADDR(inst)  ((inst) + 0x00000014)
#define BF_ST_CPTR_ON_SMPL_VAL_RX_BMEM_INFO(inst)   ((inst) + 0x00000014), 0x00000800

#define REG_SMPL_VAL_FOR_CPTR0_0_RX_BMEM_ADDR(inst) ((inst) + 0x00000015)
#define BF_SMPL_VAL_FOR_CPTR0_RX_BMEM_INFO(inst)    ((inst) + 0x00000015), 0x00002000

#define REG_SMPL_VAL_FOR_CPTR0_1_RX_BMEM_ADDR(inst) ((inst) + 0x00000016)

#define REG_SMPL_VAL_FOR_CPTR0_2_RX_BMEM_ADDR(inst) ((inst) + 0x00000017)

#define REG_SMPL_VAL_FOR_CPTR0_3_RX_BMEM_ADDR(inst) ((inst) + 0x00000018)

#define REG_SMPL_VAL_FOR_CPTR1_0_RX_BMEM_ADDR(inst) ((inst) + 0x00000019)
#define BF_SMPL_VAL_FOR_CPTR1_RX_BMEM_INFO(inst)    ((inst) + 0x00000019), 0x00002000

#define REG_SMPL_VAL_FOR_CPTR1_1_RX_BMEM_ADDR(inst) ((inst) + 0x0000001A)

#define REG_SMPL_VAL_FOR_CPTR1_2_RX_BMEM_ADDR(inst) ((inst) + 0x0000001B)

#define REG_SMPL_VAL_FOR_CPTR1_3_RX_BMEM_ADDR(inst) ((inst) + 0x0000001C)

#define REG_SMPL_VAL_FOR_CPTR2_0_RX_BMEM_ADDR(inst) ((inst) + 0x0000001D)
#define BF_SMPL_VAL_FOR_CPTR2_RX_BMEM_INFO(inst)    ((inst) + 0x0000001D), 0x00002000

#define REG_SMPL_VAL_FOR_CPTR2_1_RX_BMEM_ADDR(inst) ((inst) + 0x0000001E)

#define REG_SMPL_VAL_FOR_CPTR2_2_RX_BMEM_ADDR(inst) ((inst) + 0x0000001F)

#define REG_SMPL_VAL_FOR_CPTR2_3_RX_BMEM_ADDR(inst) ((inst) + 0x00000020)

#define REG_SMPL_VAL_FOR_CPTR3_0_RX_BMEM_ADDR(inst) ((inst) + 0x00000021)
#define BF_SMPL_VAL_FOR_CPTR3_RX_BMEM_INFO(inst)    ((inst) + 0x00000021), 0x00002000

#define REG_SMPL_VAL_FOR_CPTR3_1_RX_BMEM_ADDR(inst) ((inst) + 0x00000022)

#define REG_SMPL_VAL_FOR_CPTR3_2_RX_BMEM_ADDR(inst) ((inst) + 0x00000023)

#define REG_SMPL_VAL_FOR_CPTR3_3_RX_BMEM_ADDR(inst) ((inst) + 0x00000024)

#define REG_SMPL_VAL_FOR_CPTR4_0_RX_BMEM_ADDR(inst) ((inst) + 0x00000025)
#define BF_SMPL_VAL_FOR_CPTR4_RX_BMEM_INFO(inst)    ((inst) + 0x00000025), 0x00002000

#define REG_SMPL_VAL_FOR_CPTR4_1_RX_BMEM_ADDR(inst) ((inst) + 0x00000026)

#define REG_SMPL_VAL_FOR_CPTR4_2_RX_BMEM_ADDR(inst) ((inst) + 0x00000027)

#define REG_SMPL_VAL_FOR_CPTR4_3_RX_BMEM_ADDR(inst) ((inst) + 0x00000028)

#define REG_SMPL_VAL_FOR_CPTR5_0_RX_BMEM_ADDR(inst) ((inst) + 0x00000029)
#define BF_SMPL_VAL_FOR_CPTR5_RX_BMEM_INFO(inst)    ((inst) + 0x00000029), 0x00002000

#define REG_SMPL_VAL_FOR_CPTR5_1_RX_BMEM_ADDR(inst) ((inst) + 0x0000002A)

#define REG_SMPL_VAL_FOR_CPTR5_2_RX_BMEM_ADDR(inst) ((inst) + 0x0000002B)

#define REG_SMPL_VAL_FOR_CPTR5_3_RX_BMEM_ADDR(inst) ((inst) + 0x0000002C)

#define REG_SMPL_VAL_FOR_CPTR6_0_RX_BMEM_ADDR(inst) ((inst) + 0x0000002D)
#define BF_SMPL_VAL_FOR_CPTR6_RX_BMEM_INFO(inst)    ((inst) + 0x0000002D), 0x00002000

#define REG_SMPL_VAL_FOR_CPTR6_1_RX_BMEM_ADDR(inst) ((inst) + 0x0000002E)

#define REG_SMPL_VAL_FOR_CPTR6_2_RX_BMEM_ADDR(inst) ((inst) + 0x0000002F)

#define REG_SMPL_VAL_FOR_CPTR6_3_RX_BMEM_ADDR(inst) ((inst) + 0x00000030)

#define REG_SMPL_VAL_FOR_CPTR7_0_RX_BMEM_ADDR(inst) ((inst) + 0x00000031)
#define BF_SMPL_VAL_FOR_CPTR7_RX_BMEM_INFO(inst)    ((inst) + 0x00000031), 0x00002000

#define REG_SMPL_VAL_FOR_CPTR7_1_RX_BMEM_ADDR(inst) ((inst) + 0x00000032)

#define REG_SMPL_VAL_FOR_CPTR7_2_RX_BMEM_ADDR(inst) ((inst) + 0x00000033)

#define REG_SMPL_VAL_FOR_CPTR7_3_RX_BMEM_ADDR(inst) ((inst) + 0x00000034)

#define REG_BMEM_STATUS_RX_BMEM_ADDR(inst)          ((inst) + 0x00000035)
#define BF_CAPTURE_TRIG_PHASE_RX_BMEM_INFO(inst)    ((inst) + 0x00000035), 0x00000600
#define BF_FULL_IRQ_RX_BMEM_INFO(inst)              ((inst) + 0x00000035), 0x00000106
#define BF_PARITY_ERR_RX_BMEM_INFO(inst)            ((inst) + 0x00000035), 0x00000107

#endif /* __ADI_APOLLO_BF_RX_BMEM_H__ */
/*! @} */
