Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/Complete/TopModule_isim_beh.exe -prj C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/Complete/TopModule_beh.prj work.TopModule 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/Complete/../rs232.vhd" into library work
Parsing VHDL file "C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/Complete/../FPGAtoPC/rs232_rx.vhd" into library work
Parsing VHDL file "C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/Complete/TopModule.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity rs232 [\rs232(16,151,21,128,3124,1,6)\]
Compiling architecture behavioral of entity rs232_rx [\rs232_rx(16,151,21,128,3124,1,6...]
Compiling architecture behavioral of entity topmodule
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/furka_000/Desktop/Fall 2014 Courses/EEE 495/Lab 2/Complete/TopModule_isim_beh.exe
Fuse Memory Usage: 33748 KB
Fuse CPU Usage: 890 ms
