<profile>
    <ReportVersion>
        <Version>2025.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>kintexu</ProductFamily>
        <Part>xcku115-flva1517-3-e</Part>
        <TopModelName>horn_schunck_hls</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>15.908</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1813521</Best-caseLatency>
            <Average-caseLatency>1813521</Average-caseLatency>
            <Worst-caseLatency>1813521</Worst-caseLatency>
            <Best-caseRealTimeLatency>28.849 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>28.849 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>28.849 ms</Worst-caseRealTimeLatency>
            <Interval-min>1813522</Interval-min>
            <Interval-max>1813522</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_11_1>
                <Slack>7.30</Slack>
                <TripCount>10</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>1813520</Latency>
                <AbsoluteTimeLatency>28848909</AbsoluteTimeLatency>
                <IterationLatency>181352</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
                <VITIS_LOOP_12_2>
                    <Slack>7.30</Slack>
                    <TripCount>62</TripCount>
                    <isPerfectNested>1</isPerfectNested>
                    <Latency>181350</Latency>
                    <AbsoluteTimeLatency>2884859</AbsoluteTimeLatency>
                    <IterationLatency>2925</IterationLatency>
                    <PerformancePragma>-</PerformancePragma>
                    <InstanceList/>
                </VITIS_LOOP_12_2>
            </VITIS_LOOP_11_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../hsl/src/horn_schunck_hsl.cpp:11</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_11_1>
                    <Name>VITIS_LOOP_11_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../hsl/src/horn_schunck_hsl.cpp:11</SourceLocation>
                    <VITIS_LOOP_12_2>
                        <Name>VITIS_LOOP_12_2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>../hsl/src/horn_schunck_hsl.cpp:21</SourceLocation>
                    </VITIS_LOOP_12_2>
                </VITIS_LOOP_11_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>6</DSP>
            <FF>8894</FF>
            <LUT>7249</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>5520</DSP>
            <FF>1326720</FF>
            <LUT>663360</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>horn_schunck_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>horn_schunck_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>horn_schunck_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>horn_schunck_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>horn_schunck_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>horn_schunck_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>Ix_address0</name>
            <Object>Ix</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Ix_ce0</name>
            <Object>Ix</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Ix_q0</name>
            <Object>Ix</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Iy_address0</name>
            <Object>Iy</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Iy_ce0</name>
            <Object>Iy</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Iy_q0</name>
            <Object>Iy</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>It_address0</name>
            <Object>It</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>It_ce0</name>
            <Object>It</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>It_q0</name>
            <Object>It</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_address0</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_ce0</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_q0</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_address1</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_ce1</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_we1</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_d1</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>u_q1</name>
            <Object>u</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_address0</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_ce0</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_q0</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_address1</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_ce1</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_we1</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_d1</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_q1</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>horn_schunck_hls</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100</InstName>
                    <ModuleName>horn_schunck_hls_Pipeline_VITIS_LOOP_13_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>100</ID>
                    <BindInstances>icmp_ln13_fu_255_p2 add_ln19_fu_290_p2 add_ln29_fu_347_p2 add_ln30_fu_392_p2 mac_muladd_16s_16s_28s_28_1_1_U7 mac_muladd_16s_16s_28s_28_1_1_U8 mac_muladd_16s_16s_28s_28_1_1_U7 mac_muladd_16s_16s_28s_28_1_1_U8 mac_muladd_16s_16s_25ns_28_4_1_U5 mac_muladd_16s_16s_25ns_28_4_1_U5 mac_muladd_16s_16s_28s_28_4_1_U6 mac_muladd_16s_16s_28s_28_4_1_U6 mul_16s_16s_32_1_1_U1 sdiv_44ns_16s_28_48_1_U2 sub_ln37_fu_528_p2 mul_16s_16s_32_1_1_U3 sdiv_44ns_16s_28_48_1_U4 sub_ln38_fu_556_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln11_fu_128_p2 iter_2_fu_134_p2 icmp_ln12_fu_140_p2 add_ln20_fu_164_p2 add_ln21_fu_171_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>horn_schunck_hls_Pipeline_VITIS_LOOP_13_3</Name>
            <Loops>
                <VITIS_LOOP_13_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>15.908</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2921</Best-caseLatency>
                    <Average-caseLatency>2921</Average-caseLatency>
                    <Worst-caseLatency>2921</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.466 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.466 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.466 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2920</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_3>
                        <Name>VITIS_LOOP_13_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2919</Latency>
                        <AbsoluteTimeLatency>46.435 us</AbsoluteTimeLatency>
                        <PipelineII>47</PipelineII>
                        <PipelineDepth>53</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_13_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../hsl/src/horn_schunck_hsl.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_3>
                            <Name>VITIS_LOOP_13_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../hsl/src/horn_schunck_hsl.cpp:19</SourceLocation>
                        </VITIS_LOOP_13_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8829</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7059</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln13_fu_255_p2" SOURCE="../hsl/src/horn_schunck_hsl.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_290_p2" SOURCE="../hsl/src/horn_schunck_hsl.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_347_p2" SOURCE="../hsl/src/horn_schunck_hsl.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_392_p2" SOURCE="../hsl/src/horn_schunck_hsl.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_1_1_U7" SOURCE="../hsl/src/horn_schunck_hsl.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_1_1_U8" SOURCE="../hsl/src/horn_schunck_hsl.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_1_1_U7" SOURCE="../hsl/src/horn_schunck_hsl.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_1_1_U8" SOURCE="../hsl/src/horn_schunck_hsl.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_25ns_28_4_1_U5" SOURCE="../hsl/src/horn_schunck_hsl.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_25ns_28_4_1_U5" SOURCE="../hsl/src/horn_schunck_hsl.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U6" SOURCE="../hsl/src/horn_schunck_hsl.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U6" SOURCE="../hsl/src/horn_schunck_hsl.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U1" SOURCE="../hsl/src/horn_schunck_hsl.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="47" LOOP="VITIS_LOOP_13_3" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_44ns_16s_28_48_1_U2" SOURCE="../hsl/src/horn_schunck_hsl.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_fu_528_p2" SOURCE="../hsl/src/horn_schunck_hsl.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U3" SOURCE="../hsl/src/horn_schunck_hsl.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="47" LOOP="VITIS_LOOP_13_3" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_44ns_16s_28_48_1_U4" SOURCE="../hsl/src/horn_schunck_hsl.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_fu_556_p2" SOURCE="../hsl/src/horn_schunck_hsl.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln38" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>horn_schunck_hls</Name>
            <Loops>
                <VITIS_LOOP_11_1>
                    <VITIS_LOOP_12_2/>
                </VITIS_LOOP_11_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>15.908</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1813521</Best-caseLatency>
                    <Average-caseLatency>1813521</Average-caseLatency>
                    <Worst-caseLatency>1813521</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.849 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.849 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.849 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1813522</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_1>
                        <Name>VITIS_LOOP_11_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1813520</Latency>
                        <AbsoluteTimeLatency>28.849 ms</AbsoluteTimeLatency>
                        <IterationLatency>181352</IterationLatency>
                        <PipelineDepth>181352</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <VITIS_LOOP_12_2>
                            <Name>VITIS_LOOP_12_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>62</TripCount>
                            <isPerfectNested>1</isPerfectNested>
                            <Latency>181350</Latency>
                            <AbsoluteTimeLatency>2.885 ms</AbsoluteTimeLatency>
                            <IterationLatency>2925</IterationLatency>
                            <PipelineDepth>2925</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList>
                                <Instance>grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100</Instance>
                            </InstanceList>
                        </VITIS_LOOP_12_2>
                    </VITIS_LOOP_11_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../hsl/src/horn_schunck_hsl.cpp:11</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_11_1>
                            <Name>VITIS_LOOP_11_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../hsl/src/horn_schunck_hsl.cpp:11</SourceLocation>
                            <VITIS_LOOP_12_2>
                                <Name>VITIS_LOOP_12_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../hsl/src/horn_schunck_hsl.cpp:21</SourceLocation>
                            </VITIS_LOOP_12_2>
                        </VITIS_LOOP_11_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>5520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8894</FF>
                    <AVAIL_FF>1326720</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7249</LUT>
                    <AVAIL_LUT>663360</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln11_fu_128_p2" SOURCE="../hsl/src/horn_schunck_hsl.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="iter_2_fu_134_p2" SOURCE="../hsl/src/horn_schunck_hsl.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="iter_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_fu_140_p2" SOURCE="../hsl/src/horn_schunck_hsl.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_164_p2" SOURCE="../hsl/src/horn_schunck_hsl.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_171_p2" SOURCE="../hsl/src/horn_schunck_hsl.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_csim setup="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="Ix" index="0" direction="in" srcType="ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="Ix_address0" name="Ix_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Ix_ce0" name="Ix_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Ix_q0" name="Ix_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Iy" index="1" direction="in" srcType="ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="Iy_address0" name="Iy_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Iy_ce0" name="Iy_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Iy_q0" name="Iy_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="It" index="2" direction="in" srcType="ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="It_address0" name="It_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="It_ce0" name="It_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="It_q0" name="It_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="u" index="3" direction="inout" srcType="ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="u_address0" name="u_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="u_ce0" name="u_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="u_q0" name="u_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="u_address1" name="u_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="u_ce1" name="u_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="u_we1" name="u_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="u_d1" name="u_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="u_q1" name="u_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v" index="4" direction="inout" srcType="ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="v_address0" name="v_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v_ce0" name="v_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v_q0" name="v_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v_address1" name="v_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v_ce1" name="v_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v_we1" name="v_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="v_d1" name="v_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v_q1" name="v_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="Ix_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="Ix_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Ix_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Ix"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Ix_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Ix_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Ix_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Ix"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Iy_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="Iy_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Iy_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Iy"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Iy_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Iy_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Iy_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Iy"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="It_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="It_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>It_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="It"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="It_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="It_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>It_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="It"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="u_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="u_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>u_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="u_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="u_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>u_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="u_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="u_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>u_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="u_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="u_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>u_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="u_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="u_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>u_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="u"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="v_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="v_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="It_address0">out, 12</column>
                    <column name="It_q0">in, 16</column>
                    <column name="Ix_address0">out, 12</column>
                    <column name="Ix_q0">in, 16</column>
                    <column name="Iy_address0">out, 12</column>
                    <column name="Iy_q0">in, 16</column>
                    <column name="u_address0">out, 12</column>
                    <column name="u_address1">out, 12</column>
                    <column name="u_d1">out, 16</column>
                    <column name="u_q0">in, 16</column>
                    <column name="u_q1">in, 16</column>
                    <column name="v_address0">out, 12</column>
                    <column name="v_address1">out, 12</column>
                    <column name="v_d1">out, 16</column>
                    <column name="v_q0">in, 16</column>
                    <column name="v_q1">in, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="Ix">in, ap_fixed&lt;16 4 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="Iy">in, ap_fixed&lt;16 4 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="It">in, ap_fixed&lt;16 4 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="u">inout, ap_fixed&lt;16 4 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                    <column name="v">inout, ap_fixed&lt;16 4 (ap_q_mode)5 (ap_o_mode)3 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="Ix">Ix_address0, port, offset</column>
                    <column name="Ix">Ix_ce0, port, </column>
                    <column name="Ix">Ix_q0, port, </column>
                    <column name="Iy">Iy_address0, port, offset</column>
                    <column name="Iy">Iy_ce0, port, </column>
                    <column name="Iy">Iy_q0, port, </column>
                    <column name="It">It_address0, port, offset</column>
                    <column name="It">It_ce0, port, </column>
                    <column name="It">It_q0, port, </column>
                    <column name="u">u_address0, port, offset</column>
                    <column name="u">u_ce0, port, </column>
                    <column name="u">u_q0, port, </column>
                    <column name="u">u_address1, port, offset</column>
                    <column name="u">u_ce1, port, </column>
                    <column name="u">u_we1, port, </column>
                    <column name="u">u_d1, port, </column>
                    <column name="u">u_q1, port, </column>
                    <column name="v">v_address0, port, offset</column>
                    <column name="v">v_ce0, port, </column>
                    <column name="v">v_q0, port, </column>
                    <column name="v">v_address1, port, offset</column>
                    <column name="v">v_ce1, port, </column>
                    <column name="v">v_we1, port, </column>
                    <column name="v">v_d1, port, </column>
                    <column name="v">v_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="../hsl/src/horn_schunck_hsl.cpp:15" status="valid" parentFunction="horn_schunck_hls" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_flatten" location="../hsl/src/horn_schunck_hsl.cpp:12" status="valid" parentFunction="horn_schunck_hls" variable="" isDirective="0" options="off"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="horn_schunck_hls" options="off" pragmaLocId="../hsl/src/horn_schunck_hsl.cpp:12:0" pragmaLocOpt="horn_schunck_hls/VITIS_LOOP_12_2" srcPragmaType="pipeline" srcPragmaLoc="../hsl/src/horn_schunck_hsl.cpp:15" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline ../hsl/src/horn_schunck_hsl.cpp:15" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=horn_schunck_hls/VITIS_LOOP_12_2 off" loopName="VITIS_LOOP_12_2" loopLoc="../hsl/src/horn_schunck_hsl.cpp:12:22"/>
    </AutoPragmaReport>
</profile>
