<!DOCTYPE html><!--[if lt IE 7]> <html lang="en" class="ie ie6 lte9 lte8 lte7 os-linux"> <![endif]--><!--[if IE 7]> <html lang="en" class="ie ie7 lte9 lte8 lte7 os-linux"> <![endif]--><!--[if IE 8]> <html lang="en" class="ie ie8 lte9 lte8 os-linux"> <![endif]--><!--[if IE 9]> <html lang="en" class="ie ie9 lte9 os-linux"> <![endif]--><!--[if gt IE 9]> <html lang="en" class="os-linux"> <![endif]--><!--[if !IE]><!--><html lang="en" class="os-linux"><!--<![endif]--><head>
<meta charset="UTF-8">

    

<title>Ujas Patel | LinkedIn</title>



  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 


 
 
 

 
 




 <meta name="referrer" content="origin"> 

<meta http-equiv="X-UA-Compatible" content="IE=edge">


 <meta name="pageImpressionID" content="95ef5328-a2aa-479b-8a17-07d545bf36c5">
 
 <meta name="appName" content="chrome">
 
 
 
 
 
 
 <meta name="pageKey" content="public_profile_v3_desktop">
 


 <meta name="treeID" content="GvcuIdKmdxRA1Cvx3ioAAA==">
 

 
 
 
 

 <meta name="globalTrackingUrl" content="//www.linkedin.com/mob/tracking">
 <meta name="globalTrackingAppName" content="chrome">
 <meta name="globalTrackingAppId" content="webTracking">
 

 
 
 
 
 


  

      
      
      
      
      
      
      
    
<!--[if lte IE 8]>
  <link rel="shortcut icon" href="https://static.licdn.com/scds/common/u/images/logos/favicons/v1/16x16/favicon.ico">
<![endif]-->
<!--[if IE 9]>
  <link rel="shortcut icon" href="https://static.licdn.com/scds/common/u/images/logos/favicons/v1/favicon.ico">
<![endif]-->
<link rel="icon" href="https://static.licdn.com/scds/common/u/images/logos/favicons/v1/favicon.ico">


<link rel="apple-touch-icon-precomposed" href="https://static.licdn.com/scds/common/u/img/icon/apple-touch-icon.png">


<meta name="msapplication-TileImage" content="https://static.licdn.com/scds/common/u/images/logos/linkedin/logo-in-win8-tile-144_v1.png">
<meta name="msapplication-TileColor" content="#0077B5">
<meta name="application-name" content="LinkedIn">



      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







      
    
  
  
      
      

      
        
      












      
      
    
    
  
    
    
  
  
  

  
  







    
  


    
  



    
      
        
          
            
                
              
          
        
      
    
    



    
    


      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    








      
      
        
        

      
      
      
      
      
      
      
    


      
    
  
      
      
  
      
      

      
        
      







    
        
        
      
  






      
    
      
      
    


      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


    
  
      

      
      







     
      
    
    
        




      
    
  
      
      

      
        
      





  





    

  
      
      
        
        

      
      
      
      
      
      
      
    


      
    
  
      
      
  
      
      

      
        
      







    
        
        
      
  






      
    
      
      
    

      
                
    
    





<meta content="https://static.licdn.com/scds/concat/common/js?v=build-2000_8_58466-prod" name="RemoteNavJSContentBaseURL">



     
      
    
    
      
    
    

      
      
    

      
      
    
    
    
    
    

  

 
 
 
 



      
        
          
            
          
          
        
      
    

      
        
          
          
        
      
    


      
      
    
    
    
    
    

      
      
    
    
    
                    <script type="text/javascript" src="https://static.licdn.com/scds/concat/common/js?h=7ndrn0f9fw0hum7uoqcjcnzne-95d8d303rtd0n9wj4dcjbnh2c-7vr4nuab43rzvy2pgq7yvvxjk-9qa4rfxekcw3lt2c06h7p0kmf"></script>
    
    


  










     
      
    
    
  
    
      
      
      
      
      
      
      
      
    


     
      
    
    
  

      
                
    
    

    
  

      
      
        
          
            
                
                  
                  
                    <link rel="stylesheet" type="text/css" href="https://static.licdn.com/scds/concat/common/css?h=1clmztxulpz3wo3xlrz5vprhk-a4kjc5uqttio53azw54aex6s3-as8kt5bqspxc01tl9cizqa37j">
                  
                
              
          
        
      
    
    


      
      
    
    
  
  
  
      
      
      
      
      
      
      
    













    



<script></script>

<!--[if IE 8]><script src="https://static.licdn.com/scds/common/u/lib/polyfill/1.0.2/ie8-polyfill.min.js"></script><![endif]-->
<!--[if IE 9]><script src="https://static.licdn.com/scds/common/u/lib/polyfill/1.0.2/ie9-polyfill.min.js"></script><![endif]-->


 
 
 



  
    
      









      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    




 
 
 
 
 
 
 
 




      
      
      
      
      
      
      
    



      
      
    
    
  
  

    
      
        
          
            
                
              
          
        
      
    
    


      
      
    
    
  

    
      
        
          
            
                
              
          
        
      
    
    



  <meta name="lnkd-track-json-lib" content="https://static.licdn.com/scds/concat/common/js?h=2jds9coeh4w78ed9wblscv68v-ebbt2vixcc5qz0otts5io08xv">
  










      
      
    
    
  
  
  
  

    
      
        
          
            
                
              
          
        
      
    
    



      
      
      
      
      
      
      
    




      
    
  
      
      

      
        
      


  


  









  
  
      
      
    
    
    
      
      
    
  
    
      
        
          
            
                
              
          
        
      
    
    

  

 
 
 
 
 
 
    
  

    
      
        
          
            
                
                  
                    <script type="text/javascript" src="https://static.licdn.com/scds/concat/common/js?h=e2lgukqldpqool72t8g7tysag-3nuvxgwg15rbghxm1gpzfbya2-1nm61x5u7981e88m10hpaekkm-mv3v66b8q0h1hvgvd3yfjv5f-14k913qahq3mh0ac0lh0twk9v"></script>
                  
                  
                
              
          
        
      
    
    










          
        
        
      
      
        <link rel="canonical" href="https://www.linkedin.com/in/ujaspatel1"><link rel="stylesheet" href="https://static.licdn.com/sc/h/3drnstogfpa81ujm9ugh09gxg"><script type="text/javascript" src="https://static.licdn.com/sc/h/4tcd0mh70bs89zecpaumh27p1"></script><meta http-equiv="content-type" content="text/html; charset=UTF-8"><meta name="robots" content="noarchive"><meta name="description" content="View Ujas Patel’s professional profile on LinkedIn. LinkedIn is the world's largest business network, helping professionals like Ujas Patel discover inside connections to recommended job candidates, industry experts, and business partners."><meta name="og:title" content="Ujas Patel | LinkedIn"><meta name="og:description" content="View Ujas Patel’s professional profile on LinkedIn. LinkedIn is the world's largest business network, helping professionals like Ujas Patel discover inside connections to recommended job candidates, industry experts, and business partners."><meta property="og:image" content="https://media.licdn.com/mpr/mpr/shrinknp_200_200/AAEAAQAAAAAAAAUeAAAAJGQ4Y2NiM2RkLTE4OTktNGJmOS1iN2M2LTEwOGJjNTg5ZWYyYQ.jpg">
      
    
        
            <link rel="stylesheet" type="text/css" href="https://static.licdn.com/sc/p/com.linkedin.public-profile-frontend%3Apublic-profile-frontend-static-content%2B0.0.634/f/%2Fpublic-profile-frontend%2Ffonts%2Fsource-sans-pro-font.css"></head>
        
        
      
      
        
      
    
        
            
    

 
 
 
 
 
 
 
 



 
 
 
 
 
 <body class="js guest" dir="ltr" id="pagekey-public_profile_v3_desktop">


            


      
    
  
      
      

      
        
      









  
<div id="application-body">














  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 




 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 











 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 




 
 
 
 
 

 
 














      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    















      
    
  
      
      

      
        
      


      
        
        

 
 
 
 
 
 
 
 


 
 
 

 
 


 



      
    


























    
    

    <header id="layout-header" class="layout-header-or-footer" role="banner">

      
      

      
      
          
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


    
  
      

      
      


<div id="header-banner">
  <div class="wrapper">
    <a class="banner-logo-container guest" href="http://www.linkedin.com/">
      <h2 id="li-logo" class="logo">
        LinkedIn Home
      </h2>
    </a>
    <nav role="navigation" class="nav guest-nav" aria-label="Main site navigation">
      <ul role="menubar">
        <li role="menuitem" class="nav-item">
          <a class="nav-link" href="http://www.linkedin.com/static?key=what_is_linkedin&amp;trk=hb_what">
            What is LinkedIn?
          </a>
        </li>
        <li role="menuitem" class="nav-item">
          <a rel="nofollow" class="nav-link" href="/start/join?trk=hb_join">
            Join Today
          </a>
        </li>
        <li role="menuitem" class="nav-item">
          <a rel="nofollow" class="nav-link" href="https://www.linkedin.com/uas/login?goback=&amp;trk=hb_signin">
            Sign In
          </a>
        </li>
      </ul>
    </nav>
  </div>
</div>

 

        

      <div class="a11y-content">
        <a id="a11y-content-link" tabindex="0" name="a11y-content">Main content starts below.</a>
      </div>
    
  




     
      
    
    
      
      
        
      
    
    

      
        
          
            
            
              
                
                  <script data-page-js-type="lix">
                    (function(n, r, a) {
                      r = window[n] = window[n] || {};
                      
                        
                            r['jsecure_injectAlert'] = 'enabled';
                          
                      
                        
                            r['jsecure_Dialog'] = 'control';
                          
                      
                    }('__li__lix_registry__'));
                  </script>
                
                
                
              
            
            
          
            
            
            
          
            
            
            
          
        
      
    

      
      
    
    
    
      
        
      
    
    


</header>


 
 
 
 
 
 

 


 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 


 
 
 
 
 

 
 



 
 
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      



 



 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 



 
 
 
 
 

 
 






 
 






            




  
<main id="layout-main" role="main">




        
        
      
      
        <script src="https://static.licdn.com/sc/h/eekxmw2mg4t0hh3rax0naa6bb"></script><code id="currentPageUrl" style="display: none;"><!--"https://www.linkedin.com/in/ujaspatel1"--></code><code id="startRegApiCreateAccountCorsUrl" style="display: none;"><!--"https://www.linkedin.com/start/reg/api/cors/createAccount"--></code><code id="isCookiedMember" style="display: none;"><!--false--></code><div id="wrapper"><div id="profile"><section id="topcard" class="profile-section"><div class="profile-card vcard"><div class="profile-picture" data-section="picture"><a href="https://www.linkedin.com/start/view-full-profile?_ed=0_yv33A6eU_89dQsKVArJcClGK98H8y003D1_Z9BsADSLec7SKAvcr3gMPQqjcLqYC&amp;trk=pprof-0-ts-view_full-0"><img lazyload="true" class="image photo lazy-loaded" alt="Ujas Patel" width="200" height="200" src="https://media.licdn.com/mpr/mpr/shrinknp_200_200/AAEAAQAAAAAAAAUeAAAAJGQ4Y2NiM2RkLTE4OTktNGJmOS1iN2M2LTEwOGJjNTg5ZWYyYQ.jpg"></a></div><div class="profile-overview"><div class="profile-overview-content"><h1 id="name" class="fn">Ujas Patel</h1><p class="headline title" data-section="headline">Graduate Researcher seeking full time opportunity in ASIC/SoC/RTL design/Physical design and analog design</p><dl id="demographics"><dt>Location</dt><dd class="descriptor adr"><span class="locality">Dallas/Fort Worth Area</span></dd><dt>Industry</dt><dd class="descriptor">Semiconductors</dd></dl><table class="extra-info"><tbody><tr data-section="pastPositionsDetails"><th>Previous</th><td><ol><li><a href="https://www.linkedin.com/company/university-of-texas-at-dallas?trk=ppro_cprof">University of Texas at Dallas</a></li></ol></td></tr><tr data-section="educationsDetails"><th>Education</th><td><ol><li>The University of Texas at Dallas</li></ol></td></tr><tr><th>Recommendations</th><td><strong>1</strong> person has recommended <strong>Ujas</strong></td></tr></tbody></table><div class="member-connections"><strong>500+</strong> connections</div></div></div></div><div class="reg-upsell  advocate-cta-enabled lazy-load"><h2>View Ujas’ full profile. It's&nbsp;free!</h2><h3>Your colleagues, classmates, and 400 million other professionals are on LinkedIn.</h3><a href="https://www.linkedin.com/start/view-full-profile?_ed=0_yv33A6eU_89dQsKVArJcClGK98H8y003D1_Z9BsADSLec7SKAvcr3gMPQqjcLqYC&amp;trk=public_profile_advocate-cta-view-full" class="signup-button">View Ujas’ Full Profile</a></div></section><section id="summary" data-section="summary" class="profile-section"><h3 class="title">Summary</h3><div class="description"><p>Dynamic engineer with Interest in Digital circuit design, Analog/Mixed signal &amp; ASIC seeking for full time opportunity<br><br>Summary:<br>•Expertise in Full Custom Physical Design with Low Area<br>•Expertise in Standard Cell library design using Cadence virtuoso and library Characterization using Synopsys SiliconSmart ACE<br>•Expertise in RTL coding, Synthesizing using Synopsys Design Vision for ASIC, JTAG, DFT<br>•Experience in Floorplanning, Automatic Place and Route(APR), Clock Tree Synthesize with Synopsys IC Compiler/Cadence SoC Encounter<br><br>Skills:<br>•Hardware Description Languages: Verilog<br>•Programming: C, C++<br>•Scripting Languages: Perl, TCL, Python<br>•Cadence Tools: Virtuoso Schematic/Layout Editor, SoC Encounter (APR), Spectre<br>•Synopsys Tools: STA PrimeTime, IC Compiler, Design Vision, HSPICE, WaveView<br>•Simulation Tools: Xilinx ISE Design suite, MATLAB, Mentor Graphics ModelSim<br>•Operating System : Unix/Linux<br><br><br>VLSI design, SOC, Physical Design, Synopsys,Timing Closures, Logic design, Synthesis, Validation, CPU, Architecture, Integrated Circuit system, Computer architecture, Scripting,Cache design,Low Area, Low Power, Place and Route (P&amp;R), Static Timing Analysis (STA)</p></div></section><section id="experience" class="profile-section"><h3 class="title">Experience</h3><ul class="positions"><li class="position" data-section="pastPositionsDetails"><header><h5 class="logo"><a href="https://www.linkedin.com/company/university-of-texas-at-dallas?trk=ppro_cprof"><img data-delayed-url="https://media.licdn.com/media/p/4/000/154/387/30430d3.png" class="lazy-load" alt="University of Texas at Dallas"></a></h5><h4 class="item-title">Graduate Student Researcher, Texas Analog Center of Excellence(TxACE)</h4><h5 class="item-subtitle"><a href="https://www.linkedin.com/company/university-of-texas-at-dallas?trk=ppro_cprof">University of Texas at Dallas</a></h5></header><div class="meta"><span class="date-range"><time>July 2015</time>  –  <time>May 2016</time> (11 months)</span><span class="location">Dallas/Fort Worth Area</span></div><p class="description" data-section="pastPositions">Reliability project using analog floating gate (AFG) in association with Texas Instruments Incorporated<br>•	Designed operational transconductance amplifier with AFG for mismatch correction.<br>•	Designed novel folded mixer and measured its performance.<br>•	Built charge retention model using Verilog A and Performed AC/DC/Transient Analysis &amp;<br>        gain/phase simulations using Cadence Spectre.<br>•	Presented weekly work report to the TI supervising team.<br>•	Performed AFG device analysis in TI device characterization lab.<br>•	Presented results of AFG work at TxACE meeting.<br></p></li><li class="position" data-section="pastPositionsDetails"><header><h5 class="logo"><a href="https://www.linkedin.com/company/university-of-texas-at-dallas?trk=ppro_cprof"><img data-delayed-url="https://media.licdn.com/media/p/4/000/154/387/30430d3.png" class="lazy-load" alt="University of Texas at Dallas"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/title/graduate-student?trk=pprofile_title">Graduate Student</a></h4><h5 class="item-subtitle"><a href="https://www.linkedin.com/company/university-of-texas-at-dallas?trk=ppro_cprof">University of Texas at Dallas</a></h5></header><div class="meta"><span class="date-range"><time>January 2014</time>  –  <time>May 2016</time> (2 years 5 months)</span><span class="location">Dallas/Fort Worth Area</span></div><p class="description" data-section="pastPositions">I am a graduate student specializing in VLSI and Circuit Design from the University of Texas at Dallas. I have experience in the design of Standard cells, Semi-Custom and Full Custom Design, Memory design and ASIC design with Cadence/Synopsys tools.</p></li><li class="position" data-section="pastPositionsDetails"><header><h5 class="logo"><a href="https://www.linkedin.com/company/university-of-texas-at-dallas?trk=ppro_cprof"><img data-delayed-url="https://media.licdn.com/media/p/4/000/154/387/30430d3.png" class="lazy-load" alt="University of Texas at Dallas"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/title/student-worker?trk=pprofile_title">Student Worker</a></h4><h5 class="item-subtitle"><a href="https://www.linkedin.com/company/university-of-texas-at-dallas?trk=ppro_cprof">University of Texas at Dallas</a></h5></header><div class="meta"><span class="date-range"><time>July 2014</time>  –  <time>December 2014</time> (6 months)</span></div><p class="description" data-section="pastPositions">Acts as a public relations liaison with customers.<br>Prepares and restocks food.</p></li></ul></section><section id="certifications" data-section="certifications" class="profile-section"><h3 class="title">Certifications</h3><ul class="certifications"><li class="certification"><header><h5 class="logo"><a href="https://www.linkedin.com/company/agilent-technologies?trk=ppro_cprof"><img data-delayed-url="https://media.licdn.com/media/p/6/005/010/385/3879d68.png" class="lazy-load" alt=""></a></h5><h4 class="item-title">Agilent Test and Measurement Training</h4><h5 class="item-subtitle"><a href="https://www.linkedin.com/company/agilent-technologies?trk=ppro_cprof">Agilent Technologies</a></h5><div class="meta"><span class="date-range"><time>April 2014</time>  –  Present</span></div></header></li><li class="certification"><header><h5 class="logo"><a href="https://www.linkedin.com/company/udemy?trk=ppro_cprof"><img data-delayed-url="https://media.licdn.com/media/p/8/005/05d/205/00a7692.png" class="lazy-load" alt=""></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/redir/redirect?url=http%3A%2F%2Fude%2Emy%2FUC-2EZQ085W&amp;urlhash=-LHu&amp;trk=profile_certification_title" class="external-link">VLSI Academy- Physical Design Flow</a></h4><h5 class="item-subtitle"><a href="https://www.linkedin.com/company/udemy?trk=ppro_cprof">Udemy, </a>License UC-2EZQ085W</h5><div class="meta"><span class="date-range"><time>April 2015</time>  –  Present</span></div></header></li><li class="certification"><header><h5 class="logo"><a href="https://www.linkedin.com/company/udemy?trk=ppro_cprof"><img data-delayed-url="https://media.licdn.com/media/p/8/005/05d/205/00a7692.png" class="lazy-load" alt=""></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/redir/redirect?url=https%3A%2F%2Fwww%2Eudemy%2Ecom%2Fcertificate%2FUC-JRE9P1HY%2F&amp;urlhash=tb2O&amp;trk=profile_certification_title" class="external-link">SystemVerilog Functional Coverage Language/methodology/apps</a></h4><h5 class="item-subtitle"><a href="https://www.linkedin.com/company/udemy?trk=ppro_cprof">Udemy, </a>License UC-JRE9P1HY</h5><div class="meta"><span class="date-range"><time>July 2016</time>  –  Present</span></div></header></li></ul></section><section id="volunteering" data-section="volunteering" class="profile-section"><h3 class="title">Volunteer Experience &amp; Causes</h3><div class="opportunities extra-section"><h4 class="title">Opportunities Ujas is looking for:</h4><ul><li>Skills-based volunteering (pro bono consulting)</li></ul></div><div class="extra-section"><h4 class="title">Causes Ujas cares about:</h4><ul><li>Education</li><li>Environment</li><li>Science and Technology</li></ul></div></section><section id="awards" data-section="awards" class="profile-section"><h3 class="title">Honors &amp; Awards</h3><ul><li class="award"><header><h4 class="item-title">Merit Based Scholarship</h4><h5 class="item-subtitle">Gujarat Technological University</h5></header><div class="meta"><span class="date-range"><time>July 2009</time></span></div><p class="description"></p></li></ul></section><section id="languages" data-section="languages" class="profile-section"><h3 class="title">Languages</h3><ul><li class="language"><div class="wrap"><h4 class="name">English</h4><p class="proficiency">Professional working proficiency</p></div></li><li class="language"><div class="wrap"><h4 class="name">Hindi</h4><p class="proficiency">Native or bilingual proficiency</p></div></li><li class="language"><div class="wrap"><h4 class="name">Gujarati</h4><p class="proficiency">Native or bilingual proficiency</p></div></li></ul></section><section id="courses" data-section="courses" class="profile-section"><h3 class="title">Courses</h3><ul><li><h4 class="item-title">L.D College of Engineering - Ahmedabad</h4><div class="courses-list-container description"><ul class="courses-list"><li class="course"><span class="translated translation" data-field-name="Course.Name">Microprocessor and Interfacing</span><span class="original translation" data-field-name="Course.Name">Microprocessor and Interfacing</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">Microcontroller and Interfacing</span><span class="original translation" data-field-name="Course.Name">Microcontroller and Interfacing</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">Embedded Systems</span><span class="original translation" data-field-name="Course.Name">Embedded Systems</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">Object Oriented Concepts and Programming</span><span class="original translation" data-field-name="Course.Name">Object Oriented Concepts and Programming</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">Digital Communication and Networking</span><span class="original translation" data-field-name="Course.Name">Digital Communication and Networking</span></li></ul></div></li><li><h4 class="item-title">University of Texas at Dallas</h4><div class="courses-list-container description"><ul class="courses-list"><li class="course"><span class="translated translation" data-field-name="Course.Name">Advanced Digital Logic (EEDG 6301)</span><span class="original translation" data-field-name="Course.Name">Advanced Digital Logic (EEDG 6301)</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">VLSI Design (EECT 6325)</span><span class="original translation" data-field-name="Course.Name">VLSI Design (EECT 6325)</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">Advanced VLSI Design (EECT 7325)</span><span class="original translation" data-field-name="Course.Name">Advanced VLSI Design (EECT 7325)</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">Computer Architecture (EEDG 6304)</span><span class="original translation" data-field-name="Course.Name">Computer Architecture (EEDG 6304)</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">Analog Integrated Circuit Design (EECT 6326)</span><span class="original translation" data-field-name="Course.Name">Analog Integrated Circuit Design (EECT 6326)</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">RF Integrated Circuit Design (EERF 6330)</span><span class="original translation" data-field-name="Course.Name">RF Integrated Circuit Design (EERF 6330)</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">RF and Microwave Circuits (EERF 6311)</span><span class="original translation" data-field-name="Course.Name">RF and Microwave Circuits (EERF 6311)</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">ASIC (EE6306)</span><span class="original translation" data-field-name="Course.Name">ASIC (EE6306)</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">Design Automation of VLSI System (EE6375)</span><span class="original translation" data-field-name="Course.Name">Design Automation of VLSI System (EE6375)</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">Digital Signal Processing (EESC6360)</span><span class="original translation" data-field-name="Course.Name">Digital Signal Processing (EESC6360)</span></li><li class="course"><span class="translated translation" data-field-name="Course.Name">Testing and Testable design (EE6303)</span><span class="original translation" data-field-name="Course.Name">Testing and Testable design (EE6303)</span></li></ul></div></li></ul></section><section id="projects" data-section="projects" class="profile-section"><h3 class="title">Projects</h3><ul><li class="project"><header><h4 class="item-title">128 word(1280 bits) SRAM using the IBM 130nm process</h4></header><div class="meta"><span class="date-range"><time>May 2014</time>  –  <time>August 2014</time></span></div><p class="description">•	Designed 1280 bits SRAM and arranged memory cells (40*32) to get aspect ratio close to 1.<br>•	Designed pre decoded style row-column decoder, 6T memory cell array, Write Circuitry, Sense Amplifier in IBM 130nm process using Cadence Virtuoso with proper sizing of transistors using the concepts of Logical Effort.<br>•	Performed Full Custom Layout of all components and floor planning, and Post layout simulation with HSPICE and Synopsys WaveView</p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a>, </li><li class="contributor"><a href="https://www.linkedin.com/in/chintan-modi-001b3760">Chintan Modi</a></li></ul></dd></dl></li><li class="project"><header><h4 class="item-title">21b X 21b multiplier</h4></header><div class="meta"><span class="date-range"><time>May 2014</time>  –  <time>August 2014</time></span></div><p class="description">•	Implemented booth radix 4 algorithm for High Speed by reducing partial products.<br>•	Designed Booth Encoder, Efficient Compressors and 42-bits Kogge-Stone Adder in Cadence Schematic.<br>•	Characterized necessary standard cells using Synopsys SiliconSmart ACE and complied that library.<br>•	Simulated Schematic with Verilog XL to extract Verilog net list and then synthesized it to gate level using Synopsys Design Vision<br>•	Worked on Synopsys Primetime to measure performance and power.<br></p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a>, </li><li class="contributor"><a href="https://www.linkedin.com/in/chintan-modi-001b3760">Chintan Modi</a></li></ul></dd></dl></li><li class="project"><header><h4 class="item-title">Digital Programmable Pulse Width Modulator in IBM 130nm process</h4></header><div class="meta"><span class="date-range"><time>January 2014</time>  –  <time>May 2014</time></span></div><p class="description">•	Designed Pulse Width Modulator having two outputs with 9-bits resolution (both duty cycle &amp; dead time) in 1us window for Leading Edge Mode/Trailing Edge Mode.<br>•	Designed 9-bits Ripple Carry Adder, 9-bits Synchronous Counter, 9-bits Comparator, 9-bits zero detector, SR Latch in IBM 130nm process using Cadence Virtuoso with proper sizing of transistors using the concepts of Logical Effort.<br>•	Performed Full Custom layouts of all components and floor planning, and Post layout simulation with HSPICE and Synopsys WaveView.<br></p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a>, </li><li class="contributor"><a href="https://www.linkedin.com/in/chintan-modi-001b3760">Chintan Modi</a></li></ul></dd></dl></li><li class="project"><header><h4 class="item-title">Low Noise Amplifier</h4></header><div class="meta"><span class="date-range"><time>January 2014</time>  –  <time>May 2014</time></span></div><p class="description">•	Designed Low Noise Amplifier using Cascode topology with source degeneration in IBM 130nm using Cadence Virtuoso.<br>•	Cadence Spectre tool was used for simulation of Transducer Gain, Noise Figure, Reflection coefficient, IIP3 of Amplifier.<br></p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a>, </li><li class="contributor"><a href="https://www.linkedin.com/in/chintan-modi-001b3760">Chintan Modi</a>, </li><li class="contributor"><a href="https://www.linkedin.com/in/debalinaghosh">DEBALINA GHOSH</a></li></ul></dd></dl></li><li class="project"><header><h4 class="item-title">Cache Design for an Alpha Microprocessor</h4></header><div class="meta"><span class="date-range">Starting <time>September 2014</time></span></div><p class="description">•	Fine-tuned the cache hierarchy of an Alpha microprocessor for three individual benchmarks namely GCC, ANAGRAM and GO by modifying various cache design parameters like cache levels, cache sizes, associativity, block sizes and block replacement policy.<br>•	Compared the performance of individual benchmarks for different configurations based on CPI and custom defined COST function.<br></p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a>, </li><li class="contributor"><a href="https://www.linkedin.com/in/chintan-modi-001b3760">Chintan Modi</a></li></ul></dd></dl></li><li class="project"><header><h4 class="item-title">Low Noise Fully Differential Operational Amplifier</h4></header><p class="description">•	Designed two stage differential amplifier to achieve higher gain using Cadence Schematic<br>•	Designed Common source amplifier as second stage with PMOS to get higher swing<br>•	Implemented Miller compensation to improve phase margim<br>•	Cadence spectre tool was used for simulation of gain, bandwidth, phase margin, slew rate, PSRR, CMRR<br>•	The following specifications were met: 75dB gain, 153MHz bandwidth, 65 deg Phase margin and 15 V/us slew rate.<br></p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a>, </li><li class="contributor"><a href="https://www.linkedin.com/in/chintan-modi-001b3760">Chintan Modi</a></li></ul></dd></dl></li><li class="project"><header><h4 class="item-title">Evaluation of Branch Predictors</h4></header><div class="meta"><span class="date-range"><time>November 2014</time>  –  <time>November 2014</time></span></div><p class="description">•	Compared the performance of several branch predictor types with different RAS configurations and Branch Target Buffer configurations for three individual benchmarks namely GCC,GO and ANAGRAM using the SIMPLESCALAR simulator. <br>•	Cycles per instruction(CPI),Address rate and Direction rate were the parameters used to compare and draw conclusions.</p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a>, </li><li class="contributor"><a href="https://www.linkedin.com/in/chintan-modi-001b3760">Chintan Modi</a></li></ul></dd></dl></li><li class="project"><header><h4 class="item-title">ASIC Design - Mini Stereo Digital Audio Processor Full Chip Design</h4></header><div class="meta"><span class="date-range"><time>January 2015</time>  –  <time>January 2015</time></span></div><p class="description">•	Developed Verilog RTL code for a high-speed and low power MSDAP chip using Xilinx ISE Design Suite.<br>•	Verified a system functionality using ISE Simulator.<br>•	Synthesized the designed architecture using Synopsys Design Vision and verified gate level net list using ModelSim tool.<br>•	Performed formal equivalence check between RTL and gate level netlist using Synopsys Formality.<br>•	Performed Floorplanning, Placement, Clock Tree Synthesis and Routing to generate MSDAP chip layout using Synopsys IC Compiler. <br></p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a>, </li><li class="contributor"><a href="https://www.linkedin.com/in/chintan-modi-001b3760">Chintan Modi</a></li></ul></dd></dl></li><li class="project"><header><h4 class="item-title">64 Bit Processor Design Project</h4></header><div class="meta"><span class="date-range">Starting <time>January 2013</time></span></div><p class="description">Developed Verilog code at behavioral level in Xilinx ISE Design Suite.<br>Processor was able to perform ALU operations like addition, subtraction, division, multiplication, AND, OR, XOR along with shifting operations.<br>The entire functionality was simulated with ModelSim tool.</p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a>, </li><li class="contributor"><a href="https://www.linkedin.com/in/kunalkamle">Kunal Kamle</a></li></ul></dd></dl></li><li class="project"><header><h4 class="item-title">Implementation of simulated annealing circuit bi partitioning algoritham</h4></header><div class="meta"><span class="date-range"><time>October 2015</time>  –  <time>November 2015</time></span></div><p class="description">- Implemented Simulated Annealing bi-partitioning Algorithm in C++ to achieve minimum cut-size for a given design in least possible runtime.<br>- Extensively used the data structures such as the Hash Map, Vectors and Linked List in the implementation. <br>- Performance was analyzed by testing the program on standard set of industry benchmarks (IBM01- IBM18).</p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a>, </li><li class="contributor"><a href="https://www.linkedin.com/in/chintan-modi-001b3760">Chintan Modi</a></li></ul></dd></dl></li><li class="project"><header><h4 class="item-title">Testing of various digital circuits</h4></header><div class="meta"><span class="date-range"><time>February 2016</time>  –  <time>April 2016</time></span></div><p class="description">•	Modelled various digital circuits at RTL level using Verilog and synthesized in Synopsys     Design Vision.<br>•	Using Sequential DFT (Design for Testability) concept, replaced normal flip flops with scan flip flops using Synopsys Design Vision.<br>•	Sourced the Netlist in Synopsys TetraMAX, generated Test patterns for fault detection and obtained fault coverage.<br></p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a></li></ul></dd></dl></li><li class="project"><header><h4 class="item-title">	Implementation of Fixed Die Standard Cell Placement using Timber Wolf Algorithm	(Oct-Dec 2015)</h4></header><div class="meta"><span class="date-range"><time>August 2015</time>  –  <time>December 2016</time></span></div><p class="description">•	Timberwolf algorithm was employed to generate coordinates of cells on physical layout with optimal half-perimeter wire length for standard IBM benchmark circuit using STL C++.<br>•	Achieved an average of 75% reduction from initial wire length.<br></p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a></li></ul></dd></dl></li><li class="project"><header><h4 class="item-title">Dual-Clock Asynchronous FIFO in SystemVerilog</h4></header><div class="meta"><span class="date-range"><time>November 2015</time>  –  <time>December 2015</time></span></div><p class="description">•	Designed FIFO including synchronizers, write full block, read empty block, memory block.<br>•	Verified functionality with system Verilog testbench for write frequency of 50MHZ &amp; Read frequency of 14 MHZ<br></p><dl class="contributors"><dt>Team members: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a></li></ul></dd></dl></li></ul></section><section id="skills" data-section="skills" class="profile-section skills-section"><h3 class="title">Skills</h3><ul class="pills"><input type="checkbox" id="skills-expander-state-checkbox" class="expander-state-checkbox"><li class="skill"><a href="https://www.linkedin.com/topic/verilog?trk=pprofile_topic" title="Verilog"><span class="wrap">Verilog</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/vlsi?trk=pprofile_topic" title="VLSI"><span class="wrap">VLSI</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/matlab?trk=pprofile_topic" title="Matlab"><span class="wrap">Matlab</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/cadence-virtuoso?trk=pprofile_topic" title="Cadence Virtuoso"><span class="wrap">Cadence Virtuoso</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/c?trk=pprofile_topic" title="C"><span class="wrap">C</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/xilinx?trk=pprofile_topic" title="Xilinx"><span class="wrap">Xilinx</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/c++?trk=pprofile_topic" title="C++"><span class="wrap">C++</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/vhdl?trk=pprofile_topic" title="VHDL"><span class="wrap">VHDL</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/modelsim?trk=pprofile_topic" title="ModelSim"><span class="wrap">ModelSim</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/microsoft-office?trk=pprofile_topic" title="Microsoft Office"><span class="wrap">Microsoft Office</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/semiconductors?trk=pprofile_topic" title="Semiconductors"><span class="wrap">Semiconductors</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/asic?trk=pprofile_topic" title="ASIC"><span class="wrap">ASIC</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/integrated-circuit-design?trk=pprofile_topic" title="Integrated Circuit Design"><span class="wrap">Integrated Circuit Design</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/cadence?trk=pprofile_topic" title="Cadence"><span class="wrap">Cadence</span></a></li><li class="skill"><a href="https://www.linkedin.com/topic/fpga?trk=pprofile_topic" title="FPGA"><span class="wrap">FPGA</span></a></li><li class="skill see-more"><label for="skills-expander-state-checkbox" class="wrap">See 25+</label></li><li class="skill extra"><a href="https://www.linkedin.com/topic/cmos?trk=pprofile_topic" title="CMOS"><span class="wrap">CMOS</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/perl?trk=pprofile_topic" title="Perl"><span class="wrap">Perl</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/computer-architecture?trk=pprofile_topic" title="Computer Architecture"><span class="wrap">Computer Architecture</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/spice?trk=pprofile_topic" title="SPICE"><span class="wrap">SPICE</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/pspice?trk=pprofile_topic" title="PSpice"><span class="wrap">PSpice</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/synopsys-tools?trk=pprofile_topic" title="Synopsys tools"><span class="wrap">Synopsys tools</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/rf?trk=pprofile_topic" title="RF"><span class="wrap">RF</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/testing?trk=pprofile_topic" title="Testing"><span class="wrap">Testing</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/static-timing-analysis?trk=pprofile_topic" title="Static Timing Analysis"><span class="wrap">Static Timing Analysis</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/hspice?trk=pprofile_topic" title="HSPICE"><span class="wrap">HSPICE</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/analog-circuit-design?trk=pprofile_topic" title="Analog Circuit Design"><span class="wrap">Analog Circuit Design</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/soc?trk=pprofile_topic" title="SoC"><span class="wrap">SoC</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/circuit-design?trk=pprofile_topic" title="Circuit Design"><span class="wrap">Circuit Design</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/synopsys-primetime?trk=pprofile_topic" title="Synopsys Primetime"><span class="wrap">Synopsys Primetime</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/low-power-design?trk=pprofile_topic" title="Low-power Design"><span class="wrap">Low-power Design</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/place-%26-route?trk=pprofile_topic" title="Place &amp; Route"><span class="wrap">Place &amp; Route</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/physical-design?trk=pprofile_topic" title="Physical Design"><span class="wrap">Physical Design</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/awr-microwave-office?trk=pprofile_topic" title="AWR Microwave Office"><span class="wrap">AWR Microwave Office</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/simulations?trk=pprofile_topic" title="Simulations"><span class="wrap">Simulations</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/xilinx-ise?trk=pprofile_topic" title="Xilinx ISE"><span class="wrap">Xilinx ISE</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/mixed-signal-ic-design?trk=pprofile_topic" title="Mixed-Signal IC Design"><span class="wrap">Mixed-Signal IC Design</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/rtl-coding?trk=pprofile_topic" title="RTL Coding"><span class="wrap">RTL Coding</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/logic-synthesis?trk=pprofile_topic" title="Logic Synthesis"><span class="wrap">Logic Synthesis</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/systemverilog?trk=pprofile_topic" title="SystemVerilog"><span class="wrap">SystemVerilog</span></a></li><li class="skill extra"><a href="https://www.linkedin.com/topic/very-large-scale-integration-%28vlsi%29?trk=pprofile_topic" title="Very-Large-Scale Integration (VLSI)"><span class="wrap">Very-Large-Scale Integration (VLSI)</span></a></li><li class="skill see-less extra"><label for="skills-expander-state-checkbox" class="wrap">See less</label></li></ul><div class="translation-voter-wrap"><div class="translation-voter"><span>How's this translation?</span><ul class="voter-form"><li class="action option positive"><span class="action positive">Great</span></li><li class="separator">•</li><li class="action option negative"><span class="action negative">Has errors</span></li></ul></div><div class="translation-voter-response">Thanks for your help!</div></div></section><section id="education" data-section="educationsDetails" class="profile-section"><h3 class="title">Education</h3><ul class="schools"><li class="school"><header><h4 class="item-title">The University of Texas at Dallas</h4><h5 class="item-subtitle"><span class="translated translation" data-field-name="Education.DegreeName">Master of Science (MS), Electrical Engineering, 3.66/4.0</span><span class="original translation" data-field-name="Education.DegreeName">Master of Science (MS), Electrical Engineering, 3.66/4.0</span></h5></header><div class="meta"><span class="date-range"><time>2014</time>  –  <time>2015</time></span></div><div class="description" data-section="educations"><p>Activities and Societies: Indian Student Association, International Student Services Office</p></div></li><li class="school"><header><h4 class="item-title"><a href="https://www.linkedin.com/edu/l%2Ed-college-of-engineering---ahmedabad-22468?trk=ppro_sprof">L.D College of Engineering - Ahmedabad</a></h4><h5 class="item-subtitle"><span class="translated translation" data-field-name="Education.DegreeName">Bachelor of Engineering (B.E.), Electronics and Communication Engineering, 8.4/10</span><span class="original translation" data-field-name="Education.DegreeName">Bachelor of Engineering (B.E.), Electronics and Communication Engineering, 8.4/10</span></h5></header><div class="meta"><span class="date-range"><time>2009</time>  –  <time>2013</time></span></div></li></ul></section><section id="patents" data-section="patents" class="profile-section"><h3 class="title">Patents</h3><ul><li class="patent"><header><h4 class="item-title">MISMATCH CORRECTION IN DIFFERENTIAL AMPLIFIERS USING  ANALOG FLOATING GATE TRANSISTORS</h4><h5 class="item-subtitle">United States </h5></header><div class="meta"></div><dl class="contributors"><dt>Inventors: </dt><dd><ul><li class="contributor"><a href="https://www.linkedin.com/in/ujaspatel1">Ujas Patel</a></li></ul></dd></dl></li></ul></section><section id="recommendations" data-section="recommendations" class="profile-section"><h3 class="title">Recommendations</h3><div class="content"><p class="description">A preview of what LinkedIn members have to say about Ujas:</p><ul><li class="recommendation-container"><input type="checkbox" id="recommendation-state-0" class="recommendation-state"><blockquote class="recommendation">Ujas is easy to get along with, and goes out of his way to be helpful. He worked for me on an analog floating gate project, resulting in some novel circuit concepts, mostly in the analog and memory areas. </blockquote><label for="recommendation-state-0" class="see-more-action">See more</label><label for="recommendation-state-0" class="see-less-action">See less</label></li></ul><a class="signup-link" href="https://www.linkedin.com/start/view-full-profile?_ed=0_yv33A6eU_89dQsKVArJcClGK98H8y003D1_Z9BsADSLec7SKAvcr3gMPQqjcLqYC&amp;trk=pprof-0-ts-view_full-0">Sign up to see who recommended Ujas</a></div></section><section id="groups" data-section="groups" class="profile-section"><h3 class="title">Groups</h3><ul><input type="checkbox" id="groups-expander-state-checkbox" class="expander-state-checkbox"><li class="group"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=3815162&amp;trk=fulpro_grplogo"><img data-delayed-url="https://media.licdn.com/media/p/3/000/10b/050/3c32ef3.png" alt="Solid State Drives | SSD" class="lazy-load"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=3815162&amp;trk=prof-groups-membership-name">Solid State Drives | SSD</a></h4></li><li class="group"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=2539492&amp;trk=fulpro_grplogo"><img data-delayed-url="https://media.licdn.com/media/AAEAAQAAAAAAAAlHAAAAJGYzMGVlNWIxLTY1YjEtNDQ5NS1iZTY5LWQzZWFhZmU1NTk4OA.png" alt="Career Opportunities at Seagate" class="lazy-load"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=2539492&amp;trk=prof-groups-membership-name">Career Opportunities at Seagate</a></h4></li><li class="group"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=52741&amp;trk=fulpro_grplogo"><img data-delayed-url="https://media.licdn.com/media/p/3/000/011/14d/3b4d4cc.png" alt="ASIC, FPGA, SoC Engineers" class="lazy-load"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=52741&amp;trk=prof-groups-membership-name">ASIC, FPGA, SoC Engineers</a></h4></li><li class="group"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=3983226&amp;trk=fulpro_grplogo"><img data-delayed-url="https://media.licdn.com/media/p/2/000/0cf/3a4/122df92.png" alt="DFT {Design for Test | Design for Testability} GROUP" class="lazy-load"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=3983226&amp;trk=prof-groups-membership-name">DFT {Design for Test | Design for Testability} GROUP</a></h4></li><li class="group"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=37702&amp;trk=fulpro_grplogo"><img data-delayed-url="https://media.licdn.com/media/p/3/000/058/301/37f9655.png" alt="RF, Analog and Mixed-Signal IC Design Engineering" class="lazy-load"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=37702&amp;trk=prof-groups-membership-name">RF, Analog and Mixed-Signal IC Design Engineering</a></h4></li><li class="group"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=7499829&amp;trk=fulpro_grplogo"><img data-delayed-url="https://static.licdn.com/scds/common/u/img/icon/group/icon_group_100x50_v2.png" width="100" height="50" alt="VLSI internship/Full time job seekers network (US)" class="lazy-load"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=7499829&amp;trk=prof-groups-membership-name">VLSI internship/Full time job seekers network (US)</a></h4></li><li class="group"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=3339834&amp;trk=fulpro_grplogo"><img data-delayed-url="https://static.licdn.com/scds/common/u/img/icon/group/icon_group_100x50_v2.png" width="100" height="50" alt="VLSI Front End Job Vacancies" class="lazy-load"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=3339834&amp;trk=prof-groups-membership-name">VLSI Front End Job Vacancies</a></h4></li><li class="group see-more"><label for="groups-expander-state-checkbox" class="wrap"><span class="wrap-icon"><i></i></span><span class="caption">See 7 more</span></label></li><li class="group extra"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=1811026&amp;trk=fulpro_grplogo"><img width="100" height="50" alt="ASIC, FPGA &amp; Digital Design" class="lazy-loaded" src="https://static.licdn.com/scds/common/u/img/icon/group/icon_group_100x50_v2.png"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=1811026&amp;trk=prof-groups-membership-name">ASIC, FPGA &amp; Digital Design</a></h4></li><li class="group extra"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=98379&amp;trk=fulpro_grplogo"><img alt="ANALOG MIXED SIGNAL" class="lazy-loaded" src="https://media.licdn.com/media/p/3/000/009/024/253e5fd.png"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=98379&amp;trk=prof-groups-membership-name">ANALOG MIXED SIGNAL</a></h4></li><li class="group extra"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=35658&amp;trk=fulpro_grplogo"><img alt="SemiconductorJobs.com Group" class="lazy-loaded" src="https://media.licdn.com/media/p/4/000/156/07f/2add343.png"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=35658&amp;trk=prof-groups-membership-name">SemiconductorJobs.com Group</a></h4></li><li class="group extra"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=40334&amp;trk=fulpro_grplogo"><img alt="Cadence Design Systems" class="lazy-loaded" src="https://media.licdn.com/media/p/6/000/1ce/2bf/1cfa2da.png"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=40334&amp;trk=prof-groups-membership-name">Cadence Design Systems</a></h4></li><li class="group extra"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=2161840&amp;trk=fulpro_grplogo"><img alt="Seagate Technology" class="lazy-loaded" src="https://media.licdn.com/media/p/5/005/0af/0fe/1723b56.png"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=2161840&amp;trk=prof-groups-membership-name">Seagate Technology</a></h4></li><li class="group extra"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=2361271&amp;trk=fulpro_grplogo"><img alt="ASIC and FPGA Design and Verification Contract  Openings" class="lazy-loaded" src="https://media.licdn.com/media/p/2/000/036/0a1/1fc8f93.png"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=2361271&amp;trk=prof-groups-membership-name">ASIC and FPGA Design and Verification Contract  Openings</a></h4></li><li class="group extra"><h5 class="logo"><a href="https://www.linkedin.com/groups?gid=3686572&amp;trk=fulpro_grplogo"><img alt="Intel Student Lounge" class="lazy-loaded" src="https://media.licdn.com/media/p/2/000/128/06f/1c6571d.png"></a></h5><h4 class="item-title"><a href="https://www.linkedin.com/groups?gid=3686572&amp;trk=prof-groups-membership-name">Intel Student Lounge</a></h4></li><li class="group see-less extra"><label for="groups-expander-state-checkbox" class="wrap"><span class="wrap-icon"><i></i></span><span class="caption">See less</span></label></li></ul><div class="reg-upsell "><h2>View Ujas’ full profile to...</h2><ul><li>See who you know in common</li><li>Get introduced</li><li>Contact <strong>Ujas</strong> directly</li></ul><a href="https://www.linkedin.com/start/view-full-profile?_ed=0_yv33A6eU_89dQsKVArJcClGK98H8y003D1_Z9BsADSLec7SKAvcr3gMPQqjcLqYC&amp;trk=public_profile_advocate-cta-view-full" class="signup-button">View Ujas’ Full Profile</a><p class="view-more">Not the Ujas you’re looking for? <a href="https://www.linkedin.com/pub/dir/Ujas/Patel">View more</a></p></div></section></div><div id="aux"><section class="insights"><div class="name-search"><h3 class="title">Find a different Ujas Patel</h3><form action="https://www.linkedin.com/pub/dir/" method="get"><label for="firstName">First Name</label><input type="text" name="first" id="firstName" placeholder="First Name"><label for="lastName">Last Name</label><input type="text" name="last" id="lastName" placeholder="Last Name"><input type="hidden" name="trk" value="prof-samename-search-submit"><button aria-label="Search" type="submit"><span></span></button><p class="tip"><strong>Example: </strong> <a href="https://www.linkedin.com/pub/dir/Ujas/Patel">Ujas Patel</a></p></form><ul><li class="profile-card"><a href="https://www.linkedin.com/in/ujas-patel-b62b677?trk=prof-samename-picture"><img width="100" height="100" class="lazy-loaded" src="https://static.licdn.com/scds/common/u/images/themes/katy/ghosts/person/ghost_person_100x100_v1.png"></a><div class="info"><h4><a href="https://www.linkedin.com/in/ujas-patel-b62b677?trk=prof-samename-name">UJAS PATEL</a></h4><p class="headline">at CEO Continental Recycling LLC</p><p class="location">United States</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/ujas88?trk=prof-samename-picture"><img lazyload="true" class="lazy-loaded" width="100" height="100" src="https://media.licdn.com/mpr/mpr/shrink_100_100/AAEAAQAAAAAAAAeAAAAAJDIzZTgyYmFjLTdlNzgtNDNhMC04NDMyLWEwNDEwN2YwN2NlNA.jpg"></a><div class="info"><h4><a href="https://www.linkedin.com/in/ujas88?trk=prof-samename-name">Ujas Patel</a></h4><p class="headline">Financial Reporting Analyst at Macy's</p><p class="location">United States</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/ujas-patel-9a824026?trk=prof-samename-picture"><img lazyload="true" class="lazy-load" data-delayed-url="https://media.licdn.com/mpr/mpr/shrink_100_100/AAEAAQAAAAAAAARbAAAAJGY2OGVhYjkyLWY5OWItNGIzMC1iNWEyLTI1OTM0NzE0NDM5ZA.jpg" width="100" height="100"></a><div class="info"><h4><a href="https://www.linkedin.com/in/ujas-patel-9a824026?trk=prof-samename-name">Ujas Patel</a></h4><p class="headline">MPH candidate at UT School of Public Health</p><p class="location">United States</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/ujas-patel-a6748765?trk=prof-samename-picture"><img data-delayed-url="https://static.licdn.com/scds/common/u/images/themes/katy/ghosts/person/ghost_person_100x100_v1.png" width="100" height="100" class="lazy-load"></a><div class="info"><h4><a href="https://www.linkedin.com/in/ujas-patel-a6748765?trk=prof-samename-name">Ujas Patel</a></h4><p class="headline">Loan Analyst 2 at PNC</p><p class="location">United States</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/ujas-patel-3444a1ba?trk=prof-samename-picture"><img data-delayed-url="https://static.licdn.com/scds/common/u/images/themes/katy/ghosts/person/ghost_person_100x100_v1.png" width="100" height="100" class="lazy-load"></a><div class="info"><h4><a href="https://www.linkedin.com/in/ujas-patel-3444a1ba?trk=prof-samename-name">ujas patel</a></h4><p class="headline">--</p><p class="location">United States</p></div></li></ul><a class="same-name-search-more" href="https://www.linkedin.com/pub/dir/Ujas/Patel?trk=prof-samename-searchmore">More professionals named Ujas Patel</a></div><section class="badge profile-section"><h3 class="title">Public profile badge</h3><p class="description">Include this LinkedIn profile on other websites</p><a class="cta" href="https://www.linkedin.com/badges/profile/create?vanityname=ujaspatel1&amp;trk=profile-badge-public-profile">View profile badges</a></section><div class="browse-map"><h3 class="title">People Also Viewed</h3><ul><li class="profile-card"><a href="https://www.linkedin.com/in/hrishikeshprajapati?trk=pub-pbmap"><img lazyload="true" class="lazy-load" data-delayed-url="https://media.licdn.com/mpr/mpr/shrink_100_100/AAEAAQAAAAAAAAbKAAAAJGUxNjVlMzFlLTJiYzAtNGIyMi1hYjJjLTM3Nzc2ZWNhZmZlNQ.jpg" width="100" height="100"></a><div class="info"><h4 class="item-title"><a href="https://www.linkedin.com/in/hrishikeshprajapati?trk=pub-pbmap">Hrishikesh Prajapati</a></h4><p class="headline">Seeking Opportunities in Physical Design| ASIC | Digital | Analog | FPGA | Mixed signals | Testing</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/debalinaghosh?trk=pub-pbmap"><img lazyload="true" class="lazy-load" data-delayed-url="https://media.licdn.com/mpr/mpr/shrink_100_100/AAEAAQAAAAAAAAW6AAAAJDU5NmI4ZTYwLWZhNzMtNDdjNy1iMGZkLWZhZjEyYjVmNTU1Yg.jpg" width="100" height="100"></a><div class="info"><h4 class="item-title"><a href="https://www.linkedin.com/in/debalinaghosh?trk=pub-pbmap">DEBALINA GHOSH</a></h4><p class="headline">MSEE | Seeking fulltime opportunity in Analog , Digital Circuit Design &amp; verification</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/johnyrichards?trk=pub-pbmap"><img lazyload="true" class="lazy-load" data-delayed-url="https://media.licdn.com/mpr/mpr/shrink_100_100/AAEAAQAAAAAAAACAAAAAJDFlMjRjYjhkLTVmYTctNDhkZC04NWExLTM4ZDBiYzRmMjc5YQ.jpg" width="100" height="100"></a><div class="info"><h4 class="item-title"><a href="https://www.linkedin.com/in/johnyrichards?trk=pub-pbmap">Johny Richards Rosary</a></h4><p class="headline">Looking for challenging entry-level positions from May 2016/Graduate Student at the University of Texas at Dallas</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/aalay-kapadia-8b756145?trk=pub-pbmap"><img lazyload="true" class="lazy-load" data-delayed-url="https://media.licdn.com/mpr/mpr/shrink_100_100/AAEAAQAAAAAAAAgaAAAAJDEwN2M0ZjY5LTJjODMtNGVlYy04ZGFlLWM3YWFlODY0NzA2Mg.jpg" width="100" height="100"></a><div class="info"><h4 class="item-title"><a href="https://www.linkedin.com/in/aalay-kapadia-8b756145?trk=pub-pbmap">Aalay Kapadia</a></h4><p class="headline">Factory Automation Engineer at Intel Corporation</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/chintan-modi-001b3760?trk=pub-pbmap"><img lazyload="true" class="lazy-load" data-delayed-url="https://media.licdn.com/mpr/mpr/shrink_100_100/AAEAAQAAAAAAAAhXAAAAJGJmNzA0ZmUyLThlNzEtNDA2Zi1hZDVlLTVkMmVhNDNhMTE0Ng.jpg" width="100" height="100"></a><div class="info"><h4 class="item-title"><a href="https://www.linkedin.com/in/chintan-modi-001b3760?trk=pub-pbmap">Chintan Modi</a></h4><p class="headline">Actively seeking full time opportunities in RTL/ASIC/Logic Design, Physical Design/Design Automation</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/nishthasharma1?trk=pub-pbmap"><img lazyload="true" class="lazy-load" data-delayed-url="https://media.licdn.com/mpr/mpr/shrink_100_100/p/6/005/0a0/2d5/12a5056.jpg" width="100" height="100"></a><div class="info"><h4 class="item-title"><a href="https://www.linkedin.com/in/nishthasharma1?trk=pub-pbmap">Nishtha Sharma</a></h4><p class="headline">PhD student at University of Texas at Dallas</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/lakshmitr?trk=pub-pbmap"><img lazyload="true" class="lazy-load" data-delayed-url="https://media.licdn.com/mpr/mpr/shrink_100_100/AAEAAQAAAAAAAAeQAAAAJDE4MTUzOWRjLTY1MGItNGU0Zi1iNDQ3LTkyNDdiNWQyOGRiZA.jpg" width="100" height="100"></a><div class="info"><h4 class="item-title"><a href="https://www.linkedin.com/in/lakshmitr?trk=pub-pbmap">Lakshmi Tirunelveli Radhakrishnan</a></h4><p class="headline">Software Engineer at Intel Security</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/kunalkamle?trk=pub-pbmap"><img lazyload="true" class="lazy-load" data-delayed-url="https://media.licdn.com/mpr/mpr/shrink_100_100/AAEAAQAAAAAAAATqAAAAJDBkNDg3NGI0LWRlYWEtNGYzYy1hZTJkLTNlMTkyZGMzMmFmYw.jpg" width="100" height="100"></a><div class="info"><h4 class="item-title"><a href="https://www.linkedin.com/in/kunalkamle?trk=pub-pbmap">Kunal Kamle</a></h4><p class="headline">Electrical Engineer at HEVO Power</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/pingakshya-goswami-11143a22?trk=pub-pbmap"><img data-delayed-url="https://static.licdn.com/scds/common/u/images/themes/katy/ghosts/person/ghost_person_100x100_v1.png" class="lazy-load" width="100" height="100"></a><div class="info"><h4 class="item-title"><a href="https://www.linkedin.com/in/pingakshya-goswami-11143a22?trk=pub-pbmap">Pingakshya Goswami</a></h4><p class="headline">Software Design Engineer at Xilinx</p></div></li><li class="profile-card"><a href="https://www.linkedin.com/in/vigneshsabarinath?trk=pub-pbmap"><img lazyload="true" class="lazy-load" data-delayed-url="https://media.licdn.com/mpr/mpr/shrink_100_100/p/5/005/0ae/2c2/2b5cb0c.jpg" width="100" height="100"></a><div class="info"><h4 class="item-title"><a href="https://www.linkedin.com/in/vigneshsabarinath?trk=pub-pbmap">Vignesh Sabarinath</a></h4><p class="headline">Physical Design Engineer at Intel Corporation</p></div></li></ul></div></section><section id="ad" class="profile-section"><iframe width="300" scrolling="no" height="250" frameborder="0" allowtransparency="true" border="0" data-src="/csp/dtag?sz=300x250&amp;ti=2&amp;p=1&amp;z=full_profile&amp;_x=%3Bpcntry%3Dus" src="/csp/dtag?sz=300x250&amp;ti=2&amp;p=1&amp;z=full_profile&amp;_x=%3Bpcntry%3Dus"></iframe><script>window.addEventListener('load', function () {var iframes = document.getElementsByTagName("iframe");for (var i = 0; i < iframes.length; i++) {var iframe = iframes[i],src = iframe.getAttribute('data-src');if (src) {iframe.src = src;}}});</script></section></div><div id="directory" class="us"><h3 class="title">LinkedIn member directory:</h3><ol type="a" class="primary"><li><a href="https://www.linkedin.com/directory/people-a/">a</a></li><li><a href="https://www.linkedin.com/directory/people-b/">b</a></li><li><a href="https://www.linkedin.com/directory/people-c/">c</a></li><li><a href="https://www.linkedin.com/directory/people-d/">d</a></li><li><a href="https://www.linkedin.com/directory/people-e/">e</a></li><li><a href="https://www.linkedin.com/directory/people-f/">f</a></li><li><a href="https://www.linkedin.com/directory/people-g/">g</a></li><li><a href="https://www.linkedin.com/directory/people-h/">h</a></li><li><a href="https://www.linkedin.com/directory/people-i/">i</a></li><li><a href="https://www.linkedin.com/directory/people-j/">j</a></li><li><a href="https://www.linkedin.com/directory/people-k/">k</a></li><li><a href="https://www.linkedin.com/directory/people-l/">l</a></li><li><a href="https://www.linkedin.com/directory/people-m/">m</a></li><li><a href="https://www.linkedin.com/directory/people-n/">n</a></li><li><a href="https://www.linkedin.com/directory/people-o/">o</a></li><li><a href="https://www.linkedin.com/directory/people-p/">p</a></li><li><a href="https://www.linkedin.com/directory/people-q/">q</a></li><li><a href="https://www.linkedin.com/directory/people-r/">r</a></li><li><a href="https://www.linkedin.com/directory/people-s/">s</a></li><li><a href="https://www.linkedin.com/directory/people-t/">t</a></li><li><a href="https://www.linkedin.com/directory/people-u/">u</a></li><li><a href="https://www.linkedin.com/directory/people-v/">v</a></li><li><a href="https://www.linkedin.com/directory/people-w/">w</a></li><li><a href="https://www.linkedin.com/directory/people-x/">x</a></li><li><a href="https://www.linkedin.com/directory/people-y/">y</a></li><li><a href="https://www.linkedin.com/directory/people-z/">z</a></li><li><a href="https://www.linkedin.com/directory/people-1/">more</a></li><li class="country-search">Browse members <a href="https://www.linkedin.com/directory/country_listing/">by country</a></li></ol></div><script type="text/javascript">(function() {var DOMAIN_NAME = window.location.hostname.replace(/.*\.([^\.]+\.[^\.]+)/, '$1'),DOMAIN_NAME_PROD = 'linkedin.com';function getRemoteFrameUrl() {return ('https:' === document.location.protocol ? 'https://' : 'http://') + 'platform.' + DOMAIN_NAME + '/js/thirdPartyJSDelegatorFrame.html';}function loadExternalTracking () {var thirdPartyJs = new Espany({remote: getRemoteFrameUrl(),ready: function() {if(DOMAIN_NAME !== DOMAIN_NAME_PROD) {return;}thirdPartyJs.loadScript('analyticsjs').result(function(msg) {thirdPartyJs.run('ga', ['create', 'UA-62256447-1', {'cookieDomain': DOMAIN_NAME_PROD}]);thirdPartyJs.run('ga', ['set','referrer', document.referrer]);thirdPartyJs.run('ga', ['set','location', window.location.href]);thirdPartyJs.run('ga', ['send','pageview', {page: 'public_profile_v3_desktop'}]);});}});}window.addEventListener('load', loadExternalTracking);})();</script></div>
      
    
        
            




  </main> 


        
        
      
      
        
      
    
        
            
            








      
      
    
    

  

    
    






      
    
  
      
      

      
        
      



































































































  
    

    

    

    
    

    

    

    

    

    

    
  


  

    
    
    




      
    
  
      
      

      
        
      




  
  




    
  






    
    
    
      
    

    
    







    
    
        
            
          
      
  

    
    

    
    

    
      
    

    
    
    

    
    

    

    


    

    

    

    

    

    

    
    
      







    
  



  
    
        
      
  


    

    

    
    
    













 
 
 
 
 




















  


    
      
        
          
            
                
                  
                    <script type="text/javascript" src="https://static.licdn.com/scds/concat/common/js?h=a06jpss2hf43xwxobn0gl598m-44hhbxag3hinac547ym9vby09-a4lcy9x33w9gvnro4s0fw3e8z-9zz2lhu3eq1epk7sq1t8cdb5s-cka8kpkro4boynr3tivfkppls-9o2gces8tdiaq46j2fgjkg6d4-bctwwqj7p01tcj2smshz2bboe-aaykw1861wb5yl2yeseicumeh-bftaa82sjwcbrohoe28skni7b-2r8hqscu9unerft0cqwr58gz1-acapv3trxf5gmj7o87qomcp3f-cfabcg4u1cj0em4yissh5mfxu"></script>
                  
                  
                
              
          
        
      
    
    


      
      
    
    








  
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    














      
    
  
  
      
      

      
        
      



      
        
          
            
          
          
        
      
    

















  <footer id="layout-footer" class="layout-header-or-footer" role="contentinfo">
    <div class="wrapper">
      

      
        

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    









      
    
  
      
      

      
        
      










  
      <p class="copyright guest"><span>LinkedIn Corporation</span> <em>© 2016</em></p>
    

  <ul class="nav-legal" role="navigation" aria-label="Footer Legal Menu">
    <li role="menuitem"><a href="http://www.linkedin.com/legal/user-agreement?trk=hb_ft_userag">User Agreement</a></li>
    <li role="menuitem"><a href="http://www.linkedin.com/legal/privacy-policy?trk=hb_ft_priv">Privacy Policy</a></li>
    
    <li role="menuitem"><a href="https://linkedin.com/help/linkedin/answer/34593?lang=en">Community Guidelines</a></li>
    <li role="menuitem"><a href="http://www.linkedin.com/legal/cookie-policy?trk=hb_ft_cookie">Cookie Policy</a></li>
    <li role="menuitem"><a href="http://www.linkedin.com/legal/copyright-policy?trk=hb_ft_copy">Copyright Policy</a></li>
    
    
      <li role="menuitem"><a href="/psettings/guest-email-unsubscribe?trk=hb_ft_gunsub" rel="nofollow">Unsubscribe</a></li>
    

    

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    






  
 

  </ul>

 
 
 
 
 
 
 

      

    </div> 
  </footer> 



  
  










      
        
          
            
            
            
          
            
            
            
          
            
            
              
                
                  <script data-page-js-type="config">
                    (function(n, r, a) {
                      r = window[n] = window[n] || {};
                      
                        
                            
                                a = r['WebTracking'] = r['WebTracking'] || {};
                                a['URLs'] = {'saveWebActionTrackURL':'\/lite\/secure-web-action-track?csrfToken=ajax%3A8888473586895162748'};
                              
                          
                      
                    }('__li__config_registry__'));
                  </script>
                
                
                
              
            
            
          
        
      
    

  
  

  
      
      
    
    

    
    

    
    

    
    
    
    
    
    
    
    
    

    
    

      
      
      
      
      
      
      
    






      
    
  
      
      

      
        
      






      
        
        

 
 
 
 
 
 
 
 


 
 
 

 
 


 



      
    



  

  
  
  
  
  
  
  



  
  



  
  




  
  
  









 
 
 
 
 


    
    

    
    
      
      
        
        

      
      
      
      
      
      
      
    


      
    
  
      
      
  
      
      

      
        
      







    
        
        
      
  






      
    
      
        
            
            
        
          
      
    

  
    
      
        
          
            
                
              
          
        
      
    
    
 


  
  


      
      
      
      
      
      
      
    




      
    
  
      
      

      
        
      




  
    
      
        
          
            
          
          
        
      
    
    
    
      
        
          
            
          
          
        
      
    

    
    
      
        
          
            
          
          
        
      
    
    
      
        
          
          
        
      
    

    
    
      
        
          
          
        
      
    

    
      
        
          
            
            
              
                
                  <script data-page-js-type="lix">
                    (function(n, r, a) {
                      r = window[n] = window[n] || {};
                      
                        
                            r['global_bsp_notice_type'] = 'warning';
                          
                      
                        
                            r['global_bsp_notice_autoHide'] = 'false';
                          
                      
                        
                            r['global_bsp_view_threshold'] = 'c5';
                          
                      
                    }('__li__lix_registry__'));
                  </script>
                
                
                
              
            
            
          
            
            
              
                
                  <script data-page-js-type="i18n">
                    (function(n, r, a) {
                      r = window[n] = window[n] || {};
                      
                        
                            r['global_browser_unsupported_notice'] = 'Looks like you\'re using a browser that\'s not supported. <a target=\"_blank\" href=\"https:\/\/linkedin.com\/help\/linkedin\/answer\/4135?lang=en\">Learn more about browsers you can use.<\/a>';
                          
                      
                    }('__li__i18n_registry__'));
                  </script>
                
                
                
              
            
            
          
            
            
              
                
                  <script data-page-js-type="config">
                    (function(n, r, a) {
                      r = window[n] = window[n] || {};
                      
                        
                            
                                a = r['global:browserSupportPolicy'] = r['global:browserSupportPolicy'] || {};
                                a['supportedBrowserMinVersions'] = {      ie:             'v10',      firefox:        'v38',      opera:          'control',      safari:         'v6.1',      chrome:         'v42',      mobileSafari:   'v7',      android:        'v2.3',      androidChrome:  'v0'    };
                              
                          
                      
                    }('__li__config_registry__'));
                  </script>
                
                
                
              
            
            
          
        
      
    

    
    
      
      
    
    
      
    
    
      
        
          
            
                
              
          
        
      
    
    
  




  
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 


 
 
 

 
 

 <script type="text/javascript">
 (function(d, f) {
 var modQuot = parseInt(f.substring(1), 10);
 var now = (+new Date());
 if (typeof modQuot === 'number' && (now % modQuot !== 0)) {
 return;
 }
 function go() {
 var a = d.createElement('iframe');
 a.style.display = 'none';
 a.setAttribute('sandbox', 'allow-scripts allow-same-origin');
 a.src = '//platform.linkedin.com/js/thirdPartyJSDelegatorFrame.html?type=dyndns';
 if (d.body) {
 d.body.appendChild(a);
 }
 }

 if (window.addEventListener) {
 window.addEventListener('load', go, false);
 } else if (window.addEvent) {
 window.addEvent('onload', go);
 }
 }(document, 'n100'));
 </script>


 
 
 
 

 
 
 
 
 
 
 



     
      
    
    
      
      
        
      
    
    

      
        
          
            
            
            
          
            
            
            
          
            
            
            
          
        
      
    

      
      
    
    
    
      
        
          
            
                
                  
                    <script type="text/javascript" src="https://static.licdn.com/scds/concat/common/js?h=3kp2aedn5pmamdr4dk4n8atur-3ti5bgrnb6idjtk0w4chaigxe-5hqr1i1uoezoj0z1s5gcxojf2-71o37tcjwl0ishto9izvyml3i-3bbdjshpw5ov0rwa8xe08tp97-cayct4cirf7n0f9z1xsg84g0q-dktkawxk7k8pixuh5g8z5ku32-213zbp2wzp99lviwl8g2cvq6i-1lknwtftishpdmobzm413yc7u-bcxa0v9ke411pjpmz4s239f9b-10wg3j2jlwnawjalr4lur4ho3-82rcsw42m1wbgsti4m3j0kvg6-f3la2n4kbk7vr56j54qax1oif-1eq1il9757v2zkuru6hu14q2e-8sox1gztdjnz2un89fi8fyw35-8hdbl769kuhp0h4bsexhsbks0-d8q8zy9bxe530nqv2fct70nwo-c6ct0moql4p4ngtzltmf8l3ly-8h514j3fiwnzuwkt66sbxsu8f-b3iv68pzbkl7rs4b897f6kj5d-di2z9sra5co9la7ogqyesywin"></script>
                  
                  
                
              
          
        
      
    
    





    
      
        
      
    
    



      
        
          
            
            
            
          
            
            
            
          
            
            
            
          
        
      
    

            
        
        
      
      
        <script src="https://static.licdn.com/sc/h/83ojg6d0upu3m05x2gnok9dff" async=""></script>
      
    
        
            












  

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
      
    
    
    
      
        
      
    
    



 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 


 
 
 

 
 











 
 
 
 
 

 

 
 
 

 
 
 
 
 
 

 

 

 
 
 
 
 

 <script type="text/javascript">

 if (!window.LI) { window.LI = {}; }
 LI.RUM = LI.RUM || {};

 (function(RUM, win) {

 var doc = win.document;

 RUM.flags = RUM.flags || {};
 RUM.flags['host-flag'] = "control";
 RUM.flags['pop_beacons_frequency'] = "n10-ap0-la0-va0-tx0-sg0-db0-hk0-sp0-ln0-ch0-sy0-mu0-mi0";
 RUM.flags['rs_timings_individual'] = "n1000";
 RUM.flags['rs_timings_individual_detail'] = "enabled";

 RUM.urls = RUM.urls || {};
 RUM.urls['rum-track'] = "\/lite\/rum-track?csrfToken=ajax%3A8888473586895162748";
 RUM.urls['boomerang-bw-img'] = "https:\/\/static.licdn.com\/scds\/common\/u\/lib\/boomerang\/0.9.edge.4ab208445a\/img\/";

 RUM.base_urls = RUM.base_urls || {};
 RUM.base_urls['permanent_content'] = "https:\/\/static.licdn.com\/scds\/common\/u\/";
 RUM.base_urls['versioned_content'] = "https:\/\/static.licdn.com\/scds\/concat\/common\/";
 RUM.base_urls['media_proxy'] = "https:\/\/media.licdn.com\/media-proxy\/";

 RUM.serverStartTime = 1.474830824751E12;

 RUM.enabled = true;

 function getRumScript() {
 var node = doc.body || doc.head || doc.getElementsByTagName('head')[0],
 script = doc.createElement('script');
 script.src = 
 ["https://static.licdn.com/scds/concat/common/js?h=ed29nkjpsa16bhrjq4na16owq-1mucgfycc664m7vmhpjgqse65-1l5rurej3h44qodo5rn0cdvyn-8om6v2ckrxsbnwf40t9ta8a7e-34tiets5jpj294jd59h8c4s0n-28w7d5j2k2jtil9ncckolke4m-9jzlwicvu376y9q4vjq77y5ks-1m0whdrwis44c1hoa9mrwhlt4-1uvutm1mpyov7rqhtcf8fksby-aac54ic1fmca5xz1yvc5t9nfe-1hn40w0bomeivihj9lopp4hp2-c0121povror81d0xao0yez4gy"]
 [0];
 node.appendChild(script);
 }

 if (win.addEventListener) {
 win.addEventListener('load', getRumScript);
 }
 else {
 win.attachEvent('onload', getRumScript);
 }

 }(LI.RUM, window));
 </script>







 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 



 
 
 

 
 





 <meta name="detectAdBlock" content="//platform.linkedin.com/js/px.js">
 <script src="https://static.licdn.com/scds/concat/common/js?h=69w33ou4umkyupw2uqgn7za7w" async="" defer=""></script>







  
  

    
    
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 


 
 
 

 
 

<script class="comscore-tracking">
 (function(_e, _r) {
 var isNielsenDisabled = true;
 var providers = {
 'COMSCORE': {
 'treatment': 'control'
 }
 };
 if (!isNielsenDisabled) {
 providers['NIELSEN'] = {
 'treatment': 'control'
 };
 }

 var fireComscore = function() {
 var comScore = window.COMSCORE;
 if (comScore) {
 comScore.beacon({ c1: 2, c2: 6402952, c3: '', c4: '', c5: '', c6: '', c15: '' });
 }
 };

 var uc = window.encodeURIComponent, timeStamp = (new Date()).getTime();
 var fireExternalTracking = function(et) {
 if (typeof et.trackPageChromeInit === 'function') {
 et.trackPageChromeInit(providers);
 } else {
 // Default treatment if not read from LIX.
 et.setTreatment('enabled_1.0');
 et.trackWithComScoreForChromeInit();
 if (!isNielsenDisabled) {
 var img = new Image(1, 1);
 img.onerror = img.onload = function () {
 img.onerror = img.onload = null;
 };
 img.src = [
 "//secure-gl.imrworldwide.com/cgi-bin/m?ci=au-linkedin&cc=1&si=",
 uc(window.location.href),
 "&rp=", uc(document.referrer), "&ts=compact&rnd=", timeStamp
 ].join('');
 }
 }
 };
 var track = function() {
 var et;
 if (_e) {
 fireExternalTracking(_e);
 } else if (_r && typeof _r.ensure === 'function') {
 try {
 _r.ensure(['externalTracking'], function (require) {
 try {
 et = require('externalTracking');
 fireExternalTracking(et);
 } catch (e) {
 fireComscore();
 }
 });
 } catch (e) {
 fireComscore();
 }
 } else if (_r && _r._is_li) {
 try {
 et = require('externalTracking');
 fireExternalTracking(et);
 } catch (e) {
 fireComscore();
 }
 } else {
 fireComscore();
 }
 };
 window.addEventListener('load', track);
 }(window.externalTracking, window.require));
</script>
<noscript>
 &lt;img src="https://sb.scorecardresearch.com/b?c1=2&amp;amp;c2=6402952&amp;amp;c3=&amp;amp;c4=&amp;amp;c5=&amp;amp;c6=&amp;amp;c15=&amp;amp;cv=1.3&amp;amp;cj=1" style="display:none" width="0" height="0" alt="" /&gt;
</noscript>
 
 
 




    
    
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 


 
 
 

 
 

 <script type="text/javascript">
 (function(d) {
 function go() {
 var a = d.createElement('iframe');
 a.style.display = 'none';
 a.setAttribute('sandbox', 'allow-scripts allow-same-origin');
 a.src = '//radar.cedexis.com/1/11326/radar/radar.html';
 if (d.body) {
 d.body.appendChild(a);
 }
 }

 if (window.addEventListener) {
 window.addEventListener('load', go, false);
 } else if (window.addEvent) {
 window.addEvent('onload', go);
 }
 }(document));
 </script>


  
  




            




  
</div> 


            
            
        
        
      
      
        <iframe id="e_1474830828333" name="e_1474830828333" src="https://platform.linkedin.com/js/thirdPartyJSDelegatorFrame.html?e_origin=https://www.linkedin.com&amp;e_channel=e_1474830828333" style="visibility: hidden; width: 1px; height: 1px; position: absolute; left: -999px; top: 0px; "></iframe><script src="https://static.licdn.com/scds/concat/common/js?h=ed29nkjpsa16bhrjq4na16owq-1mucgfycc664m7vmhpjgqse65-1l5rurej3h44qodo5rn0cdvyn-8om6v2ckrxsbnwf40t9ta8a7e-34tiets5jpj294jd59h8c4s0n-28w7d5j2k2jtil9ncckolke4m-9jzlwicvu376y9q4vjq77y5ks-1m0whdrwis44c1hoa9mrwhlt4-1uvutm1mpyov7rqhtcf8fksby-aac54ic1fmca5xz1yvc5t9nfe-1hn40w0bomeivihj9lopp4hp2-c0121povror81d0xao0yez4gy"></script><iframe style="display: none; " sandbox="allow-scripts allow-same-origin" src="//radar.cedexis.com/1/11326/radar/radar.html"></iframe><script src="//platform.linkedin.com/js/px.js?ch=1"></script></body></html>