# Hi, I'm Shikhar Mani Tripathi ğŸ‘‹

![Profile views](https://shields.io/github/followers/shiktr1785?style=social)

VLSI engineer with interests in RTL design, digital verification, and system-level understanding.  
Currently pursuing a **PG Diploma in VLSI Design at C-DAC Pune**, focusing on frontend design and verification workflows.

---

## ğŸš€ About Me

I work primarily in digital design and verification, with a design-oriented mindset that helps me understand failure modes and corner cases early.  
My background includes exposure to analog fundamentals and backend concepts, which helps me reason about timing, constraints, and implementation trade-offs.

I am currently strengthening my skills in **SystemVerilog and UVM-based verification**, along with Linux and TCL-based automation, through hands-on coursework and projects at C-DAC.

---

## ğŸ“ Education & Training

- **PG Diploma in VLSI Design** â€” C-DAC Pune *(ongoing)*  
  - Frontend RTL design  
  - SystemVerilog & UVM verification  
  - System architecture concepts  
  - Linux, TCL scripting, and automation  

- **Master of Science (Electronics & Communication Engineering)** â€” UIET Kanpur

---

## ğŸ› ï¸ Technical Skills

- **HDL & Programming:** Verilog, SystemVerilog, C/C++, Python  
- **Verification:** UVM, constrained-random testing, functional coverage  
- **Modeling & Reference:** MATLAB-based golden models  
- **EDA Tools:** Vivado, OpenROAD/OpenLane, Cadence tools, LTSpice, Virtuoso  
- **Scripting & Environment:** Linux, TCL, Makefiles, Bash, Latex  
- **Operating Systems:** Linux (Ubuntu, RedHat), Windows  

---

## ğŸ› ï¸ Projects

- **RTL-to-GDSII Implementation of 100-Tap Digital FIR Filter**  
  RTL design, MATLAB golden reference modelling, and physical implementation using the OpenROAD flow with timing considerations.

- **C-DAC Academic Project (Ongoing)**  
  Small-scale digital design with both ideal and timing-aware models, verified using a UVM-based environment under a constrained timeline.

---

## ğŸ¢ Experience

- **VLSI Design Intern** â€” IIIT Allahabad *(Jun 2023 â€“ Jul 2023)*  
  Worked with Cadence, Synopsys tools, and Xilinx Vivado on digital design-related tasks.

- **IT Administrator** â€” Omega Career Institute *(Jun 2017 â€“ Aug 2020)*  
  Automated internal systems and assisted with platform migration to Google Cloud.

---

## ğŸ“œ Certifications

- RF-CMOS Integrated Circuits â€” IIIT Allahabad  
- Quantum Communication & Machine Learning â€” IIT BHU  
- Robust VLSI Circuit Design â€” IIT Roorkee  
- Secure Computing Techniques â€” ISSS  

---

## ğŸ“« Connect with Me

[LinkedIn](https://www.linkedin.com/in/shiktr1785)  
[GitHub](https://github.com/shiktr1785)  
[Discord](https://discordapp.com/users/shiktr1785)

---

_Last updated: January 15, 2026_
