

================================================================
== Vitis HLS Report for 'insert_point_Pipeline_VITIS_LOOP_262_1'
================================================================
* Date:           Thu Oct 20 20:20:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  12.538 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       46|     1134|  0.828 us|  20.412 us|   46|  1134|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_262_1  |       44|     1132|        46|          8|          8|  0 ~ 136|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 8, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%merge_1 = alloca i32 1"   --->   Operation 49 'alloca' 'merge_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%merge_2 = alloca i32 1"   --->   Operation 50 'alloca' 'merge_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%score = alloca i32 1"   --->   Operation 51 'alloca' 'score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_other_1 = alloca i32 1"   --->   Operation 52 'alloca' 'tmp_other_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%k_real_1 = alloca i32 1"   --->   Operation 53 'alloca' 'k_real_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_score = alloca i32 1"   --->   Operation 54 'alloca' 'tmp_score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_other = alloca i32 1"   --->   Operation 55 'alloca' 'tmp_other' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln243_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln243"   --->   Operation 56 'read' 'zext_ln243_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln243_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln243_1"   --->   Operation 57 'read' 'zext_ln243_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln243_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln243_2"   --->   Operation 58 'read' 'zext_ln243_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln243_3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln243_3"   --->   Operation 59 'read' 'zext_ln243_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln243_4_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln243_4"   --->   Operation 60 'read' 'zext_ln243_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln243_5_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln243_5"   --->   Operation 61 'read' 'zext_ln243_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_min_0, void "   --->   Operation 62 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_min_1, void "   --->   Operation 63 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_max_0, void "   --->   Operation 64 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_max_1, void "   --->   Operation 65 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_center_0, void "   --->   Operation 66 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_center_1, void "   --->   Operation 67 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %tmp_other"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp_score"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 1, i32 %k_real_1"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp_other_1"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %score"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %merge_2"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %merge_1"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond16"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%i_real_3 = load i32 %tmp_other_1" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 76 'load' 'i_real_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln1073 = icmp_slt  i32 %i_real_3, i32 15"   --->   Operation 77 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln262 = br i1 %icmp_ln1073, void %insert_point_label6.exitStub, void %for.body23_ifconv" [detector_solid/abs_solid_detector.cpp:262]   --->   Operation 78 'br' 'br_ln262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%k_real_1_load = load i32 %k_real_1" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 79 'load' 'k_real_1_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i32 %k_real_1_load" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 80 'trunc' 'trunc_ln251' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %i_real_3, i32 1, i32 9" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 81 'partselect' 'lshr_ln' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln295 = add i9 %zext_ln243_5_read, i9 %lshr_ln" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 82 'add' 'add_ln295' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln295, i3 0" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i12 %tmp_s" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 84 'zext' 'zext_ln295' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln295" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 85 'getelementptr' 'regions_min_0_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.82ns)   --->   "%add_ln295_1 = add i9 %zext_ln243_4_read, i9 %lshr_ln" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 86 'add' 'add_ln295_1' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln295_1, i3 0" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 87 'bitconcatenate' 'tmp_95' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln295_8 = zext i12 %tmp_95" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 88 'zext' 'zext_ln295_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln295_8" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 89 'getelementptr' 'regions_min_1_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.82ns)   --->   "%add_ln295_2 = add i9 %zext_ln243_3_read, i9 %lshr_ln" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 90 'add' 'add_ln295_2' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_96 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln295_2, i3 0" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 91 'bitconcatenate' 'tmp_96' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln295_16 = zext i12 %tmp_96" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 92 'zext' 'zext_ln295_16' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln295_16" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 93 'getelementptr' 'regions_max_0_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.82ns)   --->   "%add_ln295_3 = add i9 %zext_ln243_2_read, i9 %lshr_ln" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 94 'add' 'add_ln295_3' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_97 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln295_3, i3 0" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 95 'bitconcatenate' 'tmp_97' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln295_24 = zext i12 %tmp_97" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 96 'zext' 'zext_ln295_24' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln295_24" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 97 'getelementptr' 'regions_max_1_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.82ns)   --->   "%add_ln290 = add i9 %zext_ln243_1_read, i9 %lshr_ln" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 98 'add' 'add_ln290' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_104 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln290, i3 0" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 99 'bitconcatenate' 'tmp_104' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i12 %tmp_104" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 100 'zext' 'zext_ln290' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 101 'getelementptr' 'regions_center_0_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.82ns)   --->   "%add_ln290_1 = add i9 %zext_ln243_read, i9 %lshr_ln" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 102 'add' 'add_ln290_1' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_105 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln290_1, i3 0" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 103 'bitconcatenate' 'tmp_105' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln290_8 = zext i12 %tmp_105" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 104 'zext' 'zext_ln290_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_8" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 105 'getelementptr' 'regions_center_1_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%regions_center_0_load = load i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 106 'load' 'regions_center_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 107 'load' 'regions_center_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%lshr_ln290_1 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k_real_1_load, i32 1, i32 9" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 108 'partselect' 'lshr_ln290_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.82ns)   --->   "%add_ln296 = add i9 %zext_ln243_5_read, i9 %lshr_ln290_1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 109 'add' 'add_ln296' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_106 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln296, i3 0" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 110 'bitconcatenate' 'tmp_106' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i12 %tmp_106" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 111 'zext' 'zext_ln296' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%regions_min_0_addr_2 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln296" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 112 'getelementptr' 'regions_min_0_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.82ns)   --->   "%add_ln296_1 = add i9 %zext_ln243_4_read, i9 %lshr_ln290_1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 113 'add' 'add_ln296_1' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_107 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln296_1, i3 0" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 114 'bitconcatenate' 'tmp_107' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln296_8 = zext i12 %tmp_107" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 115 'zext' 'zext_ln296_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%regions_min_1_addr_2 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln296_8" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 116 'getelementptr' 'regions_min_1_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.82ns)   --->   "%add_ln296_2 = add i9 %zext_ln243_3_read, i9 %lshr_ln290_1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 117 'add' 'add_ln296_2' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_108 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln296_2, i3 0" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 118 'bitconcatenate' 'tmp_108' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln296_16 = zext i12 %tmp_108" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 119 'zext' 'zext_ln296_16' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%regions_max_0_addr_2 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln296_16" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 120 'getelementptr' 'regions_max_0_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.82ns)   --->   "%add_ln296_3 = add i9 %zext_ln243_2_read, i9 %lshr_ln290_1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 121 'add' 'add_ln296_3' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_109 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln296_3, i3 0" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 122 'bitconcatenate' 'tmp_109' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln296_24 = zext i12 %tmp_109" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 123 'zext' 'zext_ln296_24' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%regions_max_1_addr_2 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln296_24" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 124 'getelementptr' 'regions_max_1_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.82ns)   --->   "%add_ln290_2 = add i9 %zext_ln243_1_read, i9 %lshr_ln290_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 125 'add' 'add_ln290_2' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_110 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln290_2, i3 0" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 126 'bitconcatenate' 'tmp_110' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln290_16 = zext i12 %tmp_110" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 127 'zext' 'zext_ln290_16' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%regions_center_0_addr_2 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_16" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 128 'getelementptr' 'regions_center_0_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.82ns)   --->   "%add_ln290_3 = add i9 %zext_ln243_read, i9 %lshr_ln290_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 129 'add' 'add_ln290_3' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_111 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln290_3, i3 0" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 130 'bitconcatenate' 'tmp_111' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln290_24 = zext i12 %tmp_111" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 131 'zext' 'zext_ln290_24' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%regions_center_1_addr_2 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_24" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 132 'getelementptr' 'regions_center_1_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (3.25ns)   --->   "%regions_center_0_load_1 = load i12 %regions_center_0_addr_2" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 133 'load' 'regions_center_0_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 134 [2/2] (3.25ns)   --->   "%regions_center_1_load_1 = load i12 %regions_center_1_addr_2" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 134 'load' 'regions_center_1_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 135 [2/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 135 'load' 'regions_max_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 136 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 136 'load' 'regions_max_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 137 [2/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 137 'load' 'regions_min_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 138 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 138 'load' 'regions_min_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 139 [2/2] (3.25ns)   --->   "%regions_max_0_load_1 = load i12 %regions_max_0_addr_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 139 'load' 'regions_max_0_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 140 [2/2] (3.25ns)   --->   "%regions_max_1_load_1 = load i12 %regions_max_1_addr_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 140 'load' 'regions_max_1_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 141 [2/2] (3.25ns)   --->   "%regions_min_0_load_1 = load i12 %regions_min_0_addr_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 141 'load' 'regions_min_0_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 142 [2/2] (3.25ns)   --->   "%regions_min_1_load_1 = load i12 %regions_min_1_addr_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 142 'load' 'regions_min_1_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 143 [1/1] (2.47ns)   --->   "%icmp_ln1065 = icmp_eq  i32 %k_real_1_load, i32 15"   --->   Operation 143 'icmp' 'icmp_ln1065' <Predicate = (icmp_ln1073)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (2.55ns)   --->   "%k_real = add i32 %i_real_3, i32 2" [detector_solid/abs_solid_detector.cpp:326]   --->   Operation 144 'add' 'k_real' <Predicate = (icmp_ln1073)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (2.55ns)   --->   "%k_real_2 = add i32 %k_real_1_load, i32 1" [detector_solid/abs_solid_detector.cpp:342]   --->   Operation 145 'add' 'k_real_2' <Predicate = (icmp_ln1073)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.69ns)   --->   "%k_real_3 = select i1 %icmp_ln1065, i32 %k_real, i32 %k_real_2"   --->   Operation 146 'select' 'k_real_3' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln262 = store i32 %k_real_3, i32 %k_real_1" [detector_solid/abs_solid_detector.cpp:262]   --->   Operation 147 'store' 'store_ln262' <Predicate = (icmp_ln1073)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 10.2>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln251_1 = trunc i32 %i_real_3" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 148 'trunc' 'trunc_ln251_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln295 = or i12 %tmp_s, i12 1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 149 'or' 'or_ln295' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln295_1 = zext i12 %or_ln295" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 150 'zext' 'zext_ln295_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%regions_min_0_addr_1 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln295_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 151 'getelementptr' 'regions_min_0_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln295_7 = or i12 %tmp_95, i12 1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 152 'or' 'or_ln295_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln295_9 = zext i12 %or_ln295_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 153 'zext' 'zext_ln295_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%regions_min_1_addr_1 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln295_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 154 'getelementptr' 'regions_min_1_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln295_14 = or i12 %tmp_96, i12 1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 155 'or' 'or_ln295_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln295_17 = zext i12 %or_ln295_14" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 156 'zext' 'zext_ln295_17' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%regions_max_0_addr_1 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln295_17" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 157 'getelementptr' 'regions_max_0_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%or_ln295_21 = or i12 %tmp_97, i12 1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 158 'or' 'or_ln295_21' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln295_25 = zext i12 %or_ln295_21" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 159 'zext' 'zext_ln295_25' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%regions_max_1_addr_1 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln295_25" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 160 'getelementptr' 'regions_max_1_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln290 = or i12 %tmp_104, i12 1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 161 'or' 'or_ln290' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln290_1 = zext i12 %or_ln290" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 162 'zext' 'zext_ln290_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%regions_center_0_addr_1 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 163 'getelementptr' 'regions_center_0_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln290_7 = or i12 %tmp_105, i12 1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 164 'or' 'or_ln290_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln290_9 = zext i12 %or_ln290_7" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 165 'zext' 'zext_ln290_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%regions_center_1_addr_1 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_9" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 166 'getelementptr' 'regions_center_1_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 167 [1/2] (3.25ns)   --->   "%regions_center_0_load = load i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 167 'load' 'regions_center_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 168 [1/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 168 'load' 'regions_center_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 169 [1/1] (1.58ns)   --->   "%tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load, i32 %regions_center_1_load, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 169 'mux' 'tmp_47' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln296 = or i12 %tmp_106, i12 1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 170 'or' 'or_ln296' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln296_1 = zext i12 %or_ln296" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 171 'zext' 'zext_ln296_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%regions_min_0_addr_4 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln296_1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 172 'getelementptr' 'regions_min_0_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln296_7 = or i12 %tmp_107, i12 1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 173 'or' 'or_ln296_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln296_9 = zext i12 %or_ln296_7" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 174 'zext' 'zext_ln296_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%regions_min_1_addr_4 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln296_9" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 175 'getelementptr' 'regions_min_1_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln296_14 = or i12 %tmp_108, i12 1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 176 'or' 'or_ln296_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln296_17 = zext i12 %or_ln296_14" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 177 'zext' 'zext_ln296_17' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%regions_max_0_addr_4 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln296_17" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 178 'getelementptr' 'regions_max_0_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln296_21 = or i12 %tmp_109, i12 1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 179 'or' 'or_ln296_21' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln296_25 = zext i12 %or_ln296_21" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 180 'zext' 'zext_ln296_25' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%regions_max_1_addr_4 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln296_25" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 181 'getelementptr' 'regions_max_1_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln290_14 = or i12 %tmp_110, i12 1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 182 'or' 'or_ln290_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln290_17 = zext i12 %or_ln290_14" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 183 'zext' 'zext_ln290_17' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%regions_center_0_addr_4 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_17" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 184 'getelementptr' 'regions_center_0_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%or_ln290_21 = or i12 %tmp_111, i12 1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 185 'or' 'or_ln290_21' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln290_25 = zext i12 %or_ln290_21" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 186 'zext' 'zext_ln290_25' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%regions_center_1_addr_4 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_25" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 187 'getelementptr' 'regions_center_1_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 188 [1/2] (3.25ns)   --->   "%regions_center_0_load_1 = load i12 %regions_center_0_addr_2" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 188 'load' 'regions_center_0_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 189 [1/2] (3.25ns)   --->   "%regions_center_1_load_1 = load i12 %regions_center_1_addr_2" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 189 'load' 'regions_center_1_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 190 [1/1] (1.58ns)   --->   "%tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_1, i32 %regions_center_1_load_1, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 190 'mux' 'tmp_48' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 191 'load' 'regions_max_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 192 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 192 'load' 'regions_max_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 193 [1/1] (1.58ns)   --->   "%tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 193 'mux' 'tmp_49' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 194 'load' 'regions_min_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 195 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 195 'load' 'regions_min_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 196 [1/1] (1.58ns)   --->   "%tmp_50 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 196 'mux' 'tmp_50' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/2] (3.25ns)   --->   "%regions_max_0_load_1 = load i12 %regions_max_0_addr_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 197 'load' 'regions_max_0_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 198 [1/2] (3.25ns)   --->   "%regions_max_1_load_1 = load i12 %regions_max_1_addr_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 198 'load' 'regions_max_1_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 199 [1/1] (1.58ns)   --->   "%tmp_51 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_1, i32 %regions_max_1_load_1, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 199 'mux' 'tmp_51' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/2] (3.25ns)   --->   "%regions_min_0_load_1 = load i12 %regions_min_0_addr_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 200 'load' 'regions_min_0_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 201 [1/2] (3.25ns)   --->   "%regions_min_1_load_1 = load i12 %regions_min_1_addr_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 201 'load' 'regions_min_1_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 202 [1/1] (1.58ns)   --->   "%tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_1, i32 %regions_min_1_load_1, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 202 'mux' 'tmp_52' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_olt  i32 %tmp_50, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 203 'fcmp' 'tmp_7' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [2/2] (3.25ns)   --->   "%regions_center_0_load_2 = load i12 %regions_center_0_addr_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 204 'load' 'regions_center_0_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 205 [2/2] (3.25ns)   --->   "%regions_center_1_load_2 = load i12 %regions_center_1_addr_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 205 'load' 'regions_center_1_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 206 [2/2] (3.25ns)   --->   "%regions_center_0_load_3 = load i12 %regions_center_0_addr_4" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 206 'load' 'regions_center_0_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 207 [2/2] (3.25ns)   --->   "%regions_center_1_load_3 = load i12 %regions_center_1_addr_4" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 207 'load' 'regions_center_1_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 208 [2/2] (3.25ns)   --->   "%regions_max_0_load_2 = load i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 208 'load' 'regions_max_0_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 209 [2/2] (3.25ns)   --->   "%regions_max_1_load_2 = load i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 209 'load' 'regions_max_1_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 210 [2/2] (3.25ns)   --->   "%regions_min_0_load_2 = load i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 210 'load' 'regions_min_0_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 211 [2/2] (3.25ns)   --->   "%regions_min_1_load_2 = load i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 211 'load' 'regions_min_1_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 212 [2/2] (3.25ns)   --->   "%regions_max_0_load_3 = load i12 %regions_max_0_addr_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 212 'load' 'regions_max_0_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 213 [2/2] (3.25ns)   --->   "%regions_max_1_load_3 = load i12 %regions_max_1_addr_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 213 'load' 'regions_max_1_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 214 [2/2] (3.25ns)   --->   "%regions_min_0_load_3 = load i12 %regions_min_0_addr_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 214 'load' 'regions_min_0_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 215 [2/2] (3.25ns)   --->   "%regions_min_1_load_3 = load i12 %regions_min_1_addr_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 215 'load' 'regions_min_1_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 10.5>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%or_ln295_1 = or i12 %tmp_s, i12 2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 216 'or' 'or_ln295_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln295_2 = zext i12 %or_ln295_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 217 'zext' 'zext_ln295_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%regions_min_0_addr_3 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln295_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 218 'getelementptr' 'regions_min_0_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%or_ln295_8 = or i12 %tmp_95, i12 2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 219 'or' 'or_ln295_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln295_10 = zext i12 %or_ln295_8" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 220 'zext' 'zext_ln295_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%regions_min_1_addr_3 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln295_10" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 221 'getelementptr' 'regions_min_1_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%or_ln295_15 = or i12 %tmp_96, i12 2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 222 'or' 'or_ln295_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln295_18 = zext i12 %or_ln295_15" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 223 'zext' 'zext_ln295_18' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%regions_max_0_addr_3 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln295_18" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 224 'getelementptr' 'regions_max_0_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%or_ln295_22 = or i12 %tmp_97, i12 2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 225 'or' 'or_ln295_22' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln295_26 = zext i12 %or_ln295_22" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 226 'zext' 'zext_ln295_26' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%regions_max_1_addr_3 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln295_26" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 227 'getelementptr' 'regions_max_1_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%or_ln290_1 = or i12 %tmp_104, i12 2" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 228 'or' 'or_ln290_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln290_2 = zext i12 %or_ln290_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 229 'zext' 'zext_ln290_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%regions_center_0_addr_3 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_2" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 230 'getelementptr' 'regions_center_0_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln290_8 = or i12 %tmp_105, i12 2" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 231 'or' 'or_ln290_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln290_10 = zext i12 %or_ln290_8" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 232 'zext' 'zext_ln290_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%regions_center_1_addr_3 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_10" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 233 'getelementptr' 'regions_center_1_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%or_ln296_1 = or i12 %tmp_106, i12 2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 234 'or' 'or_ln296_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln296_2 = zext i12 %or_ln296_1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 235 'zext' 'zext_ln296_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%regions_min_0_addr_6 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln296_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 236 'getelementptr' 'regions_min_0_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln296_8 = or i12 %tmp_107, i12 2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 237 'or' 'or_ln296_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln296_10 = zext i12 %or_ln296_8" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 238 'zext' 'zext_ln296_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%regions_min_1_addr_6 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln296_10" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 239 'getelementptr' 'regions_min_1_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%or_ln296_15 = or i12 %tmp_108, i12 2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 240 'or' 'or_ln296_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln296_18 = zext i12 %or_ln296_15" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 241 'zext' 'zext_ln296_18' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%regions_max_0_addr_6 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln296_18" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 242 'getelementptr' 'regions_max_0_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%or_ln296_22 = or i12 %tmp_109, i12 2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 243 'or' 'or_ln296_22' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln296_26 = zext i12 %or_ln296_22" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 244 'zext' 'zext_ln296_26' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%regions_max_1_addr_6 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln296_26" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 245 'getelementptr' 'regions_max_1_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln290_15 = or i12 %tmp_110, i12 2" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 246 'or' 'or_ln290_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln290_18 = zext i12 %or_ln290_15" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 247 'zext' 'zext_ln290_18' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%regions_center_0_addr_6 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_18" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 248 'getelementptr' 'regions_center_0_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln290_22 = or i12 %tmp_111, i12 2" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 249 'or' 'or_ln290_22' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln290_26 = zext i12 %or_ln290_22" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 250 'zext' 'zext_ln290_26' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%regions_center_1_addr_6 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_26" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 251 'getelementptr' 'regions_center_1_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 252 [4/4] (10.5ns)   --->   "%d = fsub i32 %tmp_47, i32 %tmp_48" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 252 'fsub' 'd' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [4/4] (10.5ns)   --->   "%d1 = fsub i32 %tmp_49, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 253 'fsub' 'd1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [4/4] (10.5ns)   --->   "%d2 = fsub i32 %tmp_51, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 254 'fsub' 'd2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln298 = bitcast i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 255 'bitcast' 'bitcast_ln298' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 256 'partselect' 'tmp_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln298 = trunc i32 %bitcast_ln298" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 257 'trunc' 'trunc_ln298' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln298_1 = bitcast i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 258 'bitcast' 'bitcast_ln298_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 259 'partselect' 'tmp_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln298_1 = trunc i32 %bitcast_ln298_1" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 260 'trunc' 'trunc_ln298_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (1.55ns)   --->   "%icmp_ln298 = icmp_ne  i8 %tmp_5, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 261 'icmp' 'icmp_ln298' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (2.44ns)   --->   "%icmp_ln298_1 = icmp_eq  i23 %trunc_ln298, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 262 'icmp' 'icmp_ln298_1' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_1)   --->   "%or_ln298 = or i1 %icmp_ln298_1, i1 %icmp_ln298" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 263 'or' 'or_ln298' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (1.55ns)   --->   "%icmp_ln298_2 = icmp_ne  i8 %tmp_6, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 264 'icmp' 'icmp_ln298_2' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (2.44ns)   --->   "%icmp_ln298_3 = icmp_eq  i23 %trunc_ln298_1, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 265 'icmp' 'icmp_ln298_3' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_1)   --->   "%or_ln298_1 = or i1 %icmp_ln298_3, i1 %icmp_ln298_2" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 266 'or' 'or_ln298_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_1)   --->   "%and_ln298 = and i1 %or_ln298, i1 %or_ln298_1" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 267 'and' 'and_ln298' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_olt  i32 %tmp_50, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 268 'fcmp' 'tmp_7' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln298_1 = and i1 %and_ln298, i1 %tmp_7" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 269 'and' 'and_ln298_1' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [4/4] (10.5ns)   --->   "%sub = fsub i32 %tmp_52, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 270 'fsub' 'sub' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [4/4] (10.5ns)   --->   "%sub2 = fsub i32 %tmp_50, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 271 'fsub' 'sub2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/2] (3.25ns)   --->   "%regions_center_0_load_2 = load i12 %regions_center_0_addr_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 272 'load' 'regions_center_0_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 273 [1/2] (3.25ns)   --->   "%regions_center_1_load_2 = load i12 %regions_center_1_addr_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 273 'load' 'regions_center_1_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 274 [1/1] (1.58ns)   --->   "%tmp_53 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_2, i32 %regions_center_1_load_2, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 274 'mux' 'tmp_53' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/2] (3.25ns)   --->   "%regions_center_0_load_3 = load i12 %regions_center_0_addr_4" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 275 'load' 'regions_center_0_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 276 [1/2] (3.25ns)   --->   "%regions_center_1_load_3 = load i12 %regions_center_1_addr_4" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 276 'load' 'regions_center_1_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 277 [1/1] (1.58ns)   --->   "%tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_3, i32 %regions_center_1_load_3, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 277 'mux' 'tmp_54' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/2] (3.25ns)   --->   "%regions_max_0_load_2 = load i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 278 'load' 'regions_max_0_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 279 [1/2] (3.25ns)   --->   "%regions_max_1_load_2 = load i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 279 'load' 'regions_max_1_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 280 [1/1] (1.58ns)   --->   "%tmp_55 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_2, i32 %regions_max_1_load_2, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 280 'mux' 'tmp_55' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/2] (3.25ns)   --->   "%regions_min_0_load_2 = load i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 281 'load' 'regions_min_0_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 282 [1/2] (3.25ns)   --->   "%regions_min_1_load_2 = load i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 282 'load' 'regions_min_1_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 283 [1/1] (1.58ns)   --->   "%tmp_56 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_2, i32 %regions_min_1_load_2, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 283 'mux' 'tmp_56' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/2] (3.25ns)   --->   "%regions_max_0_load_3 = load i12 %regions_max_0_addr_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 284 'load' 'regions_max_0_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 285 [1/2] (3.25ns)   --->   "%regions_max_1_load_3 = load i12 %regions_max_1_addr_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 285 'load' 'regions_max_1_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 286 [1/1] (1.58ns)   --->   "%tmp_57 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_3, i32 %regions_max_1_load_3, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 286 'mux' 'tmp_57' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/2] (3.25ns)   --->   "%regions_min_0_load_3 = load i12 %regions_min_0_addr_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 287 'load' 'regions_min_0_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 288 [1/2] (3.25ns)   --->   "%regions_min_1_load_3 = load i12 %regions_min_1_addr_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 288 'load' 'regions_min_1_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 289 [1/1] (1.58ns)   --->   "%tmp_58 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_3, i32 %regions_min_1_load_3, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 289 'mux' 'tmp_58' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp_olt  i32 %tmp_56, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 290 'fcmp' 'tmp_12' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [2/2] (3.25ns)   --->   "%regions_center_0_load_4 = load i12 %regions_center_0_addr_3" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 291 'load' 'regions_center_0_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 292 [2/2] (3.25ns)   --->   "%regions_center_1_load_4 = load i12 %regions_center_1_addr_3" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 292 'load' 'regions_center_1_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 293 [2/2] (3.25ns)   --->   "%regions_center_0_load_5 = load i12 %regions_center_0_addr_6" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 293 'load' 'regions_center_0_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 294 [2/2] (3.25ns)   --->   "%regions_center_1_load_5 = load i12 %regions_center_1_addr_6" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 294 'load' 'regions_center_1_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 295 [2/2] (3.25ns)   --->   "%regions_max_0_load_4 = load i12 %regions_max_0_addr_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 295 'load' 'regions_max_0_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 296 [2/2] (3.25ns)   --->   "%regions_max_1_load_4 = load i12 %regions_max_1_addr_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 296 'load' 'regions_max_1_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 297 [2/2] (3.25ns)   --->   "%regions_min_0_load_4 = load i12 %regions_min_0_addr_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 297 'load' 'regions_min_0_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 298 [2/2] (3.25ns)   --->   "%regions_min_1_load_4 = load i12 %regions_min_1_addr_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 298 'load' 'regions_min_1_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 299 [2/2] (3.25ns)   --->   "%regions_max_0_load_5 = load i12 %regions_max_0_addr_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 299 'load' 'regions_max_0_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 300 [2/2] (3.25ns)   --->   "%regions_max_1_load_5 = load i12 %regions_max_1_addr_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 300 'load' 'regions_max_1_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 301 [2/2] (3.25ns)   --->   "%regions_min_0_load_5 = load i12 %regions_min_0_addr_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 301 'load' 'regions_min_0_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 302 [2/2] (3.25ns)   --->   "%regions_min_1_load_5 = load i12 %regions_min_1_addr_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 302 'load' 'regions_min_1_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln295_2 = or i12 %tmp_s, i12 3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 303 'or' 'or_ln295_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln295_3 = zext i12 %or_ln295_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 304 'zext' 'zext_ln295_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%regions_min_0_addr_5 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln295_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 305 'getelementptr' 'regions_min_0_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln295_9 = or i12 %tmp_95, i12 3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 306 'or' 'or_ln295_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln295_11 = zext i12 %or_ln295_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 307 'zext' 'zext_ln295_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%regions_min_1_addr_5 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln295_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 308 'getelementptr' 'regions_min_1_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%or_ln295_16 = or i12 %tmp_96, i12 3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 309 'or' 'or_ln295_16' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln295_19 = zext i12 %or_ln295_16" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 310 'zext' 'zext_ln295_19' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%regions_max_0_addr_5 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln295_19" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 311 'getelementptr' 'regions_max_0_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%or_ln295_23 = or i12 %tmp_97, i12 3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 312 'or' 'or_ln295_23' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln295_27 = zext i12 %or_ln295_23" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 313 'zext' 'zext_ln295_27' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%regions_max_1_addr_5 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln295_27" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 314 'getelementptr' 'regions_max_1_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln290_2 = or i12 %tmp_104, i12 3" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 315 'or' 'or_ln290_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln290_3 = zext i12 %or_ln290_2" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 316 'zext' 'zext_ln290_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%regions_center_0_addr_5 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_3" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 317 'getelementptr' 'regions_center_0_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln290_9 = or i12 %tmp_105, i12 3" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 318 'or' 'or_ln290_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln290_11 = zext i12 %or_ln290_9" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 319 'zext' 'zext_ln290_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%regions_center_1_addr_5 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_11" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 320 'getelementptr' 'regions_center_1_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%or_ln296_2 = or i12 %tmp_106, i12 3" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 321 'or' 'or_ln296_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln296_3 = zext i12 %or_ln296_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 322 'zext' 'zext_ln296_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%regions_min_0_addr_8 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln296_3" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 323 'getelementptr' 'regions_min_0_addr_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln296_9 = or i12 %tmp_107, i12 3" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 324 'or' 'or_ln296_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln296_11 = zext i12 %or_ln296_9" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 325 'zext' 'zext_ln296_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%regions_min_1_addr_8 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln296_11" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 326 'getelementptr' 'regions_min_1_addr_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln296_16 = or i12 %tmp_108, i12 3" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 327 'or' 'or_ln296_16' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln296_19 = zext i12 %or_ln296_16" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 328 'zext' 'zext_ln296_19' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%regions_max_0_addr_8 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln296_19" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 329 'getelementptr' 'regions_max_0_addr_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln296_23 = or i12 %tmp_109, i12 3" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 330 'or' 'or_ln296_23' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln296_27 = zext i12 %or_ln296_23" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 331 'zext' 'zext_ln296_27' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%regions_max_1_addr_8 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln296_27" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 332 'getelementptr' 'regions_max_1_addr_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln290_16 = or i12 %tmp_110, i12 3" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 333 'or' 'or_ln290_16' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln290_19 = zext i12 %or_ln290_16" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 334 'zext' 'zext_ln290_19' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%regions_center_0_addr_8 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_19" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 335 'getelementptr' 'regions_center_0_addr_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%or_ln290_23 = or i12 %tmp_111, i12 3" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 336 'or' 'or_ln290_23' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln290_27 = zext i12 %or_ln290_23" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 337 'zext' 'zext_ln290_27' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%regions_center_1_addr_8 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_27" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 338 'getelementptr' 'regions_center_1_addr_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 339 [3/4] (10.5ns)   --->   "%d = fsub i32 %tmp_47, i32 %tmp_48" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 339 'fsub' 'd' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [3/4] (10.5ns)   --->   "%d1 = fsub i32 %tmp_49, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 340 'fsub' 'd1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [3/4] (10.5ns)   --->   "%d2 = fsub i32 %tmp_51, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 341 'fsub' 'd2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [3/4] (10.5ns)   --->   "%sub = fsub i32 %tmp_52, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 342 'fsub' 'sub' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [3/4] (10.5ns)   --->   "%sub2 = fsub i32 %tmp_50, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 343 'fsub' 'sub2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [4/4] (10.5ns)   --->   "%d_1 = fsub i32 %tmp_53, i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 344 'fsub' 'd_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 345 [4/4] (10.5ns)   --->   "%d1_1 = fsub i32 %tmp_55, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 345 'fsub' 'd1_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [4/4] (10.5ns)   --->   "%d2_1 = fsub i32 %tmp_57, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 346 'fsub' 'd2_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln298_2 = bitcast i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 347 'bitcast' 'bitcast_ln298_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 348 'partselect' 'tmp_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln298_2 = trunc i32 %bitcast_ln298_2" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 349 'trunc' 'trunc_ln298_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln298_3 = bitcast i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 350 'bitcast' 'bitcast_ln298_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 351 'partselect' 'tmp_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln298_3 = trunc i32 %bitcast_ln298_3" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 352 'trunc' 'trunc_ln298_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (1.55ns)   --->   "%icmp_ln298_4 = icmp_ne  i8 %tmp_10, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 353 'icmp' 'icmp_ln298_4' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (2.44ns)   --->   "%icmp_ln298_5 = icmp_eq  i23 %trunc_ln298_2, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 354 'icmp' 'icmp_ln298_5' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_3)   --->   "%or_ln298_2 = or i1 %icmp_ln298_5, i1 %icmp_ln298_4" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 355 'or' 'or_ln298_2' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (1.55ns)   --->   "%icmp_ln298_6 = icmp_ne  i8 %tmp_11, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 356 'icmp' 'icmp_ln298_6' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (2.44ns)   --->   "%icmp_ln298_7 = icmp_eq  i23 %trunc_ln298_3, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 357 'icmp' 'icmp_ln298_7' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_3)   --->   "%or_ln298_3 = or i1 %icmp_ln298_7, i1 %icmp_ln298_6" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 358 'or' 'or_ln298_3' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp_olt  i32 %tmp_56, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 359 'fcmp' 'tmp_12' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_3)   --->   "%and_ln298_2 = and i1 %tmp_12, i1 %or_ln298_2" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 360 'and' 'and_ln298_2' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln298_3 = and i1 %and_ln298_2, i1 %or_ln298_3" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 361 'and' 'and_ln298_3' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [4/4] (10.5ns)   --->   "%sub79_1 = fsub i32 %tmp_58, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 362 'fsub' 'sub79_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 363 [4/4] (10.5ns)   --->   "%sub91_1 = fsub i32 %tmp_56, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 363 'fsub' 'sub91_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/2] (3.25ns)   --->   "%regions_center_0_load_4 = load i12 %regions_center_0_addr_3" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 364 'load' 'regions_center_0_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 365 [1/2] (3.25ns)   --->   "%regions_center_1_load_4 = load i12 %regions_center_1_addr_3" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 365 'load' 'regions_center_1_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 366 [1/1] (1.58ns)   --->   "%tmp_59 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_4, i32 %regions_center_1_load_4, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 366 'mux' 'tmp_59' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 367 [1/2] (3.25ns)   --->   "%regions_center_0_load_5 = load i12 %regions_center_0_addr_6" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 367 'load' 'regions_center_0_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 368 [1/2] (3.25ns)   --->   "%regions_center_1_load_5 = load i12 %regions_center_1_addr_6" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 368 'load' 'regions_center_1_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 369 [1/1] (1.58ns)   --->   "%tmp_60 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_5, i32 %regions_center_1_load_5, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 369 'mux' 'tmp_60' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/2] (3.25ns)   --->   "%regions_max_0_load_4 = load i12 %regions_max_0_addr_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 370 'load' 'regions_max_0_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 371 [1/2] (3.25ns)   --->   "%regions_max_1_load_4 = load i12 %regions_max_1_addr_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 371 'load' 'regions_max_1_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 372 [1/1] (1.58ns)   --->   "%tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_4, i32 %regions_max_1_load_4, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 372 'mux' 'tmp_61' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 373 [1/2] (3.25ns)   --->   "%regions_min_0_load_4 = load i12 %regions_min_0_addr_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 373 'load' 'regions_min_0_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 374 [1/2] (3.25ns)   --->   "%regions_min_1_load_4 = load i12 %regions_min_1_addr_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 374 'load' 'regions_min_1_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 375 [1/1] (1.58ns)   --->   "%tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_4, i32 %regions_min_1_load_4, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 375 'mux' 'tmp_62' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/2] (3.25ns)   --->   "%regions_max_0_load_5 = load i12 %regions_max_0_addr_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 376 'load' 'regions_max_0_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 377 [1/2] (3.25ns)   --->   "%regions_max_1_load_5 = load i12 %regions_max_1_addr_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 377 'load' 'regions_max_1_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 378 [1/1] (1.58ns)   --->   "%tmp_63 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_5, i32 %regions_max_1_load_5, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 378 'mux' 'tmp_63' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 379 [1/2] (3.25ns)   --->   "%regions_min_0_load_5 = load i12 %regions_min_0_addr_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 379 'load' 'regions_min_0_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 380 [1/2] (3.25ns)   --->   "%regions_min_1_load_5 = load i12 %regions_min_1_addr_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 380 'load' 'regions_min_1_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 381 [1/1] (1.58ns)   --->   "%tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_5, i32 %regions_min_1_load_5, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 381 'mux' 'tmp_64' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp_olt  i32 %tmp_62, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 382 'fcmp' 'tmp_17' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 383 [2/2] (3.25ns)   --->   "%regions_center_0_load_6 = load i12 %regions_center_0_addr_5" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 383 'load' 'regions_center_0_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 384 [2/2] (3.25ns)   --->   "%regions_center_1_load_6 = load i12 %regions_center_1_addr_5" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 384 'load' 'regions_center_1_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 385 [2/2] (3.25ns)   --->   "%regions_center_0_load_7 = load i12 %regions_center_0_addr_8" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 385 'load' 'regions_center_0_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 386 [2/2] (3.25ns)   --->   "%regions_center_1_load_7 = load i12 %regions_center_1_addr_8" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 386 'load' 'regions_center_1_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 387 [2/2] (3.25ns)   --->   "%regions_max_0_load_6 = load i12 %regions_max_0_addr_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 387 'load' 'regions_max_0_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 388 [2/2] (3.25ns)   --->   "%regions_max_1_load_6 = load i12 %regions_max_1_addr_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 388 'load' 'regions_max_1_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 389 [2/2] (3.25ns)   --->   "%regions_min_0_load_6 = load i12 %regions_min_0_addr_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 389 'load' 'regions_min_0_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 390 [2/2] (3.25ns)   --->   "%regions_min_1_load_6 = load i12 %regions_min_1_addr_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 390 'load' 'regions_min_1_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 391 [2/2] (3.25ns)   --->   "%regions_max_0_load_7 = load i12 %regions_max_0_addr_8" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 391 'load' 'regions_max_0_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 392 [2/2] (3.25ns)   --->   "%regions_max_1_load_7 = load i12 %regions_max_1_addr_8" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 392 'load' 'regions_max_1_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 393 [2/2] (3.25ns)   --->   "%regions_min_0_load_7 = load i12 %regions_min_0_addr_8" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 393 'load' 'regions_min_0_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 394 [2/2] (3.25ns)   --->   "%regions_min_1_load_7 = load i12 %regions_min_1_addr_8" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 394 'load' 'regions_min_1_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%or_ln295_3 = or i12 %tmp_s, i12 4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 395 'or' 'or_ln295_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln295_4 = zext i12 %or_ln295_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 396 'zext' 'zext_ln295_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%regions_min_0_addr_7 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln295_4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 397 'getelementptr' 'regions_min_0_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%or_ln295_10 = or i12 %tmp_95, i12 4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 398 'or' 'or_ln295_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln295_12 = zext i12 %or_ln295_10" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 399 'zext' 'zext_ln295_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%regions_min_1_addr_7 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln295_12" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 400 'getelementptr' 'regions_min_1_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%or_ln295_17 = or i12 %tmp_96, i12 4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 401 'or' 'or_ln295_17' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln295_20 = zext i12 %or_ln295_17" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 402 'zext' 'zext_ln295_20' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%regions_max_0_addr_7 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln295_20" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 403 'getelementptr' 'regions_max_0_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln295_24 = or i12 %tmp_97, i12 4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 404 'or' 'or_ln295_24' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln295_28 = zext i12 %or_ln295_24" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 405 'zext' 'zext_ln295_28' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%regions_max_1_addr_7 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln295_28" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 406 'getelementptr' 'regions_max_1_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln290_3 = or i12 %tmp_104, i12 4" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 407 'or' 'or_ln290_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln290_4 = zext i12 %or_ln290_3" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 408 'zext' 'zext_ln290_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%regions_center_0_addr_7 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_4" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 409 'getelementptr' 'regions_center_0_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%or_ln290_10 = or i12 %tmp_105, i12 4" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 410 'or' 'or_ln290_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln290_12 = zext i12 %or_ln290_10" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 411 'zext' 'zext_ln290_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%regions_center_1_addr_7 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_12" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 412 'getelementptr' 'regions_center_1_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%or_ln296_3 = or i12 %tmp_106, i12 4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 413 'or' 'or_ln296_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln296_4 = zext i12 %or_ln296_3" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 414 'zext' 'zext_ln296_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%regions_min_0_addr_10 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln296_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 415 'getelementptr' 'regions_min_0_addr_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%or_ln296_10 = or i12 %tmp_107, i12 4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 416 'or' 'or_ln296_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln296_12 = zext i12 %or_ln296_10" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 417 'zext' 'zext_ln296_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%regions_min_1_addr_10 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln296_12" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 418 'getelementptr' 'regions_min_1_addr_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%or_ln296_17 = or i12 %tmp_108, i12 4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 419 'or' 'or_ln296_17' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln296_20 = zext i12 %or_ln296_17" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 420 'zext' 'zext_ln296_20' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%regions_max_0_addr_10 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln296_20" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 421 'getelementptr' 'regions_max_0_addr_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%or_ln296_24 = or i12 %tmp_109, i12 4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 422 'or' 'or_ln296_24' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln296_28 = zext i12 %or_ln296_24" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 423 'zext' 'zext_ln296_28' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%regions_max_1_addr_10 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln296_28" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 424 'getelementptr' 'regions_max_1_addr_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%or_ln290_17 = or i12 %tmp_110, i12 4" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 425 'or' 'or_ln290_17' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln290_20 = zext i12 %or_ln290_17" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 426 'zext' 'zext_ln290_20' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%regions_center_0_addr_10 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_20" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 427 'getelementptr' 'regions_center_0_addr_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%or_ln290_24 = or i12 %tmp_111, i12 4" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 428 'or' 'or_ln290_24' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln290_28 = zext i12 %or_ln290_24" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 429 'zext' 'zext_ln290_28' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%regions_center_1_addr_10 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_28" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 430 'getelementptr' 'regions_center_1_addr_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 431 [2/4] (10.5ns)   --->   "%d = fsub i32 %tmp_47, i32 %tmp_48" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 431 'fsub' 'd' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 432 [2/4] (10.5ns)   --->   "%d1 = fsub i32 %tmp_49, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 432 'fsub' 'd1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 433 [2/4] (10.5ns)   --->   "%d2 = fsub i32 %tmp_51, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 433 'fsub' 'd2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 434 [2/4] (10.5ns)   --->   "%sub = fsub i32 %tmp_52, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 434 'fsub' 'sub' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 435 [2/4] (10.5ns)   --->   "%sub2 = fsub i32 %tmp_50, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 435 'fsub' 'sub2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 436 [3/4] (10.5ns)   --->   "%d_1 = fsub i32 %tmp_53, i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 436 'fsub' 'd_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [3/4] (10.5ns)   --->   "%d1_1 = fsub i32 %tmp_55, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 437 'fsub' 'd1_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 438 [3/4] (10.5ns)   --->   "%d2_1 = fsub i32 %tmp_57, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 438 'fsub' 'd2_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 439 [3/4] (10.5ns)   --->   "%sub79_1 = fsub i32 %tmp_58, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 439 'fsub' 'sub79_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 440 [3/4] (10.5ns)   --->   "%sub91_1 = fsub i32 %tmp_56, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 440 'fsub' 'sub91_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 441 [4/4] (10.5ns)   --->   "%d_2 = fsub i32 %tmp_59, i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 441 'fsub' 'd_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 442 [4/4] (10.5ns)   --->   "%d1_2 = fsub i32 %tmp_61, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 442 'fsub' 'd1_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 443 [4/4] (10.5ns)   --->   "%d2_2 = fsub i32 %tmp_63, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 443 'fsub' 'd2_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%bitcast_ln298_4 = bitcast i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 444 'bitcast' 'bitcast_ln298_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 445 'partselect' 'tmp_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln298_4 = trunc i32 %bitcast_ln298_4" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 446 'trunc' 'trunc_ln298_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln298_5 = bitcast i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 447 'bitcast' 'bitcast_ln298_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 448 'partselect' 'tmp_16' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln298_5 = trunc i32 %bitcast_ln298_5" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 449 'trunc' 'trunc_ln298_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (1.55ns)   --->   "%icmp_ln298_8 = icmp_ne  i8 %tmp_15, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 450 'icmp' 'icmp_ln298_8' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 451 [1/1] (2.44ns)   --->   "%icmp_ln298_9 = icmp_eq  i23 %trunc_ln298_4, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 451 'icmp' 'icmp_ln298_9' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_5)   --->   "%or_ln298_4 = or i1 %icmp_ln298_9, i1 %icmp_ln298_8" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 452 'or' 'or_ln298_4' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 453 [1/1] (1.55ns)   --->   "%icmp_ln298_10 = icmp_ne  i8 %tmp_16, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 453 'icmp' 'icmp_ln298_10' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 454 [1/1] (2.44ns)   --->   "%icmp_ln298_11 = icmp_eq  i23 %trunc_ln298_5, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 454 'icmp' 'icmp_ln298_11' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_5)   --->   "%or_ln298_5 = or i1 %icmp_ln298_11, i1 %icmp_ln298_10" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 455 'or' 'or_ln298_5' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 456 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp_olt  i32 %tmp_62, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 456 'fcmp' 'tmp_17' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_5)   --->   "%and_ln298_4 = and i1 %tmp_17, i1 %or_ln298_4" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 457 'and' 'and_ln298_4' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 458 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln298_5 = and i1 %and_ln298_4, i1 %or_ln298_5" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 458 'and' 'and_ln298_5' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [4/4] (10.5ns)   --->   "%sub79_2 = fsub i32 %tmp_64, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 459 'fsub' 'sub79_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 460 [4/4] (10.5ns)   --->   "%sub91_2 = fsub i32 %tmp_62, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 460 'fsub' 'sub91_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 461 [1/2] (3.25ns)   --->   "%regions_center_0_load_6 = load i12 %regions_center_0_addr_5" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 461 'load' 'regions_center_0_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 462 [1/2] (3.25ns)   --->   "%regions_center_1_load_6 = load i12 %regions_center_1_addr_5" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 462 'load' 'regions_center_1_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 463 [1/1] (1.58ns)   --->   "%tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_6, i32 %regions_center_1_load_6, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 463 'mux' 'tmp_65' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 464 [1/2] (3.25ns)   --->   "%regions_center_0_load_7 = load i12 %regions_center_0_addr_8" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 464 'load' 'regions_center_0_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 465 [1/2] (3.25ns)   --->   "%regions_center_1_load_7 = load i12 %regions_center_1_addr_8" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 465 'load' 'regions_center_1_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 466 [1/1] (1.58ns)   --->   "%tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_7, i32 %regions_center_1_load_7, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 466 'mux' 'tmp_66' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [1/2] (3.25ns)   --->   "%regions_max_0_load_6 = load i12 %regions_max_0_addr_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 467 'load' 'regions_max_0_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 468 [1/2] (3.25ns)   --->   "%regions_max_1_load_6 = load i12 %regions_max_1_addr_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 468 'load' 'regions_max_1_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 469 [1/1] (1.58ns)   --->   "%tmp_67 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_6, i32 %regions_max_1_load_6, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 469 'mux' 'tmp_67' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 470 [1/2] (3.25ns)   --->   "%regions_min_0_load_6 = load i12 %regions_min_0_addr_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 470 'load' 'regions_min_0_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 471 [1/2] (3.25ns)   --->   "%regions_min_1_load_6 = load i12 %regions_min_1_addr_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 471 'load' 'regions_min_1_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 472 [1/1] (1.58ns)   --->   "%tmp_68 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_6, i32 %regions_min_1_load_6, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 472 'mux' 'tmp_68' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 473 [1/2] (3.25ns)   --->   "%regions_max_0_load_7 = load i12 %regions_max_0_addr_8" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 473 'load' 'regions_max_0_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 474 [1/2] (3.25ns)   --->   "%regions_max_1_load_7 = load i12 %regions_max_1_addr_8" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 474 'load' 'regions_max_1_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 475 [1/1] (1.58ns)   --->   "%tmp_69 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_7, i32 %regions_max_1_load_7, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 475 'mux' 'tmp_69' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [1/2] (3.25ns)   --->   "%regions_min_0_load_7 = load i12 %regions_min_0_addr_8" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 476 'load' 'regions_min_0_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 477 [1/2] (3.25ns)   --->   "%regions_min_1_load_7 = load i12 %regions_min_1_addr_8" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 477 'load' 'regions_min_1_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 478 [1/1] (1.58ns)   --->   "%tmp_70 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_7, i32 %regions_min_1_load_7, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 478 'mux' 'tmp_70' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 479 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp_olt  i32 %tmp_68, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 479 'fcmp' 'tmp_22' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 480 [2/2] (3.25ns)   --->   "%regions_center_0_load_8 = load i12 %regions_center_0_addr_7" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 480 'load' 'regions_center_0_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 481 [2/2] (3.25ns)   --->   "%regions_center_1_load_8 = load i12 %regions_center_1_addr_7" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 481 'load' 'regions_center_1_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 482 [2/2] (3.25ns)   --->   "%regions_center_0_load_9 = load i12 %regions_center_0_addr_10" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 482 'load' 'regions_center_0_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 483 [2/2] (3.25ns)   --->   "%regions_center_1_load_9 = load i12 %regions_center_1_addr_10" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 483 'load' 'regions_center_1_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 484 [2/2] (3.25ns)   --->   "%regions_max_0_load_8 = load i12 %regions_max_0_addr_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 484 'load' 'regions_max_0_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 485 [2/2] (3.25ns)   --->   "%regions_max_1_load_8 = load i12 %regions_max_1_addr_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 485 'load' 'regions_max_1_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 486 [2/2] (3.25ns)   --->   "%regions_min_0_load_8 = load i12 %regions_min_0_addr_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 486 'load' 'regions_min_0_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 487 [2/2] (3.25ns)   --->   "%regions_min_1_load_8 = load i12 %regions_min_1_addr_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 487 'load' 'regions_min_1_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 488 [2/2] (3.25ns)   --->   "%regions_max_0_load_9 = load i12 %regions_max_0_addr_10" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 488 'load' 'regions_max_0_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 489 [2/2] (3.25ns)   --->   "%regions_max_1_load_9 = load i12 %regions_max_1_addr_10" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 489 'load' 'regions_max_1_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 490 [2/2] (3.25ns)   --->   "%regions_min_0_load_9 = load i12 %regions_min_0_addr_10" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 490 'load' 'regions_min_0_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 491 [2/2] (3.25ns)   --->   "%regions_min_1_load_9 = load i12 %regions_min_1_addr_10" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 491 'load' 'regions_min_1_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 492 [1/1] (0.00ns)   --->   "%or_ln295_4 = or i12 %tmp_s, i12 5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 492 'or' 'or_ln295_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln295_5 = zext i12 %or_ln295_4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 493 'zext' 'zext_ln295_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%regions_min_0_addr_9 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln295_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 494 'getelementptr' 'regions_min_0_addr_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (0.00ns)   --->   "%or_ln295_11 = or i12 %tmp_95, i12 5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 495 'or' 'or_ln295_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln295_13 = zext i12 %or_ln295_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 496 'zext' 'zext_ln295_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 497 [1/1] (0.00ns)   --->   "%regions_min_1_addr_9 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln295_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 497 'getelementptr' 'regions_min_1_addr_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 498 [1/1] (0.00ns)   --->   "%or_ln295_18 = or i12 %tmp_96, i12 5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 498 'or' 'or_ln295_18' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln295_21 = zext i12 %or_ln295_18" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 499 'zext' 'zext_ln295_21' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 500 [1/1] (0.00ns)   --->   "%regions_max_0_addr_9 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln295_21" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 500 'getelementptr' 'regions_max_0_addr_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 501 [1/1] (0.00ns)   --->   "%or_ln295_25 = or i12 %tmp_97, i12 5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 501 'or' 'or_ln295_25' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln295_29 = zext i12 %or_ln295_25" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 502 'zext' 'zext_ln295_29' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 503 [1/1] (0.00ns)   --->   "%regions_max_1_addr_9 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln295_29" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 503 'getelementptr' 'regions_max_1_addr_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 504 [1/1] (0.00ns)   --->   "%or_ln290_4 = or i12 %tmp_104, i12 5" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 504 'or' 'or_ln290_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln290_5 = zext i12 %or_ln290_4" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 505 'zext' 'zext_ln290_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 506 [1/1] (0.00ns)   --->   "%regions_center_0_addr_9 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_5" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 506 'getelementptr' 'regions_center_0_addr_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%or_ln290_11 = or i12 %tmp_105, i12 5" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 507 'or' 'or_ln290_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln290_13 = zext i12 %or_ln290_11" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 508 'zext' 'zext_ln290_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%regions_center_1_addr_9 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_13" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 509 'getelementptr' 'regions_center_1_addr_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 510 [1/1] (0.00ns)   --->   "%or_ln296_4 = or i12 %tmp_106, i12 5" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 510 'or' 'or_ln296_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln296_5 = zext i12 %or_ln296_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 511 'zext' 'zext_ln296_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%regions_min_0_addr_12 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln296_5" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 512 'getelementptr' 'regions_min_0_addr_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (0.00ns)   --->   "%or_ln296_11 = or i12 %tmp_107, i12 5" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 513 'or' 'or_ln296_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln296_13 = zext i12 %or_ln296_11" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 514 'zext' 'zext_ln296_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%regions_min_1_addr_12 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln296_13" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 515 'getelementptr' 'regions_min_1_addr_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (0.00ns)   --->   "%or_ln296_18 = or i12 %tmp_108, i12 5" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 516 'or' 'or_ln296_18' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln296_21 = zext i12 %or_ln296_18" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 517 'zext' 'zext_ln296_21' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 518 [1/1] (0.00ns)   --->   "%regions_max_0_addr_12 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln296_21" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 518 'getelementptr' 'regions_max_0_addr_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%or_ln296_25 = or i12 %tmp_109, i12 5" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 519 'or' 'or_ln296_25' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln296_29 = zext i12 %or_ln296_25" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 520 'zext' 'zext_ln296_29' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%regions_max_1_addr_12 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln296_29" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 521 'getelementptr' 'regions_max_1_addr_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%or_ln290_18 = or i12 %tmp_110, i12 5" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 522 'or' 'or_ln290_18' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln290_21 = zext i12 %or_ln290_18" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 523 'zext' 'zext_ln290_21' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%regions_center_0_addr_12 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_21" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 524 'getelementptr' 'regions_center_0_addr_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "%or_ln290_25 = or i12 %tmp_111, i12 5" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 525 'or' 'or_ln290_25' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln290_29 = zext i12 %or_ln290_25" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 526 'zext' 'zext_ln290_29' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%regions_center_1_addr_12 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_29" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 527 'getelementptr' 'regions_center_1_addr_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 528 [1/4] (10.5ns)   --->   "%d = fsub i32 %tmp_47, i32 %tmp_48" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 528 'fsub' 'd' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 529 [1/4] (10.5ns)   --->   "%d1 = fsub i32 %tmp_49, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 529 'fsub' 'd1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 530 [1/4] (10.5ns)   --->   "%d2 = fsub i32 %tmp_51, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 530 'fsub' 'd2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 531 [1/4] (10.5ns)   --->   "%sub = fsub i32 %tmp_52, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 531 'fsub' 'sub' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 532 [1/4] (10.5ns)   --->   "%sub2 = fsub i32 %tmp_50, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 532 'fsub' 'sub2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [2/4] (10.5ns)   --->   "%d_1 = fsub i32 %tmp_53, i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 533 'fsub' 'd_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 534 [2/4] (10.5ns)   --->   "%d1_1 = fsub i32 %tmp_55, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 534 'fsub' 'd1_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 535 [2/4] (10.5ns)   --->   "%d2_1 = fsub i32 %tmp_57, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 535 'fsub' 'd2_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 536 [2/4] (10.5ns)   --->   "%sub79_1 = fsub i32 %tmp_58, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 536 'fsub' 'sub79_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 537 [2/4] (10.5ns)   --->   "%sub91_1 = fsub i32 %tmp_56, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 537 'fsub' 'sub91_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 538 [3/4] (10.5ns)   --->   "%d_2 = fsub i32 %tmp_59, i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 538 'fsub' 'd_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 539 [3/4] (10.5ns)   --->   "%d1_2 = fsub i32 %tmp_61, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 539 'fsub' 'd1_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 540 [3/4] (10.5ns)   --->   "%d2_2 = fsub i32 %tmp_63, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 540 'fsub' 'd2_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 541 [3/4] (10.5ns)   --->   "%sub79_2 = fsub i32 %tmp_64, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 541 'fsub' 'sub79_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [3/4] (10.5ns)   --->   "%sub91_2 = fsub i32 %tmp_62, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 542 'fsub' 'sub91_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 543 [4/4] (10.5ns)   --->   "%d_3 = fsub i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 543 'fsub' 'd_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 544 [4/4] (10.5ns)   --->   "%d1_3 = fsub i32 %tmp_67, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 544 'fsub' 'd1_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 545 [4/4] (10.5ns)   --->   "%d2_3 = fsub i32 %tmp_69, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 545 'fsub' 'd2_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 546 [1/1] (0.00ns)   --->   "%bitcast_ln298_6 = bitcast i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 546 'bitcast' 'bitcast_ln298_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 547 'partselect' 'tmp_20' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln298_6 = trunc i32 %bitcast_ln298_6" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 548 'trunc' 'trunc_ln298_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln298_7 = bitcast i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 549 'bitcast' 'bitcast_ln298_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 550 'partselect' 'tmp_21' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln298_7 = trunc i32 %bitcast_ln298_7" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 551 'trunc' 'trunc_ln298_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 552 [1/1] (1.55ns)   --->   "%icmp_ln298_12 = icmp_ne  i8 %tmp_20, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 552 'icmp' 'icmp_ln298_12' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 553 [1/1] (2.44ns)   --->   "%icmp_ln298_13 = icmp_eq  i23 %trunc_ln298_6, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 553 'icmp' 'icmp_ln298_13' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_7)   --->   "%or_ln298_6 = or i1 %icmp_ln298_13, i1 %icmp_ln298_12" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 554 'or' 'or_ln298_6' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 555 [1/1] (1.55ns)   --->   "%icmp_ln298_14 = icmp_ne  i8 %tmp_21, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 555 'icmp' 'icmp_ln298_14' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 556 [1/1] (2.44ns)   --->   "%icmp_ln298_15 = icmp_eq  i23 %trunc_ln298_7, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 556 'icmp' 'icmp_ln298_15' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_7)   --->   "%or_ln298_7 = or i1 %icmp_ln298_15, i1 %icmp_ln298_14" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 557 'or' 'or_ln298_7' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_7)   --->   "%and_ln298_6 = and i1 %or_ln298_6, i1 %or_ln298_7" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 558 'and' 'and_ln298_6' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 559 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp_olt  i32 %tmp_68, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 559 'fcmp' 'tmp_22' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 560 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln298_7 = and i1 %and_ln298_6, i1 %tmp_22" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 560 'and' 'and_ln298_7' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 561 [4/4] (10.5ns)   --->   "%sub79_3 = fsub i32 %tmp_70, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 561 'fsub' 'sub79_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 562 [4/4] (10.5ns)   --->   "%sub91_3 = fsub i32 %tmp_68, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 562 'fsub' 'sub91_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 563 [1/2] (3.25ns)   --->   "%regions_center_0_load_8 = load i12 %regions_center_0_addr_7" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 563 'load' 'regions_center_0_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 564 [1/2] (3.25ns)   --->   "%regions_center_1_load_8 = load i12 %regions_center_1_addr_7" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 564 'load' 'regions_center_1_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 565 [1/1] (1.58ns)   --->   "%tmp_71 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_8, i32 %regions_center_1_load_8, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 565 'mux' 'tmp_71' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 566 [1/2] (3.25ns)   --->   "%regions_center_0_load_9 = load i12 %regions_center_0_addr_10" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 566 'load' 'regions_center_0_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 567 [1/2] (3.25ns)   --->   "%regions_center_1_load_9 = load i12 %regions_center_1_addr_10" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 567 'load' 'regions_center_1_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 568 [1/1] (1.58ns)   --->   "%tmp_72 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_9, i32 %regions_center_1_load_9, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 568 'mux' 'tmp_72' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 569 [1/2] (3.25ns)   --->   "%regions_max_0_load_8 = load i12 %regions_max_0_addr_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 569 'load' 'regions_max_0_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 570 [1/2] (3.25ns)   --->   "%regions_max_1_load_8 = load i12 %regions_max_1_addr_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 570 'load' 'regions_max_1_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 571 [1/1] (1.58ns)   --->   "%tmp_73 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_8, i32 %regions_max_1_load_8, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 571 'mux' 'tmp_73' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 572 [1/2] (3.25ns)   --->   "%regions_min_0_load_8 = load i12 %regions_min_0_addr_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 572 'load' 'regions_min_0_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 573 [1/2] (3.25ns)   --->   "%regions_min_1_load_8 = load i12 %regions_min_1_addr_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 573 'load' 'regions_min_1_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 574 [1/1] (1.58ns)   --->   "%tmp_74 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_8, i32 %regions_min_1_load_8, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 574 'mux' 'tmp_74' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 575 [1/2] (3.25ns)   --->   "%regions_max_0_load_9 = load i12 %regions_max_0_addr_10" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 575 'load' 'regions_max_0_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 576 [1/2] (3.25ns)   --->   "%regions_max_1_load_9 = load i12 %regions_max_1_addr_10" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 576 'load' 'regions_max_1_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 577 [1/1] (1.58ns)   --->   "%tmp_75 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_9, i32 %regions_max_1_load_9, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 577 'mux' 'tmp_75' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 578 [1/2] (3.25ns)   --->   "%regions_min_0_load_9 = load i12 %regions_min_0_addr_10" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 578 'load' 'regions_min_0_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 579 [1/2] (3.25ns)   --->   "%regions_min_1_load_9 = load i12 %regions_min_1_addr_10" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 579 'load' 'regions_min_1_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 580 [1/1] (1.58ns)   --->   "%tmp_76 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_9, i32 %regions_min_1_load_9, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 580 'mux' 'tmp_76' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 581 [2/2] (5.43ns)   --->   "%tmp_27 = fcmp_olt  i32 %tmp_74, i32 %tmp_76" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 581 'fcmp' 'tmp_27' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 582 [2/2] (3.25ns)   --->   "%regions_center_0_load_10 = load i12 %regions_center_0_addr_9" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 582 'load' 'regions_center_0_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 583 [2/2] (3.25ns)   --->   "%regions_center_1_load_10 = load i12 %regions_center_1_addr_9" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 583 'load' 'regions_center_1_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 584 [2/2] (3.25ns)   --->   "%regions_center_0_load_11 = load i12 %regions_center_0_addr_12" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 584 'load' 'regions_center_0_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 585 [2/2] (3.25ns)   --->   "%regions_center_1_load_11 = load i12 %regions_center_1_addr_12" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 585 'load' 'regions_center_1_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 586 [2/2] (3.25ns)   --->   "%regions_max_0_load_10 = load i12 %regions_max_0_addr_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 586 'load' 'regions_max_0_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 587 [2/2] (3.25ns)   --->   "%regions_max_1_load_10 = load i12 %regions_max_1_addr_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 587 'load' 'regions_max_1_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 588 [2/2] (3.25ns)   --->   "%regions_min_0_load_10 = load i12 %regions_min_0_addr_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 588 'load' 'regions_min_0_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 589 [2/2] (3.25ns)   --->   "%regions_min_1_load_10 = load i12 %regions_min_1_addr_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 589 'load' 'regions_min_1_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 590 [2/2] (3.25ns)   --->   "%regions_max_0_load_11 = load i12 %regions_max_0_addr_12" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 590 'load' 'regions_max_0_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 591 [2/2] (3.25ns)   --->   "%regions_max_1_load_11 = load i12 %regions_max_1_addr_12" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 591 'load' 'regions_max_1_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 592 [2/2] (3.25ns)   --->   "%regions_min_0_load_11 = load i12 %regions_min_0_addr_12" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 592 'load' 'regions_min_0_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 593 [2/2] (3.25ns)   --->   "%regions_min_1_load_11 = load i12 %regions_min_1_addr_12" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 593 'load' 'regions_min_1_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 594 [1/1] (0.00ns)   --->   "%or_ln295_5 = or i12 %tmp_s, i12 6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 594 'or' 'or_ln295_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln295_6 = zext i12 %or_ln295_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 595 'zext' 'zext_ln295_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 596 [1/1] (0.00ns)   --->   "%regions_min_0_addr_11 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln295_6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 596 'getelementptr' 'regions_min_0_addr_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 597 [1/1] (0.00ns)   --->   "%or_ln295_12 = or i12 %tmp_95, i12 6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 597 'or' 'or_ln295_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln295_14 = zext i12 %or_ln295_12" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 598 'zext' 'zext_ln295_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 599 [1/1] (0.00ns)   --->   "%regions_min_1_addr_11 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln295_14" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 599 'getelementptr' 'regions_min_1_addr_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 600 [1/1] (0.00ns)   --->   "%or_ln295_19 = or i12 %tmp_96, i12 6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 600 'or' 'or_ln295_19' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln295_22 = zext i12 %or_ln295_19" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 601 'zext' 'zext_ln295_22' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 602 [1/1] (0.00ns)   --->   "%regions_max_0_addr_11 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln295_22" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 602 'getelementptr' 'regions_max_0_addr_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 603 [1/1] (0.00ns)   --->   "%or_ln295_26 = or i12 %tmp_97, i12 6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 603 'or' 'or_ln295_26' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln295_30 = zext i12 %or_ln295_26" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 604 'zext' 'zext_ln295_30' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 605 [1/1] (0.00ns)   --->   "%regions_max_1_addr_11 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln295_30" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 605 'getelementptr' 'regions_max_1_addr_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 606 [1/1] (0.00ns)   --->   "%or_ln290_5 = or i12 %tmp_104, i12 6" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 606 'or' 'or_ln290_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln290_6 = zext i12 %or_ln290_5" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 607 'zext' 'zext_ln290_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 608 [1/1] (0.00ns)   --->   "%regions_center_0_addr_11 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_6" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 608 'getelementptr' 'regions_center_0_addr_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 609 [1/1] (0.00ns)   --->   "%or_ln290_12 = or i12 %tmp_105, i12 6" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 609 'or' 'or_ln290_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln290_14 = zext i12 %or_ln290_12" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 610 'zext' 'zext_ln290_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 611 [1/1] (0.00ns)   --->   "%regions_center_1_addr_11 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_14" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 611 'getelementptr' 'regions_center_1_addr_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 612 [1/1] (0.00ns)   --->   "%or_ln296_5 = or i12 %tmp_106, i12 6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 612 'or' 'or_ln296_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln296_6 = zext i12 %or_ln296_5" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 613 'zext' 'zext_ln296_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 614 [1/1] (0.00ns)   --->   "%regions_min_0_addr_14 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln296_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 614 'getelementptr' 'regions_min_0_addr_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 615 [1/1] (0.00ns)   --->   "%or_ln296_12 = or i12 %tmp_107, i12 6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 615 'or' 'or_ln296_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln296_14 = zext i12 %or_ln296_12" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 616 'zext' 'zext_ln296_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 617 [1/1] (0.00ns)   --->   "%regions_min_1_addr_14 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln296_14" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 617 'getelementptr' 'regions_min_1_addr_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 618 [1/1] (0.00ns)   --->   "%or_ln296_19 = or i12 %tmp_108, i12 6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 618 'or' 'or_ln296_19' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln296_22 = zext i12 %or_ln296_19" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 619 'zext' 'zext_ln296_22' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 620 [1/1] (0.00ns)   --->   "%regions_max_0_addr_14 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln296_22" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 620 'getelementptr' 'regions_max_0_addr_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 621 [1/1] (0.00ns)   --->   "%or_ln296_26 = or i12 %tmp_109, i12 6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 621 'or' 'or_ln296_26' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln296_30 = zext i12 %or_ln296_26" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 622 'zext' 'zext_ln296_30' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 623 [1/1] (0.00ns)   --->   "%regions_max_1_addr_14 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln296_30" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 623 'getelementptr' 'regions_max_1_addr_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 624 [1/1] (0.00ns)   --->   "%or_ln290_19 = or i12 %tmp_110, i12 6" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 624 'or' 'or_ln290_19' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln290_22 = zext i12 %or_ln290_19" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 625 'zext' 'zext_ln290_22' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 626 [1/1] (0.00ns)   --->   "%regions_center_0_addr_14 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_22" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 626 'getelementptr' 'regions_center_0_addr_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 627 [1/1] (0.00ns)   --->   "%or_ln290_26 = or i12 %tmp_111, i12 6" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 627 'or' 'or_ln290_26' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln290_30 = zext i12 %or_ln290_26" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 628 'zext' 'zext_ln290_30' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 629 [1/1] (0.00ns)   --->   "%regions_center_1_addr_14 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_30" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 629 'getelementptr' 'regions_center_1_addr_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 630 [2/2] (12.3ns)   --->   "%mul = fmul i32 %d, i32 %d" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 630 'fmul' 'mul' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 631 [4/4] (10.5ns)   --->   "%ov = fsub i32 %d1, i32 %sub" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 631 'fsub' 'ov' <Predicate = (icmp_ln1073 & and_ln298_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 632 [4/4] (10.5ns)   --->   "%ov_1 = fsub i32 %d2, i32 %sub2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 632 'fsub' 'ov_1' <Predicate = (icmp_ln1073 & !and_ln298_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 633 [1/4] (10.5ns)   --->   "%d_1 = fsub i32 %tmp_53, i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 633 'fsub' 'd_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 634 [1/4] (10.5ns)   --->   "%d1_1 = fsub i32 %tmp_55, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 634 'fsub' 'd1_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 635 [1/4] (10.5ns)   --->   "%d2_1 = fsub i32 %tmp_57, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 635 'fsub' 'd2_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 636 [1/4] (10.5ns)   --->   "%sub79_1 = fsub i32 %tmp_58, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 636 'fsub' 'sub79_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 637 [1/4] (10.5ns)   --->   "%sub91_1 = fsub i32 %tmp_56, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 637 'fsub' 'sub91_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 638 [2/4] (10.5ns)   --->   "%d_2 = fsub i32 %tmp_59, i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 638 'fsub' 'd_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 639 [2/4] (10.5ns)   --->   "%d1_2 = fsub i32 %tmp_61, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 639 'fsub' 'd1_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 640 [2/4] (10.5ns)   --->   "%d2_2 = fsub i32 %tmp_63, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 640 'fsub' 'd2_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 641 [2/4] (10.5ns)   --->   "%sub79_2 = fsub i32 %tmp_64, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 641 'fsub' 'sub79_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 642 [2/4] (10.5ns)   --->   "%sub91_2 = fsub i32 %tmp_62, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 642 'fsub' 'sub91_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 643 [3/4] (10.5ns)   --->   "%d_3 = fsub i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 643 'fsub' 'd_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 644 [3/4] (10.5ns)   --->   "%d1_3 = fsub i32 %tmp_67, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 644 'fsub' 'd1_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 645 [3/4] (10.5ns)   --->   "%d2_3 = fsub i32 %tmp_69, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 645 'fsub' 'd2_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 646 [3/4] (10.5ns)   --->   "%sub79_3 = fsub i32 %tmp_70, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 646 'fsub' 'sub79_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 647 [3/4] (10.5ns)   --->   "%sub91_3 = fsub i32 %tmp_68, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 647 'fsub' 'sub91_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 648 [4/4] (10.5ns)   --->   "%d_4 = fsub i32 %tmp_71, i32 %tmp_72" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 648 'fsub' 'd_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 649 [4/4] (10.5ns)   --->   "%d1_4 = fsub i32 %tmp_73, i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 649 'fsub' 'd1_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 650 [4/4] (10.5ns)   --->   "%d2_4 = fsub i32 %tmp_75, i32 %tmp_76" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 650 'fsub' 'd2_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 651 [1/1] (0.00ns)   --->   "%bitcast_ln298_8 = bitcast i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 651 'bitcast' 'bitcast_ln298_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_8, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 652 'partselect' 'tmp_25' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln298_8 = trunc i32 %bitcast_ln298_8" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 653 'trunc' 'trunc_ln298_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 654 [1/1] (0.00ns)   --->   "%bitcast_ln298_9 = bitcast i32 %tmp_76" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 654 'bitcast' 'bitcast_ln298_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_9, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 655 'partselect' 'tmp_26' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln298_9 = trunc i32 %bitcast_ln298_9" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 656 'trunc' 'trunc_ln298_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 657 [1/1] (1.55ns)   --->   "%icmp_ln298_16 = icmp_ne  i8 %tmp_25, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 657 'icmp' 'icmp_ln298_16' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 658 [1/1] (2.44ns)   --->   "%icmp_ln298_17 = icmp_eq  i23 %trunc_ln298_8, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 658 'icmp' 'icmp_ln298_17' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_9)   --->   "%or_ln298_8 = or i1 %icmp_ln298_17, i1 %icmp_ln298_16" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 659 'or' 'or_ln298_8' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 660 [1/1] (1.55ns)   --->   "%icmp_ln298_18 = icmp_ne  i8 %tmp_26, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 660 'icmp' 'icmp_ln298_18' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 661 [1/1] (2.44ns)   --->   "%icmp_ln298_19 = icmp_eq  i23 %trunc_ln298_9, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 661 'icmp' 'icmp_ln298_19' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_9)   --->   "%or_ln298_9 = or i1 %icmp_ln298_19, i1 %icmp_ln298_18" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 662 'or' 'or_ln298_9' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_9)   --->   "%and_ln298_8 = and i1 %or_ln298_8, i1 %or_ln298_9" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 663 'and' 'and_ln298_8' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 664 [1/2] (5.43ns)   --->   "%tmp_27 = fcmp_olt  i32 %tmp_74, i32 %tmp_76" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 664 'fcmp' 'tmp_27' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 665 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln298_9 = and i1 %and_ln298_8, i1 %tmp_27" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 665 'and' 'and_ln298_9' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 666 [4/4] (10.5ns)   --->   "%sub79_4 = fsub i32 %tmp_76, i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 666 'fsub' 'sub79_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 667 [4/4] (10.5ns)   --->   "%sub91_4 = fsub i32 %tmp_74, i32 %tmp_76" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 667 'fsub' 'sub91_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 668 [1/2] (3.25ns)   --->   "%regions_center_0_load_10 = load i12 %regions_center_0_addr_9" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 668 'load' 'regions_center_0_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 669 [1/2] (3.25ns)   --->   "%regions_center_1_load_10 = load i12 %regions_center_1_addr_9" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 669 'load' 'regions_center_1_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 670 [1/1] (1.58ns)   --->   "%tmp_77 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_10, i32 %regions_center_1_load_10, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 670 'mux' 'tmp_77' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 671 [1/2] (3.25ns)   --->   "%regions_center_0_load_11 = load i12 %regions_center_0_addr_12" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 671 'load' 'regions_center_0_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 672 [1/2] (3.25ns)   --->   "%regions_center_1_load_11 = load i12 %regions_center_1_addr_12" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 672 'load' 'regions_center_1_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 673 [1/1] (1.58ns)   --->   "%tmp_78 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_11, i32 %regions_center_1_load_11, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 673 'mux' 'tmp_78' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 674 [1/2] (3.25ns)   --->   "%regions_max_0_load_10 = load i12 %regions_max_0_addr_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 674 'load' 'regions_max_0_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 675 [1/2] (3.25ns)   --->   "%regions_max_1_load_10 = load i12 %regions_max_1_addr_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 675 'load' 'regions_max_1_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 676 [1/1] (1.58ns)   --->   "%tmp_79 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_10, i32 %regions_max_1_load_10, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 676 'mux' 'tmp_79' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 677 [1/2] (3.25ns)   --->   "%regions_min_0_load_10 = load i12 %regions_min_0_addr_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 677 'load' 'regions_min_0_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 678 [1/2] (3.25ns)   --->   "%regions_min_1_load_10 = load i12 %regions_min_1_addr_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 678 'load' 'regions_min_1_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 679 [1/1] (1.58ns)   --->   "%tmp_80 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_10, i32 %regions_min_1_load_10, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 679 'mux' 'tmp_80' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 680 [1/2] (3.25ns)   --->   "%regions_max_0_load_11 = load i12 %regions_max_0_addr_12" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 680 'load' 'regions_max_0_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 681 [1/2] (3.25ns)   --->   "%regions_max_1_load_11 = load i12 %regions_max_1_addr_12" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 681 'load' 'regions_max_1_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 682 [1/1] (1.58ns)   --->   "%tmp_81 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_11, i32 %regions_max_1_load_11, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 682 'mux' 'tmp_81' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 683 [1/2] (3.25ns)   --->   "%regions_min_0_load_11 = load i12 %regions_min_0_addr_12" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 683 'load' 'regions_min_0_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 684 [1/2] (3.25ns)   --->   "%regions_min_1_load_11 = load i12 %regions_min_1_addr_12" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 684 'load' 'regions_min_1_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 685 [1/1] (1.58ns)   --->   "%tmp_82 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_11, i32 %regions_min_1_load_11, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 685 'mux' 'tmp_82' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 686 [2/2] (5.43ns)   --->   "%tmp_32 = fcmp_olt  i32 %tmp_80, i32 %tmp_82" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 686 'fcmp' 'tmp_32' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 687 [2/2] (3.25ns)   --->   "%regions_center_0_load_12 = load i12 %regions_center_0_addr_11" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 687 'load' 'regions_center_0_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 688 [2/2] (3.25ns)   --->   "%regions_center_1_load_12 = load i12 %regions_center_1_addr_11" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 688 'load' 'regions_center_1_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 689 [2/2] (3.25ns)   --->   "%regions_center_0_load_13 = load i12 %regions_center_0_addr_14" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 689 'load' 'regions_center_0_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 690 [2/2] (3.25ns)   --->   "%regions_center_1_load_13 = load i12 %regions_center_1_addr_14" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 690 'load' 'regions_center_1_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 691 [2/2] (3.25ns)   --->   "%regions_max_0_load_12 = load i12 %regions_max_0_addr_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 691 'load' 'regions_max_0_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 692 [2/2] (3.25ns)   --->   "%regions_max_1_load_12 = load i12 %regions_max_1_addr_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 692 'load' 'regions_max_1_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 693 [2/2] (3.25ns)   --->   "%regions_min_0_load_12 = load i12 %regions_min_0_addr_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 693 'load' 'regions_min_0_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 694 [2/2] (3.25ns)   --->   "%regions_min_1_load_12 = load i12 %regions_min_1_addr_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 694 'load' 'regions_min_1_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 695 [2/2] (3.25ns)   --->   "%regions_max_0_load_13 = load i12 %regions_max_0_addr_14" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 695 'load' 'regions_max_0_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 696 [2/2] (3.25ns)   --->   "%regions_max_1_load_13 = load i12 %regions_max_1_addr_14" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 696 'load' 'regions_max_1_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 697 [2/2] (3.25ns)   --->   "%regions_min_0_load_13 = load i12 %regions_min_0_addr_14" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 697 'load' 'regions_min_0_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 698 [2/2] (3.25ns)   --->   "%regions_min_1_load_13 = load i12 %regions_min_1_addr_14" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 698 'load' 'regions_min_1_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 699 [1/1] (0.00ns)   --->   "%or_ln295_6 = or i12 %tmp_s, i12 7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 699 'or' 'or_ln295_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln295_7 = zext i12 %or_ln295_6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 700 'zext' 'zext_ln295_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 701 [1/1] (0.00ns)   --->   "%regions_min_0_addr_13 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln295_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 701 'getelementptr' 'regions_min_0_addr_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 702 [1/1] (0.00ns)   --->   "%or_ln295_13 = or i12 %tmp_95, i12 7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 702 'or' 'or_ln295_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln295_15 = zext i12 %or_ln295_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 703 'zext' 'zext_ln295_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 704 [1/1] (0.00ns)   --->   "%regions_min_1_addr_13 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln295_15" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 704 'getelementptr' 'regions_min_1_addr_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 705 [1/1] (0.00ns)   --->   "%or_ln295_20 = or i12 %tmp_96, i12 7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 705 'or' 'or_ln295_20' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln295_23 = zext i12 %or_ln295_20" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 706 'zext' 'zext_ln295_23' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 707 [1/1] (0.00ns)   --->   "%regions_max_0_addr_13 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln295_23" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 707 'getelementptr' 'regions_max_0_addr_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 708 [1/1] (0.00ns)   --->   "%or_ln295_27 = or i12 %tmp_97, i12 7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 708 'or' 'or_ln295_27' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln295_31 = zext i12 %or_ln295_27" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 709 'zext' 'zext_ln295_31' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 710 [1/1] (0.00ns)   --->   "%regions_max_1_addr_13 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln295_31" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 710 'getelementptr' 'regions_max_1_addr_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 711 [1/1] (0.00ns)   --->   "%or_ln290_6 = or i12 %tmp_104, i12 7" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 711 'or' 'or_ln290_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln290_7 = zext i12 %or_ln290_6" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 712 'zext' 'zext_ln290_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 713 [1/1] (0.00ns)   --->   "%regions_center_0_addr_13 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_7" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 713 'getelementptr' 'regions_center_0_addr_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 714 [1/1] (0.00ns)   --->   "%or_ln290_13 = or i12 %tmp_105, i12 7" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 714 'or' 'or_ln290_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln290_15 = zext i12 %or_ln290_13" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 715 'zext' 'zext_ln290_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 716 [1/1] (0.00ns)   --->   "%regions_center_1_addr_13 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_15" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 716 'getelementptr' 'regions_center_1_addr_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 717 [1/1] (0.00ns)   --->   "%or_ln296_6 = or i12 %tmp_106, i12 7" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 717 'or' 'or_ln296_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln296_7 = zext i12 %or_ln296_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 718 'zext' 'zext_ln296_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 719 [1/1] (0.00ns)   --->   "%regions_min_0_addr_15 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln296_7" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 719 'getelementptr' 'regions_min_0_addr_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 720 [1/1] (0.00ns)   --->   "%or_ln296_13 = or i12 %tmp_107, i12 7" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 720 'or' 'or_ln296_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln296_15 = zext i12 %or_ln296_13" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 721 'zext' 'zext_ln296_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 722 [1/1] (0.00ns)   --->   "%regions_min_1_addr_15 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln296_15" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 722 'getelementptr' 'regions_min_1_addr_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 723 [1/1] (0.00ns)   --->   "%or_ln296_20 = or i12 %tmp_108, i12 7" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 723 'or' 'or_ln296_20' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln296_23 = zext i12 %or_ln296_20" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 724 'zext' 'zext_ln296_23' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 725 [1/1] (0.00ns)   --->   "%regions_max_0_addr_15 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln296_23" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 725 'getelementptr' 'regions_max_0_addr_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 726 [1/1] (0.00ns)   --->   "%or_ln296_27 = or i12 %tmp_109, i12 7" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 726 'or' 'or_ln296_27' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln296_31 = zext i12 %or_ln296_27" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 727 'zext' 'zext_ln296_31' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 728 [1/1] (0.00ns)   --->   "%regions_max_1_addr_15 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln296_31" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 728 'getelementptr' 'regions_max_1_addr_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 729 [1/1] (0.00ns)   --->   "%or_ln290_20 = or i12 %tmp_110, i12 7" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 729 'or' 'or_ln290_20' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln290_23 = zext i12 %or_ln290_20" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 730 'zext' 'zext_ln290_23' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 731 [1/1] (0.00ns)   --->   "%regions_center_0_addr_15 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln290_23" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 731 'getelementptr' 'regions_center_0_addr_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 732 [1/1] (0.00ns)   --->   "%or_ln290_27 = or i12 %tmp_111, i12 7" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 732 'or' 'or_ln290_27' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln290_31 = zext i12 %or_ln290_27" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 733 'zext' 'zext_ln290_31' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 734 [1/1] (0.00ns)   --->   "%regions_center_1_addr_15 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln290_31" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 734 'getelementptr' 'regions_center_1_addr_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 735 [1/2] (12.3ns)   --->   "%mul = fmul i32 %d, i32 %d" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 735 'fmul' 'mul' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 736 [3/4] (10.5ns)   --->   "%ov = fsub i32 %d1, i32 %sub" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 736 'fsub' 'ov' <Predicate = (icmp_ln1073 & and_ln298_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 737 [3/4] (10.5ns)   --->   "%ov_1 = fsub i32 %d2, i32 %sub2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 737 'fsub' 'ov_1' <Predicate = (icmp_ln1073 & !and_ln298_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 738 [2/2] (12.3ns)   --->   "%mul_1 = fmul i32 %d_1, i32 %d_1" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 738 'fmul' 'mul_1' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 739 [4/4] (10.5ns)   --->   "%ov_4 = fsub i32 %d1_1, i32 %sub79_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 739 'fsub' 'ov_4' <Predicate = (icmp_ln1073 & and_ln298_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 740 [4/4] (10.5ns)   --->   "%ov_5 = fsub i32 %d2_1, i32 %sub91_1" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 740 'fsub' 'ov_5' <Predicate = (icmp_ln1073 & !and_ln298_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 741 [1/4] (10.5ns)   --->   "%d_2 = fsub i32 %tmp_59, i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 741 'fsub' 'd_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 742 [1/4] (10.5ns)   --->   "%d1_2 = fsub i32 %tmp_61, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 742 'fsub' 'd1_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 743 [1/4] (10.5ns)   --->   "%d2_2 = fsub i32 %tmp_63, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 743 'fsub' 'd2_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 744 [1/4] (10.5ns)   --->   "%sub79_2 = fsub i32 %tmp_64, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 744 'fsub' 'sub79_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 745 [1/4] (10.5ns)   --->   "%sub91_2 = fsub i32 %tmp_62, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 745 'fsub' 'sub91_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 746 [2/4] (10.5ns)   --->   "%d_3 = fsub i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 746 'fsub' 'd_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 747 [2/4] (10.5ns)   --->   "%d1_3 = fsub i32 %tmp_67, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 747 'fsub' 'd1_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 748 [2/4] (10.5ns)   --->   "%d2_3 = fsub i32 %tmp_69, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 748 'fsub' 'd2_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 749 [2/4] (10.5ns)   --->   "%sub79_3 = fsub i32 %tmp_70, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 749 'fsub' 'sub79_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 750 [2/4] (10.5ns)   --->   "%sub91_3 = fsub i32 %tmp_68, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 750 'fsub' 'sub91_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 751 [3/4] (10.5ns)   --->   "%d_4 = fsub i32 %tmp_71, i32 %tmp_72" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 751 'fsub' 'd_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 752 [3/4] (10.5ns)   --->   "%d1_4 = fsub i32 %tmp_73, i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 752 'fsub' 'd1_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 753 [3/4] (10.5ns)   --->   "%d2_4 = fsub i32 %tmp_75, i32 %tmp_76" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 753 'fsub' 'd2_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 754 [3/4] (10.5ns)   --->   "%sub79_4 = fsub i32 %tmp_76, i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 754 'fsub' 'sub79_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 755 [3/4] (10.5ns)   --->   "%sub91_4 = fsub i32 %tmp_74, i32 %tmp_76" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 755 'fsub' 'sub91_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 756 [4/4] (10.5ns)   --->   "%d_5 = fsub i32 %tmp_77, i32 %tmp_78" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 756 'fsub' 'd_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 757 [4/4] (10.5ns)   --->   "%d1_5 = fsub i32 %tmp_79, i32 %tmp_80" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 757 'fsub' 'd1_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 758 [4/4] (10.5ns)   --->   "%d2_5 = fsub i32 %tmp_81, i32 %tmp_82" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 758 'fsub' 'd2_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 759 [1/1] (0.00ns)   --->   "%bitcast_ln298_10 = bitcast i32 %tmp_80" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 759 'bitcast' 'bitcast_ln298_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_10, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 760 'partselect' 'tmp_30' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln298_10 = trunc i32 %bitcast_ln298_10" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 761 'trunc' 'trunc_ln298_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 762 [1/1] (0.00ns)   --->   "%bitcast_ln298_11 = bitcast i32 %tmp_82" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 762 'bitcast' 'bitcast_ln298_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_11, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 763 'partselect' 'tmp_31' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln298_11 = trunc i32 %bitcast_ln298_11" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 764 'trunc' 'trunc_ln298_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 765 [1/1] (1.55ns)   --->   "%icmp_ln298_20 = icmp_ne  i8 %tmp_30, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 765 'icmp' 'icmp_ln298_20' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 766 [1/1] (2.44ns)   --->   "%icmp_ln298_21 = icmp_eq  i23 %trunc_ln298_10, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 766 'icmp' 'icmp_ln298_21' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_11)   --->   "%or_ln298_10 = or i1 %icmp_ln298_21, i1 %icmp_ln298_20" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 767 'or' 'or_ln298_10' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 768 [1/1] (1.55ns)   --->   "%icmp_ln298_22 = icmp_ne  i8 %tmp_31, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 768 'icmp' 'icmp_ln298_22' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 769 [1/1] (2.44ns)   --->   "%icmp_ln298_23 = icmp_eq  i23 %trunc_ln298_11, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 769 'icmp' 'icmp_ln298_23' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_11)   --->   "%or_ln298_11 = or i1 %icmp_ln298_23, i1 %icmp_ln298_22" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 770 'or' 'or_ln298_11' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_11)   --->   "%and_ln298_10 = and i1 %or_ln298_10, i1 %or_ln298_11" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 771 'and' 'and_ln298_10' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 772 [1/2] (5.43ns)   --->   "%tmp_32 = fcmp_olt  i32 %tmp_80, i32 %tmp_82" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 772 'fcmp' 'tmp_32' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 773 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln298_11 = and i1 %and_ln298_10, i1 %tmp_32" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 773 'and' 'and_ln298_11' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 774 [4/4] (10.5ns)   --->   "%sub79_5 = fsub i32 %tmp_82, i32 %tmp_80" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 774 'fsub' 'sub79_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 775 [4/4] (10.5ns)   --->   "%sub91_5 = fsub i32 %tmp_80, i32 %tmp_82" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 775 'fsub' 'sub91_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 776 [1/2] (3.25ns)   --->   "%regions_center_0_load_12 = load i12 %regions_center_0_addr_11" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 776 'load' 'regions_center_0_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 777 [1/2] (3.25ns)   --->   "%regions_center_1_load_12 = load i12 %regions_center_1_addr_11" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 777 'load' 'regions_center_1_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 778 [1/1] (1.58ns)   --->   "%tmp_83 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_12, i32 %regions_center_1_load_12, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 778 'mux' 'tmp_83' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 779 [1/2] (3.25ns)   --->   "%regions_center_0_load_13 = load i12 %regions_center_0_addr_14" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 779 'load' 'regions_center_0_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 780 [1/2] (3.25ns)   --->   "%regions_center_1_load_13 = load i12 %regions_center_1_addr_14" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 780 'load' 'regions_center_1_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 781 [1/1] (1.58ns)   --->   "%tmp_84 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_13, i32 %regions_center_1_load_13, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 781 'mux' 'tmp_84' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 782 [1/2] (3.25ns)   --->   "%regions_max_0_load_12 = load i12 %regions_max_0_addr_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 782 'load' 'regions_max_0_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 783 [1/2] (3.25ns)   --->   "%regions_max_1_load_12 = load i12 %regions_max_1_addr_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 783 'load' 'regions_max_1_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 784 [1/1] (1.58ns)   --->   "%tmp_85 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_12, i32 %regions_max_1_load_12, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 784 'mux' 'tmp_85' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 785 [1/2] (3.25ns)   --->   "%regions_min_0_load_12 = load i12 %regions_min_0_addr_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 785 'load' 'regions_min_0_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 786 [1/2] (3.25ns)   --->   "%regions_min_1_load_12 = load i12 %regions_min_1_addr_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 786 'load' 'regions_min_1_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 787 [1/1] (1.58ns)   --->   "%tmp_86 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_12, i32 %regions_min_1_load_12, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 787 'mux' 'tmp_86' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 788 [1/2] (3.25ns)   --->   "%regions_max_0_load_13 = load i12 %regions_max_0_addr_14" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 788 'load' 'regions_max_0_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 789 [1/2] (3.25ns)   --->   "%regions_max_1_load_13 = load i12 %regions_max_1_addr_14" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 789 'load' 'regions_max_1_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 790 [1/1] (1.58ns)   --->   "%tmp_87 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_13, i32 %regions_max_1_load_13, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 790 'mux' 'tmp_87' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 791 [1/2] (3.25ns)   --->   "%regions_min_0_load_13 = load i12 %regions_min_0_addr_14" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 791 'load' 'regions_min_0_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 792 [1/2] (3.25ns)   --->   "%regions_min_1_load_13 = load i12 %regions_min_1_addr_14" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 792 'load' 'regions_min_1_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 793 [1/1] (1.58ns)   --->   "%tmp_88 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_13, i32 %regions_min_1_load_13, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 793 'mux' 'tmp_88' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 794 [2/2] (5.43ns)   --->   "%tmp_37 = fcmp_olt  i32 %tmp_86, i32 %tmp_88" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 794 'fcmp' 'tmp_37' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 795 [2/2] (3.25ns)   --->   "%regions_center_0_load_14 = load i12 %regions_center_0_addr_13" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 795 'load' 'regions_center_0_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 796 [2/2] (3.25ns)   --->   "%regions_center_1_load_14 = load i12 %regions_center_1_addr_13" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 796 'load' 'regions_center_1_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 797 [2/2] (3.25ns)   --->   "%regions_center_0_load_15 = load i12 %regions_center_0_addr_15" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 797 'load' 'regions_center_0_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 798 [2/2] (3.25ns)   --->   "%regions_center_1_load_15 = load i12 %regions_center_1_addr_15" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 798 'load' 'regions_center_1_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 799 [2/2] (3.25ns)   --->   "%regions_max_0_load_14 = load i12 %regions_max_0_addr_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 799 'load' 'regions_max_0_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 800 [2/2] (3.25ns)   --->   "%regions_max_1_load_14 = load i12 %regions_max_1_addr_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 800 'load' 'regions_max_1_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 801 [2/2] (3.25ns)   --->   "%regions_min_0_load_14 = load i12 %regions_min_0_addr_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 801 'load' 'regions_min_0_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 802 [2/2] (3.25ns)   --->   "%regions_min_1_load_14 = load i12 %regions_min_1_addr_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 802 'load' 'regions_min_1_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 803 [2/2] (3.25ns)   --->   "%regions_max_0_load_15 = load i12 %regions_max_0_addr_15" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 803 'load' 'regions_max_0_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 804 [2/2] (3.25ns)   --->   "%regions_max_1_load_15 = load i12 %regions_max_1_addr_15" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 804 'load' 'regions_max_1_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 805 [2/2] (3.25ns)   --->   "%regions_min_0_load_15 = load i12 %regions_min_0_addr_15" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 805 'load' 'regions_min_0_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 806 [2/2] (3.25ns)   --->   "%regions_min_1_load_15 = load i12 %regions_min_1_addr_15" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 806 'load' 'regions_min_1_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 807 [1/1] (2.55ns)   --->   "%i_real_4 = add i32 %i_real_3, i32 1" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 807 'add' 'i_real_4' <Predicate = (icmp_ln1073)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 808 [1/1] (0.69ns)   --->   "%i_real = select i1 %icmp_ln1065, i32 %i_real_4, i32 %i_real_3"   --->   Operation 808 'select' 'i_real' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 809 [1/1] (1.58ns)   --->   "%store_ln262 = store i32 %i_real, i32 %tmp_other_1" [detector_solid/abs_solid_detector.cpp:262]   --->   Operation 809 'store' 'store_ln262' <Predicate = (icmp_ln1073)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 810 [4/4] (10.5ns)   --->   "%distance = fadd i32 %mul, i32 0" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 810 'fadd' 'distance' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 811 [2/4] (10.5ns)   --->   "%ov = fsub i32 %d1, i32 %sub" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 811 'fsub' 'ov' <Predicate = (icmp_ln1073 & and_ln298_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 812 [2/4] (10.5ns)   --->   "%ov_1 = fsub i32 %d2, i32 %sub2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 812 'fsub' 'ov_1' <Predicate = (icmp_ln1073 & !and_ln298_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 813 [1/2] (12.3ns)   --->   "%mul_1 = fmul i32 %d_1, i32 %d_1" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 813 'fmul' 'mul_1' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 814 [3/4] (10.5ns)   --->   "%ov_4 = fsub i32 %d1_1, i32 %sub79_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 814 'fsub' 'ov_4' <Predicate = (icmp_ln1073 & and_ln298_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 815 [3/4] (10.5ns)   --->   "%ov_5 = fsub i32 %d2_1, i32 %sub91_1" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 815 'fsub' 'ov_5' <Predicate = (icmp_ln1073 & !and_ln298_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 816 [2/2] (12.3ns)   --->   "%mul_2 = fmul i32 %d_2, i32 %d_2" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 816 'fmul' 'mul_2' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 817 [4/4] (10.5ns)   --->   "%ov_8 = fsub i32 %d1_2, i32 %sub79_2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 817 'fsub' 'ov_8' <Predicate = (icmp_ln1073 & and_ln298_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 818 [4/4] (10.5ns)   --->   "%ov_9 = fsub i32 %d2_2, i32 %sub91_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 818 'fsub' 'ov_9' <Predicate = (icmp_ln1073 & !and_ln298_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 819 [1/4] (10.5ns)   --->   "%d_3 = fsub i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 819 'fsub' 'd_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 820 [1/4] (10.5ns)   --->   "%d1_3 = fsub i32 %tmp_67, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 820 'fsub' 'd1_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 821 [1/4] (10.5ns)   --->   "%d2_3 = fsub i32 %tmp_69, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 821 'fsub' 'd2_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 822 [1/4] (10.5ns)   --->   "%sub79_3 = fsub i32 %tmp_70, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 822 'fsub' 'sub79_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 823 [1/4] (10.5ns)   --->   "%sub91_3 = fsub i32 %tmp_68, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 823 'fsub' 'sub91_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 824 [2/4] (10.5ns)   --->   "%d_4 = fsub i32 %tmp_71, i32 %tmp_72" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 824 'fsub' 'd_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 825 [2/4] (10.5ns)   --->   "%d1_4 = fsub i32 %tmp_73, i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 825 'fsub' 'd1_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 826 [2/4] (10.5ns)   --->   "%d2_4 = fsub i32 %tmp_75, i32 %tmp_76" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 826 'fsub' 'd2_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 827 [2/4] (10.5ns)   --->   "%sub79_4 = fsub i32 %tmp_76, i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 827 'fsub' 'sub79_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 828 [2/4] (10.5ns)   --->   "%sub91_4 = fsub i32 %tmp_74, i32 %tmp_76" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 828 'fsub' 'sub91_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 829 [3/4] (10.5ns)   --->   "%d_5 = fsub i32 %tmp_77, i32 %tmp_78" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 829 'fsub' 'd_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 830 [3/4] (10.5ns)   --->   "%d1_5 = fsub i32 %tmp_79, i32 %tmp_80" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 830 'fsub' 'd1_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 831 [3/4] (10.5ns)   --->   "%d2_5 = fsub i32 %tmp_81, i32 %tmp_82" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 831 'fsub' 'd2_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 832 [3/4] (10.5ns)   --->   "%sub79_5 = fsub i32 %tmp_82, i32 %tmp_80" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 832 'fsub' 'sub79_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 833 [3/4] (10.5ns)   --->   "%sub91_5 = fsub i32 %tmp_80, i32 %tmp_82" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 833 'fsub' 'sub91_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 834 [4/4] (10.5ns)   --->   "%d1_6 = fsub i32 %tmp_85, i32 %tmp_86" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 834 'fsub' 'd1_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 835 [4/4] (10.5ns)   --->   "%d2_6 = fsub i32 %tmp_87, i32 %tmp_88" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 835 'fsub' 'd2_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 836 [1/1] (0.00ns)   --->   "%bitcast_ln298_12 = bitcast i32 %tmp_86" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 836 'bitcast' 'bitcast_ln298_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_10 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_12, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 837 'partselect' 'tmp_35' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_10 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln298_12 = trunc i32 %bitcast_ln298_12" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 838 'trunc' 'trunc_ln298_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_10 : Operation 839 [1/1] (0.00ns)   --->   "%bitcast_ln298_13 = bitcast i32 %tmp_88" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 839 'bitcast' 'bitcast_ln298_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_10 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_13, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 840 'partselect' 'tmp_36' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_10 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln298_13 = trunc i32 %bitcast_ln298_13" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 841 'trunc' 'trunc_ln298_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_10 : Operation 842 [1/1] (1.55ns)   --->   "%icmp_ln298_24 = icmp_ne  i8 %tmp_35, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 842 'icmp' 'icmp_ln298_24' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 843 [1/1] (2.44ns)   --->   "%icmp_ln298_25 = icmp_eq  i23 %trunc_ln298_12, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 843 'icmp' 'icmp_ln298_25' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_13)   --->   "%or_ln298_12 = or i1 %icmp_ln298_25, i1 %icmp_ln298_24" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 844 'or' 'or_ln298_12' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 845 [1/1] (1.55ns)   --->   "%icmp_ln298_26 = icmp_ne  i8 %tmp_36, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 845 'icmp' 'icmp_ln298_26' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 846 [1/1] (2.44ns)   --->   "%icmp_ln298_27 = icmp_eq  i23 %trunc_ln298_13, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 846 'icmp' 'icmp_ln298_27' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_13)   --->   "%or_ln298_13 = or i1 %icmp_ln298_27, i1 %icmp_ln298_26" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 847 'or' 'or_ln298_13' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_13)   --->   "%and_ln298_12 = and i1 %or_ln298_12, i1 %or_ln298_13" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 848 'and' 'and_ln298_12' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 849 [1/2] (5.43ns)   --->   "%tmp_37 = fcmp_olt  i32 %tmp_86, i32 %tmp_88" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 849 'fcmp' 'tmp_37' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 850 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln298_13 = and i1 %and_ln298_12, i1 %tmp_37" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 850 'and' 'and_ln298_13' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 851 [4/4] (10.5ns)   --->   "%sub79_6 = fsub i32 %tmp_88, i32 %tmp_86" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 851 'fsub' 'sub79_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 852 [1/2] (3.25ns)   --->   "%regions_center_0_load_14 = load i12 %regions_center_0_addr_13" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 852 'load' 'regions_center_0_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 853 [1/2] (3.25ns)   --->   "%regions_center_1_load_14 = load i12 %regions_center_1_addr_13" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 853 'load' 'regions_center_1_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 854 [1/1] (1.58ns)   --->   "%tmp_89 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_14, i32 %regions_center_1_load_14, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 854 'mux' 'tmp_89' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 855 [1/2] (3.25ns)   --->   "%regions_center_0_load_15 = load i12 %regions_center_0_addr_15" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 855 'load' 'regions_center_0_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 856 [1/2] (3.25ns)   --->   "%regions_center_1_load_15 = load i12 %regions_center_1_addr_15" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 856 'load' 'regions_center_1_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 857 [1/1] (1.58ns)   --->   "%tmp_90 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_15, i32 %regions_center_1_load_15, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 857 'mux' 'tmp_90' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 858 [1/2] (3.25ns)   --->   "%regions_max_0_load_14 = load i12 %regions_max_0_addr_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 858 'load' 'regions_max_0_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 859 [1/2] (3.25ns)   --->   "%regions_max_1_load_14 = load i12 %regions_max_1_addr_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 859 'load' 'regions_max_1_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 860 [1/1] (1.58ns)   --->   "%tmp_91 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_14, i32 %regions_max_1_load_14, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 860 'mux' 'tmp_91' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 861 [1/2] (3.25ns)   --->   "%regions_min_0_load_14 = load i12 %regions_min_0_addr_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 861 'load' 'regions_min_0_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 862 [1/2] (3.25ns)   --->   "%regions_min_1_load_14 = load i12 %regions_min_1_addr_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 862 'load' 'regions_min_1_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 863 [1/1] (1.58ns)   --->   "%tmp_92 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_14, i32 %regions_min_1_load_14, i1 %trunc_ln251_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 863 'mux' 'tmp_92' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 864 [1/2] (3.25ns)   --->   "%regions_max_0_load_15 = load i12 %regions_max_0_addr_15" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 864 'load' 'regions_max_0_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 865 [1/2] (3.25ns)   --->   "%regions_max_1_load_15 = load i12 %regions_max_1_addr_15" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 865 'load' 'regions_max_1_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 866 [1/1] (1.58ns)   --->   "%tmp_93 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_15, i32 %regions_max_1_load_15, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 866 'mux' 'tmp_93' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 867 [1/2] (3.25ns)   --->   "%regions_min_0_load_15 = load i12 %regions_min_0_addr_15" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 867 'load' 'regions_min_0_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 868 [1/2] (3.25ns)   --->   "%regions_min_1_load_15 = load i12 %regions_min_1_addr_15" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 868 'load' 'regions_min_1_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 869 [1/1] (1.58ns)   --->   "%tmp_94 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_15, i32 %regions_min_1_load_15, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 869 'mux' 'tmp_94' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 870 [2/2] (5.43ns)   --->   "%tmp_42 = fcmp_olt  i32 %tmp_92, i32 %tmp_94" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 870 'fcmp' 'tmp_42' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 871 [3/4] (10.5ns)   --->   "%distance = fadd i32 %mul, i32 0" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 871 'fadd' 'distance' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 872 [1/4] (10.5ns)   --->   "%ov = fsub i32 %d1, i32 %sub" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 872 'fsub' 'ov' <Predicate = (icmp_ln1073 & and_ln298_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 873 [1/4] (10.5ns)   --->   "%ov_1 = fsub i32 %d2, i32 %sub2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 873 'fsub' 'ov_1' <Predicate = (icmp_ln1073 & !and_ln298_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 874 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_2 = select i1 %and_ln298_1, i32 %ov, i32 %ov_1" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 874 'select' 'ov_2' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 875 [2/4] (10.5ns)   --->   "%ov_4 = fsub i32 %d1_1, i32 %sub79_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 875 'fsub' 'ov_4' <Predicate = (icmp_ln1073 & and_ln298_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 876 [2/4] (10.5ns)   --->   "%ov_5 = fsub i32 %d2_1, i32 %sub91_1" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 876 'fsub' 'ov_5' <Predicate = (icmp_ln1073 & !and_ln298_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 877 [1/2] (12.3ns)   --->   "%mul_2 = fmul i32 %d_2, i32 %d_2" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 877 'fmul' 'mul_2' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 878 [3/4] (10.5ns)   --->   "%ov_8 = fsub i32 %d1_2, i32 %sub79_2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 878 'fsub' 'ov_8' <Predicate = (icmp_ln1073 & and_ln298_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 879 [3/4] (10.5ns)   --->   "%ov_9 = fsub i32 %d2_2, i32 %sub91_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 879 'fsub' 'ov_9' <Predicate = (icmp_ln1073 & !and_ln298_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 880 [2/2] (12.3ns)   --->   "%mul_3 = fmul i32 %d_3, i32 %d_3" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 880 'fmul' 'mul_3' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 881 [4/4] (10.5ns)   --->   "%ov_12 = fsub i32 %d1_3, i32 %sub79_3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 881 'fsub' 'ov_12' <Predicate = (icmp_ln1073 & and_ln298_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 882 [4/4] (10.5ns)   --->   "%ov_13 = fsub i32 %d2_3, i32 %sub91_3" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 882 'fsub' 'ov_13' <Predicate = (icmp_ln1073 & !and_ln298_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 883 [1/4] (10.5ns)   --->   "%d_4 = fsub i32 %tmp_71, i32 %tmp_72" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 883 'fsub' 'd_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 884 [1/4] (10.5ns)   --->   "%d1_4 = fsub i32 %tmp_73, i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 884 'fsub' 'd1_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 885 [1/4] (10.5ns)   --->   "%d2_4 = fsub i32 %tmp_75, i32 %tmp_76" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 885 'fsub' 'd2_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 886 [1/4] (10.5ns)   --->   "%sub79_4 = fsub i32 %tmp_76, i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 886 'fsub' 'sub79_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 887 [1/4] (10.5ns)   --->   "%sub91_4 = fsub i32 %tmp_74, i32 %tmp_76" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 887 'fsub' 'sub91_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 888 [2/4] (10.5ns)   --->   "%d_5 = fsub i32 %tmp_77, i32 %tmp_78" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 888 'fsub' 'd_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 889 [2/4] (10.5ns)   --->   "%d1_5 = fsub i32 %tmp_79, i32 %tmp_80" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 889 'fsub' 'd1_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 890 [2/4] (10.5ns)   --->   "%d2_5 = fsub i32 %tmp_81, i32 %tmp_82" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 890 'fsub' 'd2_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 891 [2/4] (10.5ns)   --->   "%sub79_5 = fsub i32 %tmp_82, i32 %tmp_80" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 891 'fsub' 'sub79_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 892 [2/4] (10.5ns)   --->   "%sub91_5 = fsub i32 %tmp_80, i32 %tmp_82" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 892 'fsub' 'sub91_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 893 [4/4] (10.5ns)   --->   "%d_6 = fsub i32 %tmp_83, i32 %tmp_84" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 893 'fsub' 'd_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 894 [3/4] (10.5ns)   --->   "%d1_6 = fsub i32 %tmp_85, i32 %tmp_86" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 894 'fsub' 'd1_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 895 [3/4] (10.5ns)   --->   "%d2_6 = fsub i32 %tmp_87, i32 %tmp_88" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 895 'fsub' 'd2_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 896 [3/4] (10.5ns)   --->   "%sub79_6 = fsub i32 %tmp_88, i32 %tmp_86" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 896 'fsub' 'sub79_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 897 [4/4] (10.5ns)   --->   "%sub91_6 = fsub i32 %tmp_86, i32 %tmp_88" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 897 'fsub' 'sub91_6' <Predicate = (icmp_ln1073 & !and_ln298_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 898 [4/4] (10.5ns)   --->   "%d1_7 = fsub i32 %tmp_91, i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 898 'fsub' 'd1_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 899 [4/4] (10.5ns)   --->   "%d2_7 = fsub i32 %tmp_93, i32 %tmp_94" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 899 'fsub' 'd2_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 900 [1/1] (0.00ns)   --->   "%bitcast_ln298_14 = bitcast i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 900 'bitcast' 'bitcast_ln298_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_11 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_14, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 901 'partselect' 'tmp_40' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_11 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln298_14 = trunc i32 %bitcast_ln298_14" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 902 'trunc' 'trunc_ln298_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_11 : Operation 903 [1/1] (0.00ns)   --->   "%bitcast_ln298_15 = bitcast i32 %tmp_94" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 903 'bitcast' 'bitcast_ln298_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_11 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln298_15, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 904 'partselect' 'tmp_41' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_11 : Operation 905 [1/1] (0.00ns)   --->   "%trunc_ln298_15 = trunc i32 %bitcast_ln298_15" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 905 'trunc' 'trunc_ln298_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_11 : Operation 906 [1/1] (1.55ns)   --->   "%icmp_ln298_28 = icmp_ne  i8 %tmp_40, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 906 'icmp' 'icmp_ln298_28' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 907 [1/1] (2.44ns)   --->   "%icmp_ln298_29 = icmp_eq  i23 %trunc_ln298_14, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 907 'icmp' 'icmp_ln298_29' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_15)   --->   "%or_ln298_14 = or i1 %icmp_ln298_29, i1 %icmp_ln298_28" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 908 'or' 'or_ln298_14' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 909 [1/1] (1.55ns)   --->   "%icmp_ln298_30 = icmp_ne  i8 %tmp_41, i8 255" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 909 'icmp' 'icmp_ln298_30' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 910 [1/1] (2.44ns)   --->   "%icmp_ln298_31 = icmp_eq  i23 %trunc_ln298_15, i23 0" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 910 'icmp' 'icmp_ln298_31' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_15)   --->   "%or_ln298_15 = or i1 %icmp_ln298_31, i1 %icmp_ln298_30" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 911 'or' 'or_ln298_15' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node and_ln298_15)   --->   "%and_ln298_14 = and i1 %or_ln298_14, i1 %or_ln298_15" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 912 'and' 'and_ln298_14' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 913 [1/2] (5.43ns)   --->   "%tmp_42 = fcmp_olt  i32 %tmp_92, i32 %tmp_94" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 913 'fcmp' 'tmp_42' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 914 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln298_15 = and i1 %and_ln298_14, i1 %tmp_42" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 914 'and' 'and_ln298_15' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 915 [4/4] (10.5ns)   --->   "%sub79_7 = fsub i32 %tmp_94, i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 915 'fsub' 'sub79_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 916 [4/4] (10.5ns)   --->   "%sub91_7 = fsub i32 %tmp_92, i32 %tmp_94" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 916 'fsub' 'sub91_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 917 [2/4] (10.5ns)   --->   "%distance = fadd i32 %mul, i32 0" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 917 'fadd' 'distance' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 918 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_olt  i32 %ov_2, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 918 'fcmp' 'tmp_9' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 919 [1/4] (10.5ns)   --->   "%ov_4 = fsub i32 %d1_1, i32 %sub79_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 919 'fsub' 'ov_4' <Predicate = (icmp_ln1073 & and_ln298_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 920 [1/4] (10.5ns)   --->   "%ov_5 = fsub i32 %d2_1, i32 %sub91_1" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 920 'fsub' 'ov_5' <Predicate = (icmp_ln1073 & !and_ln298_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 921 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_6 = select i1 %and_ln298_3, i32 %ov_4, i32 %ov_5" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 921 'select' 'ov_6' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 922 [2/4] (10.5ns)   --->   "%ov_8 = fsub i32 %d1_2, i32 %sub79_2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 922 'fsub' 'ov_8' <Predicate = (icmp_ln1073 & and_ln298_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 923 [2/4] (10.5ns)   --->   "%ov_9 = fsub i32 %d2_2, i32 %sub91_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 923 'fsub' 'ov_9' <Predicate = (icmp_ln1073 & !and_ln298_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 924 [1/2] (12.3ns)   --->   "%mul_3 = fmul i32 %d_3, i32 %d_3" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 924 'fmul' 'mul_3' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 925 [3/4] (10.5ns)   --->   "%ov_12 = fsub i32 %d1_3, i32 %sub79_3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 925 'fsub' 'ov_12' <Predicate = (icmp_ln1073 & and_ln298_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 926 [3/4] (10.5ns)   --->   "%ov_13 = fsub i32 %d2_3, i32 %sub91_3" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 926 'fsub' 'ov_13' <Predicate = (icmp_ln1073 & !and_ln298_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 927 [2/2] (12.3ns)   --->   "%mul_4 = fmul i32 %d_4, i32 %d_4" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 927 'fmul' 'mul_4' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 928 [4/4] (10.5ns)   --->   "%ov_16 = fsub i32 %d1_4, i32 %sub79_4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 928 'fsub' 'ov_16' <Predicate = (icmp_ln1073 & and_ln298_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 929 [4/4] (10.5ns)   --->   "%ov_17 = fsub i32 %d2_4, i32 %sub91_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 929 'fsub' 'ov_17' <Predicate = (icmp_ln1073 & !and_ln298_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 930 [1/4] (10.5ns)   --->   "%d_5 = fsub i32 %tmp_77, i32 %tmp_78" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 930 'fsub' 'd_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 931 [1/4] (10.5ns)   --->   "%d1_5 = fsub i32 %tmp_79, i32 %tmp_80" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 931 'fsub' 'd1_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 932 [1/4] (10.5ns)   --->   "%d2_5 = fsub i32 %tmp_81, i32 %tmp_82" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 932 'fsub' 'd2_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 933 [1/4] (10.5ns)   --->   "%sub79_5 = fsub i32 %tmp_82, i32 %tmp_80" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 933 'fsub' 'sub79_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 934 [1/4] (10.5ns)   --->   "%sub91_5 = fsub i32 %tmp_80, i32 %tmp_82" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 934 'fsub' 'sub91_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 935 [3/4] (10.5ns)   --->   "%d_6 = fsub i32 %tmp_83, i32 %tmp_84" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 935 'fsub' 'd_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 936 [2/4] (10.5ns)   --->   "%d1_6 = fsub i32 %tmp_85, i32 %tmp_86" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 936 'fsub' 'd1_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 937 [2/4] (10.5ns)   --->   "%d2_6 = fsub i32 %tmp_87, i32 %tmp_88" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 937 'fsub' 'd2_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 938 [2/4] (10.5ns)   --->   "%sub79_6 = fsub i32 %tmp_88, i32 %tmp_86" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 938 'fsub' 'sub79_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 939 [3/4] (10.5ns)   --->   "%sub91_6 = fsub i32 %tmp_86, i32 %tmp_88" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 939 'fsub' 'sub91_6' <Predicate = (icmp_ln1073 & !and_ln298_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 940 [4/4] (10.5ns)   --->   "%d_7 = fsub i32 %tmp_89, i32 %tmp_90" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 940 'fsub' 'd_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 941 [3/4] (10.5ns)   --->   "%d1_7 = fsub i32 %tmp_91, i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 941 'fsub' 'd1_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 942 [3/4] (10.5ns)   --->   "%d2_7 = fsub i32 %tmp_93, i32 %tmp_94" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 942 'fsub' 'd2_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 943 [3/4] (10.5ns)   --->   "%sub79_7 = fsub i32 %tmp_94, i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 943 'fsub' 'sub79_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 944 [3/4] (10.5ns)   --->   "%sub91_7 = fsub i32 %tmp_92, i32 %tmp_94" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 944 'fsub' 'sub91_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 945 [1/4] (10.5ns)   --->   "%distance = fadd i32 %mul, i32 0" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 945 'fadd' 'distance' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 946 [1/1] (0.00ns)   --->   "%bitcast_ln302 = bitcast i32 %ov_2" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 946 'bitcast' 'bitcast_ln302' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_13 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln302, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 947 'partselect' 'tmp_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_13 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln302 = trunc i32 %bitcast_ln302" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 948 'trunc' 'trunc_ln302' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_13 : Operation 949 [1/1] (1.55ns)   --->   "%icmp_ln302 = icmp_ne  i8 %tmp_8, i8 255" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 949 'icmp' 'icmp_ln302' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 950 [1/1] (2.44ns)   --->   "%icmp_ln302_1 = icmp_eq  i23 %trunc_ln302, i23 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 950 'icmp' 'icmp_ln302_1' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node ov_32)   --->   "%or_ln302 = or i1 %icmp_ln302_1, i1 %icmp_ln302" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 951 'or' 'or_ln302' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 952 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_olt  i32 %ov_2, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 952 'fcmp' 'tmp_9' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node ov_32)   --->   "%and_ln302 = and i1 %or_ln302, i1 %tmp_9" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 953 'and' 'and_ln302' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 954 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_32 = select i1 %and_ln302, i32 0, i32 %ov_2" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 954 'select' 'ov_32' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 955 [2/2] (5.43ns)   --->   "%tmp_14 = fcmp_olt  i32 %ov_6, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 955 'fcmp' 'tmp_14' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 956 [1/4] (10.5ns)   --->   "%ov_8 = fsub i32 %d1_2, i32 %sub79_2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 956 'fsub' 'ov_8' <Predicate = (icmp_ln1073 & and_ln298_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 957 [1/4] (10.5ns)   --->   "%ov_9 = fsub i32 %d2_2, i32 %sub91_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 957 'fsub' 'ov_9' <Predicate = (icmp_ln1073 & !and_ln298_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 958 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_10 = select i1 %and_ln298_5, i32 %ov_8, i32 %ov_9" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 958 'select' 'ov_10' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 959 [2/4] (10.5ns)   --->   "%ov_12 = fsub i32 %d1_3, i32 %sub79_3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 959 'fsub' 'ov_12' <Predicate = (icmp_ln1073 & and_ln298_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 960 [2/4] (10.5ns)   --->   "%ov_13 = fsub i32 %d2_3, i32 %sub91_3" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 960 'fsub' 'ov_13' <Predicate = (icmp_ln1073 & !and_ln298_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 961 [1/2] (12.3ns)   --->   "%mul_4 = fmul i32 %d_4, i32 %d_4" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 961 'fmul' 'mul_4' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 962 [3/4] (10.5ns)   --->   "%ov_16 = fsub i32 %d1_4, i32 %sub79_4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 962 'fsub' 'ov_16' <Predicate = (icmp_ln1073 & and_ln298_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 963 [3/4] (10.5ns)   --->   "%ov_17 = fsub i32 %d2_4, i32 %sub91_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 963 'fsub' 'ov_17' <Predicate = (icmp_ln1073 & !and_ln298_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 964 [2/2] (12.3ns)   --->   "%mul_5 = fmul i32 %d_5, i32 %d_5" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 964 'fmul' 'mul_5' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 965 [4/4] (10.5ns)   --->   "%ov_20 = fsub i32 %d1_5, i32 %sub79_5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 965 'fsub' 'ov_20' <Predicate = (icmp_ln1073 & and_ln298_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 966 [4/4] (10.5ns)   --->   "%ov_21 = fsub i32 %d2_5, i32 %sub91_5" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 966 'fsub' 'ov_21' <Predicate = (icmp_ln1073 & !and_ln298_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 967 [2/4] (10.5ns)   --->   "%d_6 = fsub i32 %tmp_83, i32 %tmp_84" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 967 'fsub' 'd_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 968 [1/4] (10.5ns)   --->   "%d1_6 = fsub i32 %tmp_85, i32 %tmp_86" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 968 'fsub' 'd1_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 969 [1/4] (10.5ns)   --->   "%d2_6 = fsub i32 %tmp_87, i32 %tmp_88" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 969 'fsub' 'd2_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 970 [1/4] (10.5ns)   --->   "%sub79_6 = fsub i32 %tmp_88, i32 %tmp_86" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 970 'fsub' 'sub79_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 971 [2/4] (10.5ns)   --->   "%sub91_6 = fsub i32 %tmp_86, i32 %tmp_88" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 971 'fsub' 'sub91_6' <Predicate = (icmp_ln1073 & !and_ln298_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 972 [3/4] (10.5ns)   --->   "%d_7 = fsub i32 %tmp_89, i32 %tmp_90" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 972 'fsub' 'd_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 973 [2/4] (10.5ns)   --->   "%d1_7 = fsub i32 %tmp_91, i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 973 'fsub' 'd1_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 974 [2/4] (10.5ns)   --->   "%d2_7 = fsub i32 %tmp_93, i32 %tmp_94" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 974 'fsub' 'd2_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 975 [2/4] (10.5ns)   --->   "%sub79_7 = fsub i32 %tmp_94, i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 975 'fsub' 'sub79_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 976 [2/4] (10.5ns)   --->   "%sub91_7 = fsub i32 %tmp_92, i32 %tmp_94" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 976 'fsub' 'sub91_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 977 [4/4] (10.5ns)   --->   "%distance_1 = fadd i32 %distance, i32 %mul_1" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 977 'fadd' 'distance_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 978 [1/1] (0.00ns)   --->   "%bitcast_ln302_1 = bitcast i32 %ov_6" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 978 'bitcast' 'bitcast_ln302_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_14 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln302_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 979 'partselect' 'tmp_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_14 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln302_1 = trunc i32 %bitcast_ln302_1" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 980 'trunc' 'trunc_ln302_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_14 : Operation 981 [1/1] (1.55ns)   --->   "%icmp_ln302_2 = icmp_ne  i8 %tmp_13, i8 255" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 981 'icmp' 'icmp_ln302_2' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 982 [1/1] (2.44ns)   --->   "%icmp_ln302_3 = icmp_eq  i23 %trunc_ln302_1, i23 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 982 'icmp' 'icmp_ln302_3' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node ov_7)   --->   "%or_ln302_1 = or i1 %icmp_ln302_3, i1 %icmp_ln302_2" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 983 'or' 'or_ln302_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 984 [1/2] (5.43ns)   --->   "%tmp_14 = fcmp_olt  i32 %ov_6, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 984 'fcmp' 'tmp_14' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node ov_7)   --->   "%and_ln302_1 = and i1 %or_ln302_1, i1 %tmp_14" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 985 'and' 'and_ln302_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 986 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_7 = select i1 %and_ln302_1, i32 0, i32 %ov_6" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 986 'select' 'ov_7' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 987 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp_olt  i32 %ov_10, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 987 'fcmp' 'tmp_19' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 988 [1/4] (10.5ns)   --->   "%ov_12 = fsub i32 %d1_3, i32 %sub79_3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 988 'fsub' 'ov_12' <Predicate = (icmp_ln1073 & and_ln298_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 989 [1/4] (10.5ns)   --->   "%ov_13 = fsub i32 %d2_3, i32 %sub91_3" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 989 'fsub' 'ov_13' <Predicate = (icmp_ln1073 & !and_ln298_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 990 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_14 = select i1 %and_ln298_7, i32 %ov_12, i32 %ov_13" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 990 'select' 'ov_14' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 991 [2/4] (10.5ns)   --->   "%ov_16 = fsub i32 %d1_4, i32 %sub79_4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 991 'fsub' 'ov_16' <Predicate = (icmp_ln1073 & and_ln298_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 992 [2/4] (10.5ns)   --->   "%ov_17 = fsub i32 %d2_4, i32 %sub91_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 992 'fsub' 'ov_17' <Predicate = (icmp_ln1073 & !and_ln298_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 993 [1/2] (12.3ns)   --->   "%mul_5 = fmul i32 %d_5, i32 %d_5" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 993 'fmul' 'mul_5' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 994 [3/4] (10.5ns)   --->   "%ov_20 = fsub i32 %d1_5, i32 %sub79_5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 994 'fsub' 'ov_20' <Predicate = (icmp_ln1073 & and_ln298_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 995 [3/4] (10.5ns)   --->   "%ov_21 = fsub i32 %d2_5, i32 %sub91_5" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 995 'fsub' 'ov_21' <Predicate = (icmp_ln1073 & !and_ln298_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 996 [1/4] (10.5ns)   --->   "%d_6 = fsub i32 %tmp_83, i32 %tmp_84" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 996 'fsub' 'd_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 997 [1/4] (10.5ns)   --->   "%sub91_6 = fsub i32 %tmp_86, i32 %tmp_88" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 997 'fsub' 'sub91_6' <Predicate = (icmp_ln1073 & !and_ln298_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 998 [2/4] (10.5ns)   --->   "%d_7 = fsub i32 %tmp_89, i32 %tmp_90" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 998 'fsub' 'd_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 999 [1/4] (10.5ns)   --->   "%d1_7 = fsub i32 %tmp_91, i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 999 'fsub' 'd1_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1000 [1/4] (10.5ns)   --->   "%d2_7 = fsub i32 %tmp_93, i32 %tmp_94" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 1000 'fsub' 'd2_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1001 [1/4] (10.5ns)   --->   "%sub79_7 = fsub i32 %tmp_94, i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1001 'fsub' 'sub79_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1002 [1/4] (10.5ns)   --->   "%sub91_7 = fsub i32 %tmp_92, i32 %tmp_94" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 1002 'fsub' 'sub91_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 1003 [3/4] (10.5ns)   --->   "%distance_1 = fadd i32 %distance, i32 %mul_1" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1003 'fadd' 'distance_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1004 [2/2] (12.3ns)   --->   "%overlap_1 = fmul i32 %ov_32, i32 %ov_7" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1004 'fmul' 'overlap_1' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1005 [1/1] (0.00ns)   --->   "%bitcast_ln302_2 = bitcast i32 %ov_10" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1005 'bitcast' 'bitcast_ln302_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_15 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln302_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1006 'partselect' 'tmp_18' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_15 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln302_2 = trunc i32 %bitcast_ln302_2" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1007 'trunc' 'trunc_ln302_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_15 : Operation 1008 [1/1] (1.55ns)   --->   "%icmp_ln302_4 = icmp_ne  i8 %tmp_18, i8 255" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1008 'icmp' 'icmp_ln302_4' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1009 [1/1] (2.44ns)   --->   "%icmp_ln302_5 = icmp_eq  i23 %trunc_ln302_2, i23 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1009 'icmp' 'icmp_ln302_5' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node ov_11)   --->   "%or_ln302_2 = or i1 %icmp_ln302_5, i1 %icmp_ln302_4" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1010 'or' 'or_ln302_2' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1011 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp_olt  i32 %ov_10, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1011 'fcmp' 'tmp_19' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node ov_11)   --->   "%and_ln302_2 = and i1 %or_ln302_2, i1 %tmp_19" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1012 'and' 'and_ln302_2' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1013 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_11 = select i1 %and_ln302_2, i32 0, i32 %ov_10" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1013 'select' 'ov_11' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1014 [2/2] (5.43ns)   --->   "%tmp_24 = fcmp_olt  i32 %ov_14, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1014 'fcmp' 'tmp_24' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1015 [1/4] (10.5ns)   --->   "%ov_16 = fsub i32 %d1_4, i32 %sub79_4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1015 'fsub' 'ov_16' <Predicate = (icmp_ln1073 & and_ln298_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1016 [1/4] (10.5ns)   --->   "%ov_17 = fsub i32 %d2_4, i32 %sub91_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 1016 'fsub' 'ov_17' <Predicate = (icmp_ln1073 & !and_ln298_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1017 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_18 = select i1 %and_ln298_9, i32 %ov_16, i32 %ov_17" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 1017 'select' 'ov_18' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1018 [2/4] (10.5ns)   --->   "%ov_20 = fsub i32 %d1_5, i32 %sub79_5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1018 'fsub' 'ov_20' <Predicate = (icmp_ln1073 & and_ln298_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1019 [2/4] (10.5ns)   --->   "%ov_21 = fsub i32 %d2_5, i32 %sub91_5" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 1019 'fsub' 'ov_21' <Predicate = (icmp_ln1073 & !and_ln298_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1020 [2/2] (12.3ns)   --->   "%mul_6 = fmul i32 %d_6, i32 %d_6" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1020 'fmul' 'mul_6' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1021 [4/4] (10.5ns)   --->   "%ov_24 = fsub i32 %d1_6, i32 %sub79_6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1021 'fsub' 'ov_24' <Predicate = (icmp_ln1073 & and_ln298_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1022 [4/4] (10.5ns)   --->   "%ov_25 = fsub i32 %d2_6, i32 %sub91_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 1022 'fsub' 'ov_25' <Predicate = (icmp_ln1073 & !and_ln298_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1023 [1/4] (10.5ns)   --->   "%d_7 = fsub i32 %tmp_89, i32 %tmp_90" [detector_solid/abs_solid_detector.cpp:290]   --->   Operation 1023 'fsub' 'd_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1024 [4/4] (10.5ns)   --->   "%ov_28 = fsub i32 %d1_7, i32 %sub79_7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1024 'fsub' 'ov_28' <Predicate = (icmp_ln1073 & and_ln298_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 1025 [2/4] (10.5ns)   --->   "%distance_1 = fadd i32 %distance, i32 %mul_1" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1025 'fadd' 'distance_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1026 [1/2] (12.3ns)   --->   "%overlap_1 = fmul i32 %ov_32, i32 %ov_7" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1026 'fmul' 'overlap_1' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1027 [1/1] (0.00ns)   --->   "%bitcast_ln302_3 = bitcast i32 %ov_14" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1027 'bitcast' 'bitcast_ln302_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_16 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln302_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1028 'partselect' 'tmp_23' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_16 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln302_3 = trunc i32 %bitcast_ln302_3" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1029 'trunc' 'trunc_ln302_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_16 : Operation 1030 [1/1] (1.55ns)   --->   "%icmp_ln302_6 = icmp_ne  i8 %tmp_23, i8 255" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1030 'icmp' 'icmp_ln302_6' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1031 [1/1] (2.44ns)   --->   "%icmp_ln302_7 = icmp_eq  i23 %trunc_ln302_3, i23 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1031 'icmp' 'icmp_ln302_7' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node ov_15)   --->   "%or_ln302_3 = or i1 %icmp_ln302_7, i1 %icmp_ln302_6" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1032 'or' 'or_ln302_3' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1033 [1/2] (5.43ns)   --->   "%tmp_24 = fcmp_olt  i32 %ov_14, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1033 'fcmp' 'tmp_24' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node ov_15)   --->   "%and_ln302_3 = and i1 %or_ln302_3, i1 %tmp_24" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1034 'and' 'and_ln302_3' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1035 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_15 = select i1 %and_ln302_3, i32 0, i32 %ov_14" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1035 'select' 'ov_15' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1036 [2/2] (5.43ns)   --->   "%tmp_29 = fcmp_olt  i32 %ov_18, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1036 'fcmp' 'tmp_29' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1037 [1/4] (10.5ns)   --->   "%ov_20 = fsub i32 %d1_5, i32 %sub79_5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1037 'fsub' 'ov_20' <Predicate = (icmp_ln1073 & and_ln298_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1038 [1/4] (10.5ns)   --->   "%ov_21 = fsub i32 %d2_5, i32 %sub91_5" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 1038 'fsub' 'ov_21' <Predicate = (icmp_ln1073 & !and_ln298_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1039 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_22 = select i1 %and_ln298_11, i32 %ov_20, i32 %ov_21" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 1039 'select' 'ov_22' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1040 [1/2] (12.3ns)   --->   "%mul_6 = fmul i32 %d_6, i32 %d_6" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1040 'fmul' 'mul_6' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1041 [3/4] (10.5ns)   --->   "%ov_24 = fsub i32 %d1_6, i32 %sub79_6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1041 'fsub' 'ov_24' <Predicate = (icmp_ln1073 & and_ln298_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1042 [3/4] (10.5ns)   --->   "%ov_25 = fsub i32 %d2_6, i32 %sub91_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 1042 'fsub' 'ov_25' <Predicate = (icmp_ln1073 & !and_ln298_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1043 [3/4] (10.5ns)   --->   "%ov_28 = fsub i32 %d1_7, i32 %sub79_7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1043 'fsub' 'ov_28' <Predicate = (icmp_ln1073 & and_ln298_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1044 [4/4] (10.5ns)   --->   "%ov_29 = fsub i32 %d2_7, i32 %sub91_7" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 1044 'fsub' 'ov_29' <Predicate = (icmp_ln1073 & !and_ln298_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 1045 [1/4] (10.5ns)   --->   "%distance_1 = fadd i32 %distance, i32 %mul_1" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1045 'fadd' 'distance_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1046 [2/2] (12.3ns)   --->   "%overlap_2 = fmul i32 %overlap_1, i32 %ov_11" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1046 'fmul' 'overlap_2' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1047 [1/1] (0.00ns)   --->   "%bitcast_ln302_4 = bitcast i32 %ov_18" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1047 'bitcast' 'bitcast_ln302_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_17 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln302_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1048 'partselect' 'tmp_28' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_17 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln302_4 = trunc i32 %bitcast_ln302_4" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1049 'trunc' 'trunc_ln302_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_17 : Operation 1050 [1/1] (1.55ns)   --->   "%icmp_ln302_8 = icmp_ne  i8 %tmp_28, i8 255" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1050 'icmp' 'icmp_ln302_8' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1051 [1/1] (2.44ns)   --->   "%icmp_ln302_9 = icmp_eq  i23 %trunc_ln302_4, i23 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1051 'icmp' 'icmp_ln302_9' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node ov_19)   --->   "%or_ln302_4 = or i1 %icmp_ln302_9, i1 %icmp_ln302_8" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1052 'or' 'or_ln302_4' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1053 [1/2] (5.43ns)   --->   "%tmp_29 = fcmp_olt  i32 %ov_18, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1053 'fcmp' 'tmp_29' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node ov_19)   --->   "%and_ln302_4 = and i1 %or_ln302_4, i1 %tmp_29" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1054 'and' 'and_ln302_4' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1055 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_19 = select i1 %and_ln302_4, i32 0, i32 %ov_18" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1055 'select' 'ov_19' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1056 [2/2] (5.43ns)   --->   "%tmp_34 = fcmp_olt  i32 %ov_22, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1056 'fcmp' 'tmp_34' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1057 [2/4] (10.5ns)   --->   "%ov_24 = fsub i32 %d1_6, i32 %sub79_6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1057 'fsub' 'ov_24' <Predicate = (icmp_ln1073 & and_ln298_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1058 [2/4] (10.5ns)   --->   "%ov_25 = fsub i32 %d2_6, i32 %sub91_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 1058 'fsub' 'ov_25' <Predicate = (icmp_ln1073 & !and_ln298_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1059 [2/4] (10.5ns)   --->   "%ov_28 = fsub i32 %d1_7, i32 %sub79_7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1059 'fsub' 'ov_28' <Predicate = (icmp_ln1073 & and_ln298_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1060 [3/4] (10.5ns)   --->   "%ov_29 = fsub i32 %d2_7, i32 %sub91_7" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 1060 'fsub' 'ov_29' <Predicate = (icmp_ln1073 & !and_ln298_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.3>
ST_18 : Operation 1061 [4/4] (10.5ns)   --->   "%distance_2 = fadd i32 %distance_1, i32 %mul_2" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1061 'fadd' 'distance_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1062 [1/2] (12.3ns)   --->   "%overlap_2 = fmul i32 %overlap_1, i32 %ov_11" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1062 'fmul' 'overlap_2' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1063 [1/1] (0.00ns)   --->   "%bitcast_ln302_5 = bitcast i32 %ov_22" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1063 'bitcast' 'bitcast_ln302_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_18 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln302_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1064 'partselect' 'tmp_33' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_18 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln302_5 = trunc i32 %bitcast_ln302_5" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1065 'trunc' 'trunc_ln302_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_18 : Operation 1066 [1/1] (1.55ns)   --->   "%icmp_ln302_10 = icmp_ne  i8 %tmp_33, i8 255" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1066 'icmp' 'icmp_ln302_10' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1067 [1/1] (2.44ns)   --->   "%icmp_ln302_11 = icmp_eq  i23 %trunc_ln302_5, i23 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1067 'icmp' 'icmp_ln302_11' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node ov_23)   --->   "%or_ln302_5 = or i1 %icmp_ln302_11, i1 %icmp_ln302_10" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1068 'or' 'or_ln302_5' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1069 [1/2] (5.43ns)   --->   "%tmp_34 = fcmp_olt  i32 %ov_22, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1069 'fcmp' 'tmp_34' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node ov_23)   --->   "%and_ln302_5 = and i1 %or_ln302_5, i1 %tmp_34" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1070 'and' 'and_ln302_5' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1071 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_23 = select i1 %and_ln302_5, i32 0, i32 %ov_22" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1071 'select' 'ov_23' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1072 [1/4] (10.5ns)   --->   "%ov_24 = fsub i32 %d1_6, i32 %sub79_6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1072 'fsub' 'ov_24' <Predicate = (icmp_ln1073 & and_ln298_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1073 [1/4] (10.5ns)   --->   "%ov_25 = fsub i32 %d2_6, i32 %sub91_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 1073 'fsub' 'ov_25' <Predicate = (icmp_ln1073 & !and_ln298_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1074 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_26 = select i1 %and_ln298_13, i32 %ov_24, i32 %ov_25" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 1074 'select' 'ov_26' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1075 [2/2] (12.3ns)   --->   "%mul_7 = fmul i32 %d_7, i32 %d_7" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1075 'fmul' 'mul_7' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1076 [1/4] (10.5ns)   --->   "%ov_28 = fsub i32 %d1_7, i32 %sub79_7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1076 'fsub' 'ov_28' <Predicate = (icmp_ln1073 & and_ln298_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1077 [2/4] (10.5ns)   --->   "%ov_29 = fsub i32 %d2_7, i32 %sub91_7" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 1077 'fsub' 'ov_29' <Predicate = (icmp_ln1073 & !and_ln298_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 1078 [3/4] (10.5ns)   --->   "%distance_2 = fadd i32 %distance_1, i32 %mul_2" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1078 'fadd' 'distance_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1079 [2/2] (12.3ns)   --->   "%overlap_3 = fmul i32 %overlap_2, i32 %ov_15" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1079 'fmul' 'overlap_3' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1080 [2/2] (5.43ns)   --->   "%tmp_39 = fcmp_olt  i32 %ov_26, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1080 'fcmp' 'tmp_39' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1081 [1/2] (12.3ns)   --->   "%mul_7 = fmul i32 %d_7, i32 %d_7" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1081 'fmul' 'mul_7' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1082 [1/4] (10.5ns)   --->   "%ov_29 = fsub i32 %d2_7, i32 %sub91_7" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 1082 'fsub' 'ov_29' <Predicate = (icmp_ln1073 & !and_ln298_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1083 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_30 = select i1 %and_ln298_15, i32 %ov_28, i32 %ov_29" [detector_solid/abs_solid_detector.cpp:298]   --->   Operation 1083 'select' 'ov_30' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 1084 [2/4] (10.5ns)   --->   "%distance_2 = fadd i32 %distance_1, i32 %mul_2" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1084 'fadd' 'distance_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1085 [1/2] (12.3ns)   --->   "%overlap_3 = fmul i32 %overlap_2, i32 %ov_15" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1085 'fmul' 'overlap_3' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1086 [1/1] (0.00ns)   --->   "%bitcast_ln302_6 = bitcast i32 %ov_26" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1086 'bitcast' 'bitcast_ln302_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_20 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln302_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1087 'partselect' 'tmp_38' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_20 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln302_6 = trunc i32 %bitcast_ln302_6" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1088 'trunc' 'trunc_ln302_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_20 : Operation 1089 [1/1] (1.55ns)   --->   "%icmp_ln302_12 = icmp_ne  i8 %tmp_38, i8 255" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1089 'icmp' 'icmp_ln302_12' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1090 [1/1] (2.44ns)   --->   "%icmp_ln302_13 = icmp_eq  i23 %trunc_ln302_6, i23 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1090 'icmp' 'icmp_ln302_13' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node ov_27)   --->   "%or_ln302_6 = or i1 %icmp_ln302_13, i1 %icmp_ln302_12" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1091 'or' 'or_ln302_6' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1092 [1/2] (5.43ns)   --->   "%tmp_39 = fcmp_olt  i32 %ov_26, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1092 'fcmp' 'tmp_39' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node ov_27)   --->   "%and_ln302_6 = and i1 %or_ln302_6, i1 %tmp_39" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1093 'and' 'and_ln302_6' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1094 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_27 = select i1 %and_ln302_6, i32 0, i32 %ov_26" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1094 'select' 'ov_27' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1095 [2/2] (5.43ns)   --->   "%tmp_44 = fcmp_olt  i32 %ov_30, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1095 'fcmp' 'tmp_44' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 1096 [1/4] (10.5ns)   --->   "%distance_2 = fadd i32 %distance_1, i32 %mul_2" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1096 'fadd' 'distance_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1097 [2/2] (12.3ns)   --->   "%overlap_4 = fmul i32 %overlap_3, i32 %ov_19" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1097 'fmul' 'overlap_4' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1098 [1/1] (0.00ns)   --->   "%bitcast_ln302_7 = bitcast i32 %ov_30" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1098 'bitcast' 'bitcast_ln302_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_21 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln302_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1099 'partselect' 'tmp_43' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_21 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln302_7 = trunc i32 %bitcast_ln302_7" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1100 'trunc' 'trunc_ln302_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_21 : Operation 1101 [1/1] (1.55ns)   --->   "%icmp_ln302_14 = icmp_ne  i8 %tmp_43, i8 255" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1101 'icmp' 'icmp_ln302_14' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1102 [1/1] (2.44ns)   --->   "%icmp_ln302_15 = icmp_eq  i23 %trunc_ln302_7, i23 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1102 'icmp' 'icmp_ln302_15' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node ov_31)   --->   "%or_ln302_7 = or i1 %icmp_ln302_15, i1 %icmp_ln302_14" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1103 'or' 'or_ln302_7' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1104 [1/2] (5.43ns)   --->   "%tmp_44 = fcmp_olt  i32 %ov_30, i32 0" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1104 'fcmp' 'tmp_44' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node ov_31)   --->   "%and_ln302_7 = and i1 %or_ln302_7, i1 %tmp_44" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1105 'and' 'and_ln302_7' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1106 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_31 = select i1 %and_ln302_7, i32 0, i32 %ov_30" [detector_solid/abs_solid_detector.cpp:302]   --->   Operation 1106 'select' 'ov_31' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 1107 [4/4] (10.5ns)   --->   "%distance_3 = fadd i32 %distance_2, i32 %mul_3" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1107 'fadd' 'distance_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1108 [1/2] (12.3ns)   --->   "%overlap_4 = fmul i32 %overlap_3, i32 %ov_19" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1108 'fmul' 'overlap_4' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 1109 [3/4] (10.5ns)   --->   "%distance_3 = fadd i32 %distance_2, i32 %mul_3" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1109 'fadd' 'distance_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 1110 [2/4] (10.5ns)   --->   "%distance_3 = fadd i32 %distance_2, i32 %mul_3" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1110 'fadd' 'distance_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1111 [2/2] (12.3ns)   --->   "%overlap_5 = fmul i32 %overlap_4, i32 %ov_23" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1111 'fmul' 'overlap_5' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 12.3>
ST_25 : Operation 1112 [1/4] (10.5ns)   --->   "%distance_3 = fadd i32 %distance_2, i32 %mul_3" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1112 'fadd' 'distance_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1113 [1/2] (12.3ns)   --->   "%overlap_5 = fmul i32 %overlap_4, i32 %ov_23" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1113 'fmul' 'overlap_5' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 1114 [4/4] (10.5ns)   --->   "%distance_4 = fadd i32 %distance_3, i32 %mul_4" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1114 'fadd' 'distance_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 1115 [3/4] (10.5ns)   --->   "%distance_4 = fadd i32 %distance_3, i32 %mul_4" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1115 'fadd' 'distance_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.3>
ST_28 : Operation 1116 [2/4] (10.5ns)   --->   "%distance_4 = fadd i32 %distance_3, i32 %mul_4" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1116 'fadd' 'distance_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1117 [2/2] (12.3ns)   --->   "%overlap_6 = fmul i32 %overlap_5, i32 %ov_27" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1117 'fmul' 'overlap_6' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 12.3>
ST_29 : Operation 1118 [1/4] (10.5ns)   --->   "%distance_4 = fadd i32 %distance_3, i32 %mul_4" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1118 'fadd' 'distance_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1119 [1/2] (12.3ns)   --->   "%overlap_6 = fmul i32 %overlap_5, i32 %ov_27" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1119 'fmul' 'overlap_6' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.3>
ST_30 : Operation 1120 [4/4] (10.5ns)   --->   "%distance_5 = fadd i32 %distance_4, i32 %mul_5" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1120 'fadd' 'distance_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1121 [2/2] (12.3ns)   --->   "%overlap_7 = fmul i32 %overlap_6, i32 %ov_31" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1121 'fmul' 'overlap_7' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.3>
ST_31 : Operation 1122 [3/4] (10.5ns)   --->   "%distance_5 = fadd i32 %distance_4, i32 %mul_5" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1122 'fadd' 'distance_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1123 [1/2] (12.3ns)   --->   "%overlap_7 = fmul i32 %overlap_6, i32 %ov_31" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 1123 'fmul' 'overlap_7' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 1124 [2/4] (10.5ns)   --->   "%distance_5 = fadd i32 %distance_4, i32 %mul_5" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1124 'fadd' 'distance_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1125 [2/2] (5.43ns)   --->   "%tmp_46 = fcmp_ogt  i32 %overlap_7, i32 0" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1125 'fcmp' 'tmp_46' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 1126 [1/4] (10.5ns)   --->   "%distance_5 = fadd i32 %distance_4, i32 %mul_5" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1126 'fadd' 'distance_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1127 [1/2] (5.43ns)   --->   "%tmp_46 = fcmp_ogt  i32 %overlap_7, i32 0" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1127 'fcmp' 'tmp_46' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 0.00>

State 35 <SV = 34> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.00>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 1128 [4/4] (10.5ns)   --->   "%distance_6 = fadd i32 %distance_5, i32 %mul_6" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1128 'fadd' 'distance_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 1129 [3/4] (10.5ns)   --->   "%distance_6 = fadd i32 %distance_5, i32 %mul_6" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1129 'fadd' 'distance_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 1130 [2/4] (10.5ns)   --->   "%distance_6 = fadd i32 %distance_5, i32 %mul_6" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1130 'fadd' 'distance_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 1131 [1/4] (10.5ns)   --->   "%distance_6 = fadd i32 %distance_5, i32 %mul_6" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1131 'fadd' 'distance_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 1132 [4/4] (10.5ns)   --->   "%distance_7 = fadd i32 %distance_6, i32 %mul_7" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1132 'fadd' 'distance_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 1133 [3/4] (10.5ns)   --->   "%distance_7 = fadd i32 %distance_6, i32 %mul_7" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1133 'fadd' 'distance_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 1134 [2/4] (10.5ns)   --->   "%distance_7 = fadd i32 %distance_6, i32 %mul_7" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1134 'fadd' 'distance_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 11.5>
ST_44 : Operation 1135 [1/4] (10.5ns)   --->   "%distance_7 = fadd i32 %distance_6, i32 %mul_7" [detector_solid/abs_solid_detector.cpp:291]   --->   Operation 1135 'fadd' 'distance_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1136 [1/1] (0.00ns)   --->   "%bitcast_ln308 = bitcast i32 %overlap_7" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1136 'bitcast' 'bitcast_ln308' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_44 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln308, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1137 'partselect' 'tmp_45' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_44 : Operation 1138 [1/1] (0.00ns)   --->   "%trunc_ln308 = trunc i32 %bitcast_ln308" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1138 'trunc' 'trunc_ln308' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_44 : Operation 1139 [1/1] (1.55ns)   --->   "%icmp_ln308 = icmp_ne  i8 %tmp_45, i8 255" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1139 'icmp' 'icmp_ln308' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1140 [1/1] (2.44ns)   --->   "%icmp_ln308_1 = icmp_eq  i23 %trunc_ln308, i23 0" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1140 'icmp' 'icmp_ln308_1' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%or_ln308 = or i1 %icmp_ln308_1, i1 %icmp_ln308" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1141 'or' 'or_ln308' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%and_ln308 = and i1 %or_ln308, i1 %tmp_46" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1142 'and' 'and_ln308' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%bitcast_ln312 = bitcast i32 %distance_7" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1143 'bitcast' 'bitcast_ln312' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_44 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%xor_ln312 = xor i32 %bitcast_ln312, i32 2147483648" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1144 'xor' 'xor_ln312' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%sc = bitcast i32 %xor_ln312" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1145 'bitcast' 'sc' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_44 : Operation 1146 [1/1] (0.99ns) (out node of the LUT)   --->   "%sc_2 = select i1 %and_ln308, i32 %overlap_7, i32 %sc" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1146 'select' 'sc_2' <Predicate = (icmp_ln1073)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.43>
ST_45 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp_score_load = load i32 %tmp_score" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1147 'load' 'tmp_score_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_45 : Operation 1148 [2/2] (5.43ns)   --->   "%tmp_100 = fcmp_ogt  i32 %sc_2, i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1148 'fcmp' 'tmp_100' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 12.5>
ST_46 : Operation 1149 [1/1] (0.00ns)   --->   "%merge_1_1 = load i32 %merge_1" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1149 'load' 'merge_1_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1150 [1/1] (0.00ns)   --->   "%merge_2_1 = load i32 %merge_2"   --->   Operation 1150 'load' 'merge_2_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln1073 = trunc i32 %merge_1_1"   --->   Operation 1151 'trunc' 'trunc_ln1073' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1152 [1/1] (0.00ns)   --->   "%trunc_ln1073_1 = trunc i32 %merge_2_1"   --->   Operation 1152 'trunc' 'trunc_ln1073_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1153 [1/1] (0.00ns)   --->   "%score_load = load i32 %score"   --->   Operation 1153 'load' 'score_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_other_load = load i32 %tmp_other" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1154 'load' 'tmp_other_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 1155 [1/1] (2.47ns)   --->   "%icmp_ln316 = icmp_eq  i32 %tmp_other_load, i32 4294967295" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1155 'icmp' 'icmp_ln316' <Predicate = (icmp_ln1073)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1156 [1/1] (0.00ns)   --->   "%bitcast_ln316 = bitcast i32 %sc_2" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1156 'bitcast' 'bitcast_ln316' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln316, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1157 'partselect' 'tmp_98' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln316 = trunc i32 %bitcast_ln316" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1158 'trunc' 'trunc_ln316' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 1159 [1/1] (0.00ns)   --->   "%bitcast_ln316_1 = bitcast i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1159 'bitcast' 'bitcast_ln316_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln316_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1160 'partselect' 'tmp_99' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln316_1 = trunc i32 %bitcast_ln316_1" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1161 'trunc' 'trunc_ln316_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 1162 [1/1] (1.55ns)   --->   "%icmp_ln316_1 = icmp_ne  i8 %tmp_98, i8 255" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1162 'icmp' 'icmp_ln316_1' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1163 [1/1] (2.44ns)   --->   "%icmp_ln316_2 = icmp_eq  i23 %trunc_ln316, i23 0" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1163 'icmp' 'icmp_ln316_2' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node or_ln316)   --->   "%or_ln316_1 = or i1 %icmp_ln316_2, i1 %icmp_ln316_1" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1164 'or' 'or_ln316_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1165 [1/1] (1.55ns)   --->   "%icmp_ln316_3 = icmp_ne  i8 %tmp_99, i8 255" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1165 'icmp' 'icmp_ln316_3' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1166 [1/1] (2.44ns)   --->   "%icmp_ln316_4 = icmp_eq  i23 %trunc_ln316_1, i23 0" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1166 'icmp' 'icmp_ln316_4' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node or_ln316)   --->   "%or_ln316_2 = or i1 %icmp_ln316_4, i1 %icmp_ln316_3" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1167 'or' 'or_ln316_2' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1168 [1/2] (5.43ns)   --->   "%tmp_100 = fcmp_ogt  i32 %sc_2, i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1168 'fcmp' 'tmp_100' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node or_ln316)   --->   "%and_ln316 = and i1 %or_ln316_1, i1 %or_ln316_2" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1169 'and' 'and_ln316' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node or_ln316)   --->   "%and_ln316_1 = and i1 %and_ln316, i1 %tmp_100" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1170 'and' 'and_ln316_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1171 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln316 = or i1 %icmp_ln316, i1 %and_ln316_1" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1171 'or' 'or_ln316' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1172 [1/1] (0.69ns)   --->   "%tmp_other_6 = select i1 %or_ln316, i32 %i_real_3, i32 %tmp_other_load" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1172 'select' 'tmp_other_6' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1173 [1/1] (0.69ns)   --->   "%tmp_score_4 = select i1 %or_ln316, i32 %sc_2, i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:316]   --->   Operation 1173 'select' 'tmp_score_4' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1174 [2/2] (5.43ns)   --->   "%tmp_103 = fcmp_ogt  i32 %tmp_score_4, i32 %score_load" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1174 'fcmp' 'tmp_103' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1175 [1/1] (0.69ns)   --->   "%tmp_other_5 = select i1 %icmp_ln1065, i32 4294967295, i32 %tmp_other_6"   --->   Operation 1175 'select' 'tmp_other_5' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1176 [1/1] (0.69ns)   --->   "%tmp_score_3 = select i1 %icmp_ln1065, i32 0, i32 %tmp_score_4"   --->   Operation 1176 'select' 'tmp_score_3' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1177 [1/1] (1.58ns)   --->   "%store_ln262 = store i32 %tmp_other_5, i32 %tmp_other" [detector_solid/abs_solid_detector.cpp:262]   --->   Operation 1177 'store' 'store_ln262' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_46 : Operation 1178 [1/1] (1.58ns)   --->   "%store_ln262 = store i32 %tmp_score_3, i32 %tmp_score" [detector_solid/abs_solid_detector.cpp:262]   --->   Operation 1178 'store' 'store_ln262' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_46 : Operation 1209 [1/1] (0.00ns)   --->   "%write_ln1073 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %merge_2_out, i10 %trunc_ln1073_1"   --->   Operation 1209 'write' 'write_ln1073' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 1210 [1/1] (0.00ns)   --->   "%write_ln1073 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %merge_1_out, i10 %trunc_ln1073"   --->   Operation 1210 'write' 'write_ln1073' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 1211 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1211 'ret' 'ret_ln0' <Predicate = (!icmp_ln1073)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 8.69>
ST_47 : Operation 1179 [1/1] (0.00ns)   --->   "%specpipeline_ln265 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_29" [detector_solid/abs_solid_detector.cpp:265]   --->   Operation 1179 'specpipeline' 'specpipeline_ln265' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1180 [1/1] (0.00ns)   --->   "%speclooptripcount_ln264 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 136, i64 68" [detector_solid/abs_solid_detector.cpp:264]   --->   Operation 1180 'speclooptripcount' 'speclooptripcount_ln264' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1181 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [detector_solid/abs_solid_detector.cpp:284]   --->   Operation 1181 'specloopname' 'specloopname_ln284' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node or_ln329)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %merge_1_1, i32 31" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1182 'bitselect' 'tmp' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1183 [1/1] (0.00ns)   --->   "%bitcast_ln329 = bitcast i32 %tmp_score_4" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1183 'bitcast' 'bitcast_ln329' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln329, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1184 'partselect' 'tmp_101' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1185 [1/1] (0.00ns)   --->   "%trunc_ln329 = trunc i32 %bitcast_ln329" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1185 'trunc' 'trunc_ln329' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1186 [1/1] (0.00ns)   --->   "%bitcast_ln329_1 = bitcast i32 %score_load" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1186 'bitcast' 'bitcast_ln329_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln329_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1187 'partselect' 'tmp_102' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = trunc i32 %bitcast_ln329_1" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1188 'trunc' 'trunc_ln329_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1189 [1/1] (1.55ns)   --->   "%icmp_ln329 = icmp_ne  i8 %tmp_101, i8 255" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1189 'icmp' 'icmp_ln329' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1190 [1/1] (2.44ns)   --->   "%icmp_ln329_1 = icmp_eq  i23 %trunc_ln329, i23 0" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1190 'icmp' 'icmp_ln329_1' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node or_ln329)   --->   "%or_ln329_1 = or i1 %icmp_ln329_1, i1 %icmp_ln329" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1191 'or' 'or_ln329_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1192 [1/1] (1.55ns)   --->   "%icmp_ln329_2 = icmp_ne  i8 %tmp_102, i8 255" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1192 'icmp' 'icmp_ln329_2' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1193 [1/1] (2.44ns)   --->   "%icmp_ln329_3 = icmp_eq  i23 %trunc_ln329_1, i23 0" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1193 'icmp' 'icmp_ln329_3' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node or_ln329)   --->   "%or_ln329_2 = or i1 %icmp_ln329_3, i1 %icmp_ln329_2" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1194 'or' 'or_ln329_2' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1195 [1/2] (5.43ns)   --->   "%tmp_103 = fcmp_ogt  i32 %tmp_score_4, i32 %score_load" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1195 'fcmp' 'tmp_103' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node or_ln329)   --->   "%and_ln329 = and i1 %or_ln329_1, i1 %or_ln329_2" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1196 'and' 'and_ln329' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node or_ln329)   --->   "%and_ln329_1 = and i1 %and_ln329, i1 %tmp_103" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1197 'and' 'and_ln329_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1198 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln329 = or i1 %tmp, i1 %and_ln329_1" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1198 'or' 'or_ln329' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node score_3)   --->   "%score_2 = select i1 %or_ln329, i32 %tmp_score_4, i32 %score_load" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1199 'select' 'score_2' <Predicate = (icmp_ln1073 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node merge_2_6)   --->   "%merge_2_5 = select i1 %or_ln329, i32 %tmp_other_6, i32 %merge_2_1" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1200 'select' 'merge_2_5' <Predicate = (icmp_ln1073 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node merge_1_6)   --->   "%merge_1_5 = select i1 %or_ln329, i32 %i_real_4, i32 %merge_1_1" [detector_solid/abs_solid_detector.cpp:329]   --->   Operation 1201 'select' 'merge_1_5' <Predicate = (icmp_ln1073 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1202 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_3 = select i1 %icmp_ln1065, i32 %score_2, i32 %score_load"   --->   Operation 1202 'select' 'score_3' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1203 [1/1] (0.69ns) (out node of the LUT)   --->   "%merge_2_6 = select i1 %icmp_ln1065, i32 %merge_2_5, i32 %merge_2_1"   --->   Operation 1203 'select' 'merge_2_6' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1204 [1/1] (0.69ns) (out node of the LUT)   --->   "%merge_1_6 = select i1 %icmp_ln1065, i32 %merge_1_5, i32 %merge_1_1"   --->   Operation 1204 'select' 'merge_1_6' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1205 [1/1] (1.58ns)   --->   "%store_ln262 = store i32 %score_3, i32 %score" [detector_solid/abs_solid_detector.cpp:262]   --->   Operation 1205 'store' 'store_ln262' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_47 : Operation 1206 [1/1] (1.58ns)   --->   "%store_ln262 = store i32 %merge_2_6, i32 %merge_2" [detector_solid/abs_solid_detector.cpp:262]   --->   Operation 1206 'store' 'store_ln262' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_47 : Operation 1207 [1/1] (1.58ns)   --->   "%store_ln262 = store i32 %merge_1_6, i32 %merge_1" [detector_solid/abs_solid_detector.cpp:262]   --->   Operation 1207 'store' 'store_ln262' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_47 : Operation 1208 [1/1] (0.00ns)   --->   "%br_ln262 = br void %for.cond16" [detector_solid/abs_solid_detector.cpp:262]   --->   Operation 1208 'br' 'br_ln262' <Predicate = (icmp_ln1073)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('tmp_other') [21]  (0 ns)
	'store' operation ('store_ln0') of constant 4294967295 on local variable 'tmp_other' [34]  (1.59 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'load' operation ('i_real', detector_solid/abs_solid_detector.cpp:251) on local variable 'tmp_other' [45]  (0 ns)
	'add' operation ('add_ln290', detector_solid/abs_solid_detector.cpp:290) [161]  (1.82 ns)
	'getelementptr' operation ('regions_center_0_addr', detector_solid/abs_solid_detector.cpp:290) [164]  (0 ns)
	'load' operation ('regions_center_0_load', detector_solid/abs_solid_detector.cpp:290) on array 'regions_center_0' [211]  (3.25 ns)

 <State 3>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load', detector_solid/abs_solid_detector.cpp:295) on array 'regions_min_0' [374]  (3.25 ns)
	'mux' operation ('tmp_50', detector_solid/abs_solid_detector.cpp:295) [376]  (1.59 ns)
	'fcmp' operation ('tmp_7', detector_solid/abs_solid_detector.cpp:298) [398]  (5.43 ns)

 <State 4>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d', detector_solid/abs_solid_detector.cpp:290) [368]  (10.5 ns)

 <State 5>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d', detector_solid/abs_solid_detector.cpp:290) [368]  (10.5 ns)

 <State 6>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d', detector_solid/abs_solid_detector.cpp:290) [368]  (10.5 ns)

 <State 7>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d', detector_solid/abs_solid_detector.cpp:290) [368]  (10.5 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul', detector_solid/abs_solid_detector.cpp:291) [369]  (12.4 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul', detector_solid/abs_solid_detector.cpp:291) [369]  (12.4 ns)

 <State 10>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_1', detector_solid/abs_solid_detector.cpp:291) [421]  (12.4 ns)

 <State 11>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_2', detector_solid/abs_solid_detector.cpp:291) [474]  (12.4 ns)

 <State 12>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_3', detector_solid/abs_solid_detector.cpp:291) [527]  (12.4 ns)

 <State 13>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_4', detector_solid/abs_solid_detector.cpp:291) [580]  (12.4 ns)

 <State 14>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_5', detector_solid/abs_solid_detector.cpp:291) [633]  (12.4 ns)

 <State 15>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [466]  (12.4 ns)

 <State 16>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [466]  (12.4 ns)

 <State 17>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [519]  (12.4 ns)

 <State 18>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [519]  (12.4 ns)

 <State 19>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [572]  (12.4 ns)

 <State 20>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [572]  (12.4 ns)

 <State 21>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [625]  (12.4 ns)

 <State 22>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [625]  (12.4 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [528]  (10.5 ns)

 <State 24>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [678]  (12.4 ns)

 <State 25>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [678]  (12.4 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [581]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [581]  (10.5 ns)

 <State 28>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [731]  (12.4 ns)

 <State 29>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [731]  (12.4 ns)

 <State 30>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [784]  (12.4 ns)

 <State 31>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:303) [784]  (12.4 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [634]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [634]  (10.5 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [687]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [687]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [687]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [687]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [740]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [740]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [740]  (10.5 ns)

 <State 44>: 11.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:291) [740]  (10.5 ns)
	'xor' operation ('xor_ln312', detector_solid/abs_solid_detector.cpp:312) [794]  (0 ns)
	'select' operation ('sc', detector_solid/abs_solid_detector.cpp:308) [796]  (0.993 ns)

 <State 45>: 5.43ns
The critical path consists of the following:
	'load' operation ('tmp_score_load', detector_solid/abs_solid_detector.cpp:316) on local variable 'tmp_score' [53]  (0 ns)
	'fcmp' operation ('tmp_100', detector_solid/abs_solid_detector.cpp:316) [810]  (5.43 ns)

 <State 46>: 12.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_100', detector_solid/abs_solid_detector.cpp:316) [810]  (5.43 ns)
	'and' operation ('and_ln316_1', detector_solid/abs_solid_detector.cpp:316) [812]  (0 ns)
	'or' operation ('or_ln316', detector_solid/abs_solid_detector.cpp:316) [813]  (0.978 ns)
	'select' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:316) [815]  (0.698 ns)
	'fcmp' operation ('tmp_103', detector_solid/abs_solid_detector.cpp:329) [832]  (5.43 ns)

 <State 47>: 8.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_103', detector_solid/abs_solid_detector.cpp:329) [832]  (5.43 ns)
	'and' operation ('and_ln329_1', detector_solid/abs_solid_detector.cpp:329) [834]  (0 ns)
	'or' operation ('or_ln329', detector_solid/abs_solid_detector.cpp:329) [835]  (0.978 ns)
	'select' operation ('score', detector_solid/abs_solid_detector.cpp:329) [836]  (0 ns)
	'select' operation ('score') [844]  (0.698 ns)
	'store' operation ('store_ln262', detector_solid/abs_solid_detector.cpp:262) of variable 'score' on local variable 'score' [851]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
