$comment
	File created using the following command:
		vcd file MIC1.msim.vcd -direction
$end
$date
	Mon Jul 15 08:09:20 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module register_4bit_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 4 " DATA [3:0] $end
$var wire 1 # OUTPUT [3] $end
$var wire 1 $ OUTPUT [2] $end
$var wire 1 % OUTPUT [1] $end
$var wire 1 & OUTPUT [0] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0&
0%
0$
0#
x'
0(
1)
x*
1+
1,
1-
$end
#110000
b1 "
0'
#220000
b11 "
b10 "
1'
#330000
b11 "
0'
#440000
b111 "
b101 "
b100 "
1'
#550000
b101 "
0'
#660000
b111 "
b110 "
1'
#770000
b111 "
0'
#880000
b1111 "
b1011 "
b1001 "
b1000 "
1'
#990000
b1001 "
0'
#1000000
