// Seed: 318010316
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  logic id_3;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input uwire id_2,
    output tri id_3,
    output wand id_4,
    input supply0 id_5,
    input uwire id_6,
    output uwire id_7,
    input wand id_8,
    input supply0 id_9
    , id_25,
    output tri0 id_10,
    input supply0 id_11,
    output tri1 id_12,
    input wire id_13,
    output tri1 id_14,
    input wire id_15,
    input wand id_16,
    output tri1 id_17,
    input uwire id_18,
    input wire id_19,
    output uwire id_20,
    input uwire id_21,
    output tri id_22,
    output wire id_23
);
  wire id_26, id_27;
  nor primCall (
      id_0,
      id_27,
      id_18,
      id_13,
      id_2,
      id_26,
      id_19,
      id_1,
      id_9,
      id_25,
      id_21,
      id_8,
      id_6,
      id_5,
      id_15
  );
  module_0 modCall_1 (
      id_19,
      id_11
  );
endmodule
