/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell SVT periphery */
/*# Library Name   : ts1n28hpcpsvtb32768x36m16swso (user specify : TS1N28HPCPSVTB32768X36M16SWSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/13, 17:41:17										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcpsvtb32768x36m16swso_ssg0p9v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.900000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.900000 ;
    operating_conditions ( "ssg0p9v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.900000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssg0p9v125c ;
    default_max_transition : 0.567000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
        index_2 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_14_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 15 ;
    bit_from : 14 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_35_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 36 ;
    bit_from : 35 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPSVTB32768X36M16SWSO ) {
    memory () {
        type : ram ;
        address_width : 15 ;
        word_width : 36 ;
    }
    area : 231389.896350 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002588 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "5.269635" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "522.384300" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "14.914170, 14.926170, 14.931170, 14.939770, 14.948070" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.918420, 0.927276, 0.931056, 0.936132, 1.771875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "14.914170, 14.926170, 14.931170, 14.939770, 14.948070" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000916 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "1.319211" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "14.164380" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.254917, 1.262517, 1.271217, 1.284517, 1.322417" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.918420, 0.927276, 0.931056, 0.936132, 1.771875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.254917, 1.262517, 1.271217, 1.284517, 1.322417" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_35_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.008910, 0.008910, 0.008910, 0.008910, 0.008910" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006390, 0.006390, 0.006390, 0.006390, 0.006390" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "3.346444, 3.371644, 3.406044, 3.545544, 3.906144",\
              "3.356344, 3.381544, 3.415944, 3.555444, 3.916044",\
              "3.368444, 3.393644, 3.428044, 3.567544, 3.928144",\
              "3.388644, 3.413844, 3.448244, 3.587744, 3.948344",\
              "3.444644, 3.469844, 3.504244, 3.643744, 4.004344"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.010700, 0.018800, 0.031600, 0.088700, 0.230900" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "3.346444, 3.371644, 3.406044, 3.545544, 3.906144",\
              "3.356344, 3.381544, 3.415944, 3.555444, 3.916044",\
              "3.368444, 3.393644, 3.428044, 3.567544, 3.928144",\
              "3.388644, 3.413844, 3.448244, 3.587744, 3.948344",\
              "3.444644, 3.469844, 3.504244, 3.643744, 4.004344"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.010700, 0.018300, 0.031100, 0.087900, 0.229300" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.630160, 0.641050, 0.652840, 0.700720, 0.819250",\
              "0.637000, 0.647890, 0.659680, 0.707560, 0.826090",\
              "0.640600, 0.651490, 0.663280, 0.711160, 0.829690",\
              "0.643750, 0.654640, 0.666430, 0.714310, 0.832840",\
              "0.640960, 0.651850, 0.663640, 0.711520, 0.830050"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.630160, 0.641050, 0.652840, 0.700720, 0.819250",\
              "0.637000, 0.647890, 0.659680, 0.707560, 0.826090",\
              "0.640600, 0.651490, 0.663280, 0.711160, 0.829690",\
              "0.643750, 0.654640, 0.666430, 0.714310, 0.832840",\
              "0.640960, 0.651850, 0.663640, 0.711520, 0.830050"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.011300, 0.031300, 0.058800, 0.171100, 0.453500" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.011300, 0.031300, 0.058800, 0.171100, 0.453500" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.918420, 0.931056, 0.954060, 1.045752, 1.282056",\
              "0.927276, 0.939912, 0.962916, 1.054608, 1.290912",\
              "0.931056, 0.943692, 0.966696, 1.058388, 1.294692",\
              "0.936132, 0.948768, 0.971772, 1.063464, 1.299768",\
              "0.931272, 0.943908, 0.966912, 1.058604, 1.294908"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.013500, 0.048600, 0.096600, 0.289000, 0.770500" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.918420, 0.931056, 0.954060, 1.045752, 1.282056",\
              "0.927276, 0.939912, 0.962916, 1.054608, 1.290912",\
              "0.931056, 0.943692, 0.966696, 1.058388, 1.294692",\
              "0.936132, 0.948768, 0.971772, 1.063464, 1.299768",\
              "0.931272, 0.943908, 0.966912, 1.058604, 1.294908"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.013500, 0.048600, 0.096600, 0.289000, 0.770500" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.567000 ;
        capacitance : 0.045808 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.116376, 0.124224, 0.129020, 0.235000, 0.708750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.144364, 0.155264, 0.166709, 0.235000, 0.708750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.918420, 0.927276, 0.931056, 0.936132, 1.771875" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.918420, 0.927276, 0.931056, 0.936132, 1.771875" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "18.038070" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "20.212650" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.084060" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000793 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.042930" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.047160" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.116552, 0.125372, 0.132827, 0.142487, 0.162332",\
              "0.116237, 0.125057, 0.132512, 0.142172, 0.162017",\
              "0.116447, 0.125267, 0.132722, 0.142382, 0.162227",\
              "0.116237, 0.125057, 0.132512, 0.142172, 0.162017",\
              "0.116342, 0.125162, 0.132617, 0.142277, 0.162122"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.116552, 0.125372, 0.132827, 0.142487, 0.162332",\
              "0.116237, 0.125057, 0.132512, 0.142172, 0.162017",\
              "0.116447, 0.125267, 0.132722, 0.142382, 0.162227",\
              "0.116237, 0.125057, 0.132512, 0.142172, 0.162017",\
              "0.116342, 0.125162, 0.132617, 0.142277, 0.162122"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.083188, 0.075488, 0.070208, 0.063828, 0.053598",\
              "0.091768, 0.084068, 0.078788, 0.072408, 0.062178",\
              "0.096938, 0.089238, 0.083958, 0.077578, 0.067348",\
              "0.101448, 0.093748, 0.088468, 0.082088, 0.071858",\
              "0.098698, 0.090998, 0.085718, 0.079338, 0.069108"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.083188, 0.075488, 0.070208, 0.063828, 0.053598",\
              "0.091768, 0.084068, 0.078788, 0.072408, 0.062178",\
              "0.096938, 0.089238, 0.083958, 0.077578, 0.067348",\
              "0.101448, 0.093748, 0.088468, 0.082088, 0.071858",\
              "0.098698, 0.090998, 0.085718, 0.079338, 0.069108"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001028 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.017280" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.021960" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.065673, 0.073233, 0.078483, 0.085098, 0.100428",\
              "0.065568, 0.073128, 0.078378, 0.084993, 0.100323",\
              "0.065673, 0.073233, 0.078483, 0.085098, 0.100428",\
              "0.065463, 0.073023, 0.078273, 0.084888, 0.100218",\
              "0.065463, 0.073023, 0.078273, 0.084888, 0.100218"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.065673, 0.073233, 0.078483, 0.085098, 0.100428",\
              "0.065568, 0.073128, 0.078378, 0.084993, 0.100323",\
              "0.065673, 0.073233, 0.078483, 0.085098, 0.100428",\
              "0.065463, 0.073023, 0.078273, 0.084888, 0.100218",\
              "0.065463, 0.073023, 0.078273, 0.084888, 0.100218"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.085938, 0.079998, 0.076038, 0.072408, 0.066908",\
              "0.094518, 0.088578, 0.084618, 0.080988, 0.075488",\
              "0.099578, 0.093638, 0.089678, 0.086048, 0.080548",\
              "0.104088, 0.098148, 0.094188, 0.090558, 0.085058",\
              "0.101448, 0.095508, 0.091548, 0.087918, 0.082418"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.085938, 0.079998, 0.076038, 0.072408, 0.066908",\
              "0.094518, 0.088578, 0.084618, 0.080988, 0.075488",\
              "0.099578, 0.093638, 0.089678, 0.086048, 0.080548",\
              "0.104088, 0.098148, 0.094188, 0.090558, 0.085058",\
              "0.101448, 0.095508, 0.091548, 0.087918, 0.082418"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_14_to_0 ;
        direction : input ;
        capacitance : 0.000752 ;
        pin ( A[14:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.008640" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010620" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.091130, 0.098165, 0.103730, 0.111290, 0.128510",\
              "0.090920, 0.097955, 0.103520, 0.111080, 0.128300",\
              "0.091130, 0.098165, 0.103730, 0.111290, 0.128510",\
              "0.091025, 0.098060, 0.103625, 0.111185, 0.128405",\
              "0.091025, 0.098060, 0.103625, 0.111185, 0.128405"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.091130, 0.098165, 0.103730, 0.111290, 0.128510",\
              "0.090920, 0.097955, 0.103520, 0.111080, 0.128300",\
              "0.091130, 0.098165, 0.103730, 0.111290, 0.128510",\
              "0.091025, 0.098060, 0.103625, 0.111185, 0.128405",\
              "0.091025, 0.098060, 0.103625, 0.111185, 0.128405"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087490, 0.084300, 0.082980, 0.083090, 0.090460",\
              "0.096180, 0.092990, 0.091670, 0.091780, 0.099150",\
              "0.101240, 0.098050, 0.096730, 0.096840, 0.104210",\
              "0.105860, 0.102670, 0.101350, 0.101460, 0.108830",\
              "0.103110, 0.099920, 0.098600, 0.098710, 0.106080"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087490, 0.084300, 0.082980, 0.083090, 0.090460",\
              "0.096180, 0.092990, 0.091670, 0.091780, 0.099150",\
              "0.101240, 0.098050, 0.096730, 0.096840, 0.104210",\
              "0.105860, 0.102670, 0.101350, 0.101460, 0.108830",\
              "0.103110, 0.099920, 0.098600, 0.098710, 0.106080"\
               ) ;
            }
        }
    }
    bus ( BWEB ) {
        bus_type : Q_bus_35_to_0 ;
        direction : input ;
        capacitance : 0.000818 ;
        pin ( BWEB[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.009270" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.012690" ) ;
                }
            }
           internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
           internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.058704, 0.065834, 0.071354, 0.079404, 0.096769",\
              "0.050079, 0.057209, 0.062729, 0.070779, 0.088144",\
              "0.041224, 0.048354, 0.053874, 0.061924, 0.079289",\
              "0.033519, 0.040649, 0.046169, 0.054219, 0.071584",\
              "0.034554, 0.041684, 0.047204, 0.055254, 0.072619"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.058704, 0.065834, 0.071354, 0.079404, 0.096769",\
              "0.050079, 0.057209, 0.062729, 0.070779, 0.088144",\
              "0.041224, 0.048354, 0.053874, 0.061924, 0.079289",\
              "0.033519, 0.040649, 0.046169, 0.054219, 0.071584",\
              "0.034554, 0.041684, 0.047204, 0.055254, 0.072619"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089792, 0.082317, 0.076912, 0.069897, 0.054947",\
              "0.098532, 0.091057, 0.085652, 0.078637, 0.063687",\
              "0.107847, 0.100372, 0.094967, 0.087952, 0.073002",\
              "0.116357, 0.108882, 0.103477, 0.096462, 0.081512",\
              "0.115552, 0.108077, 0.102672, 0.095657, 0.080707"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089792, 0.082317, 0.076912, 0.069897, 0.054947",\
              "0.098532, 0.091057, 0.085652, 0.078637, 0.063687",\
              "0.107847, 0.100372, 0.094967, 0.087952, 0.073002",\
              "0.116357, 0.108882, 0.103477, 0.096462, 0.081512",\
              "0.115552, 0.108077, 0.102672, 0.095657, 0.080707"\
               ) ;
            }      
        }
    }
    bus ( D ) {
        bus_type : Q_bus_35_to_0 ;
        direction : input ;
        capacitance : 0.000832 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.010080" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011340" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.047281, 0.054526, 0.060276, 0.068326, 0.086956",\
              "0.038771, 0.046016, 0.051766, 0.059816, 0.078446",\
              "0.031500, 0.037161, 0.042911, 0.050961, 0.069591",\
              "0.031500, 0.031500, 0.035091, 0.043141, 0.061771",\
              "0.031500, 0.031500, 0.036241, 0.044291, 0.062921"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.047281, 0.054526, 0.060276, 0.068326, 0.086956",\
              "0.038771, 0.046016, 0.051766, 0.059816, 0.078446",\
              "0.031500, 0.037161, 0.042911, 0.050961, 0.069591",\
              "0.031500, 0.031500, 0.035091, 0.043141, 0.061771",\
              "0.031500, 0.031500, 0.036241, 0.044291, 0.062921"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.089767, 0.082292, 0.077117, 0.071022, 0.056762",\
              "0.098392, 0.090917, 0.085742, 0.079647, 0.065387",\
              "0.108052, 0.100577, 0.095402, 0.089307, 0.075047",\
              "0.116217, 0.108742, 0.103567, 0.097472, 0.083212",\
              "0.115412, 0.107937, 0.102762, 0.096667, 0.082407"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089767, 0.082292, 0.077117, 0.071022, 0.056762",\
              "0.098392, 0.090917, 0.085742, 0.079647, 0.065387",\
              "0.108052, 0.100577, 0.095402, 0.089307, 0.075047",\
              "0.116217, 0.108742, 0.103567, 0.097472, 0.083212",\
              "0.115412, 0.107937, 0.102762, 0.096667, 0.082407"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 500.109300 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 2540.079000 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 3388.707000 ;
    }
}
}
