ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f10x_rcc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.RCC_DeInit,"ax",%progbits
  16              		.align	1
  17              		.global	RCC_DeInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	RCC_DeInit:
  25              	.LFB29:
  26              		.file 1 "STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c"
   1:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
   2:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   3:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
   4:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @version V3.5.0
   6:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @date    11-March-2011
   7:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   9:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @attention
  10:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  11:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  18:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
  20:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  21:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  22:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  23:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  24:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  25:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  27:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  28:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  29:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC 
  30:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  31:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  32:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 2


  33:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  34:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  35:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  36:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  37:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  38:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
  39:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
  40:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  41:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  42:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  43:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  44:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  45:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  46:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  47:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  48:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  49:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  50:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  51:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  52:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  53:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  54:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  55:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  56:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  57:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  58:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  59:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  60:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
  61:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  62:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  63:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  64:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  65:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  66:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  67:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  68:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  69:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  70:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  71:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  72:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  73:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  74:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  75:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  76:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  77:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
  78:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  79:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  80:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  81:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  82:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
  83:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  84:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  85:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  86:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  87:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  88:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  89:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 3


  90:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  91:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  92:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  93:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  94:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  95:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  96:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  97:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  98:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  99:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 100:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 101:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 102:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 103:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 104:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 105:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 106:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 107:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 108:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 109:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 110:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 111:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 112:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 113:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 114:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 115:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 116:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 117:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 118:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 119:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 120:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CR register bit mask */
 121:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 122:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 123:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 124:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 125:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 126:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 127:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 128:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 129:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC2FFFF)
 130:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 131:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 132:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 133:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 134:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
 135:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 136:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 137:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 138:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 139:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 140:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 141:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 142:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 143:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 144:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 145:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 146:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 4


 147:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 148:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CSR register bit mask */
 149:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 150:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 151:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 152:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 153:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 154:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 155:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 156:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 157:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 158:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 159:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 160:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 161:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 162:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 163:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 164:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 165:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 166:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 167:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 168:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 169:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 170:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 171:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 172:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 173:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 174:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* BDCR register base address */
 175:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 176:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 177:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 178:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 179:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 180:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 181:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 182:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 183:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 184:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 185:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 186:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 187:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 188:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 189:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 190:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 191:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 192:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 193:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 194:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 195:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 196:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 197:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 198:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 199:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 200:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 201:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 202:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 203:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 5


 204:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 205:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 206:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 207:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 208:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 209:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 210:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 211:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 212:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 213:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 214:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 215:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 216:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 217:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 218:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
  27              		.loc 1 218 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 219:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HSION bit */
 220:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  32              		.loc 1 220 3 view .LVU1
  33              		.loc 1 220 11 is_stmt 0 view .LVU2
  34 0000 0D4B     		ldr	r3, .L2
  35 0002 1A68     		ldr	r2, [r3]
  36 0004 42F00102 		orr	r2, r2, #1
  37 0008 1A60     		str	r2, [r3]
 221:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 222:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 223:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 224:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  38              		.loc 1 224 3 is_stmt 1 view .LVU3
  39              		.loc 1 224 13 is_stmt 0 view .LVU4
  40 000a 5968     		ldr	r1, [r3, #4]
  41 000c 0B4A     		ldr	r2, .L2+4
  42 000e 0A40     		ands	r2, r2, r1
  43 0010 5A60     		str	r2, [r3, #4]
 225:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 226:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 227:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 228:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 229:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 230:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  44              		.loc 1 230 3 is_stmt 1 view .LVU5
  45              		.loc 1 230 11 is_stmt 0 view .LVU6
  46 0012 1A68     		ldr	r2, [r3]
  47 0014 22F08472 		bic	r2, r2, #17301504
  48 0018 22F48032 		bic	r2, r2, #65536
  49 001c 1A60     		str	r2, [r3]
 231:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 232:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 233:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  50              		.loc 1 233 3 is_stmt 1 view .LVU7
  51              		.loc 1 233 11 is_stmt 0 view .LVU8
  52 001e 1A68     		ldr	r2, [r3]
  53 0020 22F48022 		bic	r2, r2, #262144
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 6


  54 0024 1A60     		str	r2, [r3]
 234:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 235:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 236:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  55              		.loc 1 236 3 is_stmt 1 view .LVU9
  56              		.loc 1 236 13 is_stmt 0 view .LVU10
  57 0026 5A68     		ldr	r2, [r3, #4]
  58 0028 22F4FE02 		bic	r2, r2, #8323072
  59 002c 5A60     		str	r2, [r3, #4]
 237:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 238:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 239:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 240:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 241:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 242:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 243:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 244:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 245:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 246:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 247:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 248:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 249:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 250:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 251:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 252:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;      
 253:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 254:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 255:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
  60              		.loc 1 255 3 is_stmt 1 view .LVU11
  61              		.loc 1 255 12 is_stmt 0 view .LVU12
  62 002e 4FF41F02 		mov	r2, #10420224
  63 0032 9A60     		str	r2, [r3, #8]
 256:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 257:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 258:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
  64              		.loc 1 258 1 view .LVU13
  65 0034 7047     		bx	lr
  66              	.L3:
  67 0036 00BF     		.align	2
  68              	.L2:
  69 0038 00100240 		.word	1073876992
  70 003c 0000FFF8 		.word	-117506048
  71              		.cfi_endproc
  72              	.LFE29:
  74              		.section	.text.RCC_HSEConfig,"ax",%progbits
  75              		.align	1
  76              		.global	RCC_HSEConfig
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  80              		.fpu softvfp
  82              	RCC_HSEConfig:
  83              	.LVL0:
  84              	.LFB30:
 259:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 260:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 261:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 7


 262:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 263:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 264:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 265:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 266:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 267:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 268:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 269:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 270:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
 271:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
  85              		.loc 1 271 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		.loc 1 271 1 is_stmt 0 view .LVU15
  90 0000 10B5     		push	{r4, lr}
  91              	.LCFI0:
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 4, -8
  94              		.cfi_offset 14, -4
 272:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 273:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
  95              		.loc 1 273 3 is_stmt 1 view .LVU16
  96 0002 0446     		mov	r4, r0
  97 0004 48B1     		cbz	r0, .L9
  98              		.loc 1 273 16 is_stmt 0 discriminator 2 view .LVU17
  99 0006 B0F5803F 		cmp	r0, #65536
 100 000a 19D0     		beq	.L10
 101              		.loc 1 273 3 discriminator 4 view .LVU18
 102 000c B0F5802F 		cmp	r0, #262144
 103 0010 01D0     		beq	.L13
 104              		.loc 1 273 3 view .LVU19
 105 0012 0020     		movs	r0, #0
 106              	.LVL1:
 107              		.loc 1 273 3 view .LVU20
 108 0014 02E0     		b	.L5
 109              	.LVL2:
 110              	.L13:
 111              		.loc 1 273 3 view .LVU21
 112 0016 0120     		movs	r0, #1
 113              	.LVL3:
 114              		.loc 1 273 3 view .LVU22
 115 0018 00E0     		b	.L5
 116              	.LVL4:
 117              	.L9:
 118              		.loc 1 273 3 view .LVU23
 119 001a 0120     		movs	r0, #1
 120              	.LVL5:
 121              	.L5:
 122              		.loc 1 273 3 discriminator 8 view .LVU24
 123 001c FFF7FEFF 		bl	assert_param
 124              	.LVL6:
 274:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 275:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 276:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
 125              		.loc 1 276 3 is_stmt 1 discriminator 8 view .LVU25
 126              		.loc 1 276 11 is_stmt 0 discriminator 8 view .LVU26
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 8


 127 0020 0E4B     		ldr	r3, .L14
 128 0022 1A68     		ldr	r2, [r3]
 129 0024 22F48032 		bic	r2, r2, #65536
 130 0028 1A60     		str	r2, [r3]
 277:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 278:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
 131              		.loc 1 278 3 is_stmt 1 discriminator 8 view .LVU27
 132              		.loc 1 278 11 is_stmt 0 discriminator 8 view .LVU28
 133 002a 1A68     		ldr	r2, [r3]
 134 002c 22F48022 		bic	r2, r2, #262144
 135 0030 1A60     		str	r2, [r3]
 279:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 280:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_HSE)
 136              		.loc 1 280 3 is_stmt 1 discriminator 8 view .LVU29
 137 0032 B4F5803F 		cmp	r4, #65536
 138 0036 05D0     		beq	.L6
 139              		.loc 1 280 3 is_stmt 0 view .LVU30
 140 0038 B4F5802F 		cmp	r4, #262144
 141 003c 08D0     		beq	.L7
 142              	.L4:
 281:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 282:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 283:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 284:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 285:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 286:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 287:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 288:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 289:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 290:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 291:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 292:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 293:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 294:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 295:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 143              		.loc 1 295 1 view .LVU31
 144 003e 10BD     		pop	{r4, pc}
 145              	.LVL7:
 146              	.L10:
 273:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 147              		.loc 1 273 3 view .LVU32
 148 0040 0120     		movs	r0, #1
 149              	.LVL8:
 273:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 150              		.loc 1 273 3 view .LVU33
 151 0042 EBE7     		b	.L5
 152              	.L6:
 284:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 153              		.loc 1 284 7 is_stmt 1 view .LVU34
 284:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 154              		.loc 1 284 15 is_stmt 0 view .LVU35
 155 0044 054A     		ldr	r2, .L14
 156 0046 1368     		ldr	r3, [r2]
 157 0048 43F48033 		orr	r3, r3, #65536
 158 004c 1360     		str	r3, [r2]
 285:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 159              		.loc 1 285 7 is_stmt 1 view .LVU36
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 9


 160 004e F6E7     		b	.L4
 161              	.L7:
 289:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 162              		.loc 1 289 7 view .LVU37
 289:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 163              		.loc 1 289 15 is_stmt 0 view .LVU38
 164 0050 024A     		ldr	r2, .L14
 165 0052 1368     		ldr	r3, [r2]
 166 0054 43F4A023 		orr	r3, r3, #327680
 167 0058 1360     		str	r3, [r2]
 290:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 168              		.loc 1 290 7 is_stmt 1 view .LVU39
 169              		.loc 1 295 1 is_stmt 0 view .LVU40
 170 005a F0E7     		b	.L4
 171              	.L15:
 172              		.align	2
 173              	.L14:
 174 005c 00100240 		.word	1073876992
 175              		.cfi_endproc
 176              	.LFE30:
 178              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 179              		.align	1
 180              		.global	RCC_AdjustHSICalibrationValue
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 184              		.fpu softvfp
 186              	RCC_AdjustHSICalibrationValue:
 187              	.LVL9:
 188              	.LFB32:
 296:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 297:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 298:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 299:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 300:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 301:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 302:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 303:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 304:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 305:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 306:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 307:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 308:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 309:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 310:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 311:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   do
 312:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 313:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 314:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 315:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 316:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 317:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 318:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 319:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = SUCCESS;
 320:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 321:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 322:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 10


 323:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = ERROR;
 324:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }  
 325:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return (status);
 326:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 327:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 328:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 329:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 330:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 331:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 333:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 334:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 335:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 189              		.loc 1 335 1 is_stmt 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		.loc 1 335 1 is_stmt 0 view .LVU42
 194 0000 10B5     		push	{r4, lr}
 195              	.LCFI1:
 196              		.cfi_def_cfa_offset 8
 197              		.cfi_offset 4, -8
 198              		.cfi_offset 14, -4
 199 0002 0446     		mov	r4, r0
 336:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 200              		.loc 1 336 3 is_stmt 1 view .LVU43
 201              	.LVL10:
 337:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 338:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 202              		.loc 1 338 3 view .LVU44
 203 0004 1F28     		cmp	r0, #31
 204 0006 8CBF     		ite	hi
 205 0008 0020     		movhi	r0, #0
 206              	.LVL11:
 207              		.loc 1 338 3 is_stmt 0 view .LVU45
 208 000a 0120     		movls	r0, #1
 209 000c FFF7FEFF 		bl	assert_param
 210              	.LVL12:
 339:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 211              		.loc 1 339 3 is_stmt 1 view .LVU46
 212              		.loc 1 339 10 is_stmt 0 view .LVU47
 213 0010 034A     		ldr	r2, .L18
 214 0012 1368     		ldr	r3, [r2]
 215              	.LVL13:
 340:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 341:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 216              		.loc 1 341 3 is_stmt 1 view .LVU48
 217              		.loc 1 341 10 is_stmt 0 view .LVU49
 218 0014 23F0F803 		bic	r3, r3, #248
 219              	.LVL14:
 342:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 343:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 220              		.loc 1 343 3 is_stmt 1 view .LVU50
 221              		.loc 1 343 10 is_stmt 0 view .LVU51
 222 0018 43EAC403 		orr	r3, r3, r4, lsl #3
 223              	.LVL15:
 344:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 11


 345:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 224              		.loc 1 345 3 is_stmt 1 view .LVU52
 225              		.loc 1 345 11 is_stmt 0 view .LVU53
 226 001c 1360     		str	r3, [r2]
 346:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 227              		.loc 1 346 1 view .LVU54
 228 001e 10BD     		pop	{r4, pc}
 229              	.L19:
 230              		.align	2
 231              	.L18:
 232 0020 00100240 		.word	1073876992
 233              		.cfi_endproc
 234              	.LFE32:
 236              		.section	.text.RCC_HSICmd,"ax",%progbits
 237              		.align	1
 238              		.global	RCC_HSICmd
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 242              		.fpu softvfp
 244              	RCC_HSICmd:
 245              	.LVL16:
 246              	.LFB33:
 347:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 348:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 349:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 350:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 351:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 352:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 353:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 354:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 355:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 247              		.loc 1 355 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251              		.loc 1 355 1 is_stmt 0 view .LVU56
 252 0000 10B5     		push	{r4, lr}
 253              	.LCFI2:
 254              		.cfi_def_cfa_offset 8
 255              		.cfi_offset 4, -8
 256              		.cfi_offset 14, -4
 257 0002 0446     		mov	r4, r0
 356:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 357:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 258              		.loc 1 357 3 is_stmt 1 view .LVU57
 259 0004 0128     		cmp	r0, #1
 260 0006 8CBF     		ite	hi
 261 0008 0020     		movhi	r0, #0
 262              	.LVL17:
 263              		.loc 1 357 3 is_stmt 0 view .LVU58
 264 000a 0120     		movls	r0, #1
 265 000c FFF7FEFF 		bl	assert_param
 266              	.LVL18:
 358:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 267              		.loc 1 358 3 is_stmt 1 view .LVU59
 268              		.loc 1 358 34 is_stmt 0 view .LVU60
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 12


 269 0010 014B     		ldr	r3, .L22
 270 0012 1C60     		str	r4, [r3]
 359:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 271              		.loc 1 359 1 view .LVU61
 272 0014 10BD     		pop	{r4, pc}
 273              	.L23:
 274 0016 00BF     		.align	2
 275              	.L22:
 276 0018 00004242 		.word	1111621632
 277              		.cfi_endproc
 278              	.LFE33:
 280              		.section	.text.RCC_PLLConfig,"ax",%progbits
 281              		.align	1
 282              		.global	RCC_PLLConfig
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 286              		.fpu softvfp
 288              	RCC_PLLConfig:
 289              	.LVL19:
 290              	.LFB34:
 360:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 361:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 362:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 363:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 364:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 365:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices, 
 366:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   this parameter can be one of the following values:
 367:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 368:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 369:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 370:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 371:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 372:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 373:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 374:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 375:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 376:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 377:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 378:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 379:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 291              		.loc 1 379 1 is_stmt 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		.loc 1 379 1 is_stmt 0 view .LVU63
 296 0000 38B5     		push	{r3, r4, r5, lr}
 297              	.LCFI3:
 298              		.cfi_def_cfa_offset 16
 299              		.cfi_offset 3, -16
 300              		.cfi_offset 4, -12
 301              		.cfi_offset 5, -8
 302              		.cfi_offset 14, -4
 303 0002 0D46     		mov	r5, r1
 380:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 304              		.loc 1 380 3 is_stmt 1 view .LVU64
 305              	.LVL20:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 13


 381:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 382:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 383:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 306              		.loc 1 383 3 view .LVU65
 307 0004 0446     		mov	r4, r0
 308 0006 48B1     		cbz	r0, .L27
 309              		.loc 1 383 16 is_stmt 0 discriminator 2 view .LVU66
 310 0008 B0F5803F 		cmp	r0, #65536
 311 000c 36D0     		beq	.L28
 312              		.loc 1 383 3 discriminator 4 view .LVU67
 313 000e B0F5403F 		cmp	r0, #196608
 314 0012 01D0     		beq	.L46
 315              		.loc 1 383 3 view .LVU68
 316 0014 0020     		movs	r0, #0
 317              	.LVL21:
 318              		.loc 1 383 3 view .LVU69
 319 0016 02E0     		b	.L25
 320              	.LVL22:
 321              	.L46:
 322              		.loc 1 383 3 view .LVU70
 323 0018 0120     		movs	r0, #1
 324              	.LVL23:
 325              		.loc 1 383 3 view .LVU71
 326 001a 00E0     		b	.L25
 327              	.LVL24:
 328              	.L27:
 329              		.loc 1 383 3 view .LVU72
 330 001c 0120     		movs	r0, #1
 331              	.LVL25:
 332              	.L25:
 333              		.loc 1 383 3 discriminator 8 view .LVU73
 334 001e FFF7FEFF 		bl	assert_param
 335              	.LVL26:
 384:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 336              		.loc 1 384 3 is_stmt 1 discriminator 8 view .LVU74
 337 0022 7DB3     		cbz	r5, .L30
 338              		.loc 1 384 16 is_stmt 0 discriminator 2 view .LVU75
 339 0024 B5F5802F 		cmp	r5, #262144
 340 0028 37D0     		beq	.L31
 341              		.loc 1 384 16 discriminator 4 view .LVU76
 342 002a B5F5002F 		cmp	r5, #524288
 343 002e 36D0     		beq	.L32
 344              		.loc 1 384 16 discriminator 6 view .LVU77
 345 0030 B5F5402F 		cmp	r5, #786432
 346 0034 35D0     		beq	.L33
 347              		.loc 1 384 16 discriminator 8 view .LVU78
 348 0036 B5F5801F 		cmp	r5, #1048576
 349 003a 34D0     		beq	.L34
 350              		.loc 1 384 16 discriminator 10 view .LVU79
 351 003c B5F5A01F 		cmp	r5, #1310720
 352 0040 33D0     		beq	.L35
 353              		.loc 1 384 16 discriminator 12 view .LVU80
 354 0042 B5F5C01F 		cmp	r5, #1572864
 355 0046 32D0     		beq	.L36
 356              		.loc 1 384 16 discriminator 14 view .LVU81
 357 0048 B5F5E01F 		cmp	r5, #1835008
 358 004c 31D0     		beq	.L37
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 14


 359              		.loc 1 384 16 discriminator 16 view .LVU82
 360 004e B5F5001F 		cmp	r5, #2097152
 361 0052 30D0     		beq	.L38
 362              		.loc 1 384 16 discriminator 18 view .LVU83
 363 0054 B5F5101F 		cmp	r5, #2359296
 364 0058 2FD0     		beq	.L39
 365              		.loc 1 384 16 discriminator 20 view .LVU84
 366 005a B5F5201F 		cmp	r5, #2621440
 367 005e 2ED0     		beq	.L40
 368              		.loc 1 384 16 discriminator 22 view .LVU85
 369 0060 B5F5301F 		cmp	r5, #2883584
 370 0064 2DD0     		beq	.L41
 371              		.loc 1 384 16 discriminator 24 view .LVU86
 372 0066 B5F5401F 		cmp	r5, #3145728
 373 006a 2CD0     		beq	.L42
 374              		.loc 1 384 16 discriminator 26 view .LVU87
 375 006c B5F5501F 		cmp	r5, #3407872
 376 0070 2BD0     		beq	.L43
 377              		.loc 1 384 3 discriminator 28 view .LVU88
 378 0072 B5F5601F 		cmp	r5, #3670016
 379 0076 03D0     		beq	.L47
 380              		.loc 1 384 3 view .LVU89
 381 0078 0020     		movs	r0, #0
 382 007a 04E0     		b	.L26
 383              	.LVL27:
 384              	.L28:
 383:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 385              		.loc 1 383 3 view .LVU90
 386 007c 0120     		movs	r0, #1
 387              	.LVL28:
 383:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 388              		.loc 1 383 3 view .LVU91
 389 007e CEE7     		b	.L25
 390              	.LVL29:
 391              	.L47:
 392              		.loc 1 384 3 view .LVU92
 393 0080 0120     		movs	r0, #1
 394 0082 00E0     		b	.L26
 395              	.L30:
 396              		.loc 1 384 3 view .LVU93
 397 0084 0120     		movs	r0, #1
 398              	.L26:
 399              		.loc 1 384 3 discriminator 32 view .LVU94
 400 0086 FFF7FEFF 		bl	assert_param
 401              	.LVL30:
 385:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 386:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 402              		.loc 1 386 3 is_stmt 1 discriminator 32 view .LVU95
 403              		.loc 1 386 10 is_stmt 0 discriminator 32 view .LVU96
 404 008a 114B     		ldr	r3, .L48
 405 008c 5968     		ldr	r1, [r3, #4]
 406              	.LVL31:
 387:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 388:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 407              		.loc 1 388 3 is_stmt 1 discriminator 32 view .LVU97
 408              		.loc 1 388 10 is_stmt 0 discriminator 32 view .LVU98
 409 008e 21F47C11 		bic	r1, r1, #4128768
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 15


 410              	.LVL32:
 389:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 390:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 411              		.loc 1 390 3 is_stmt 1 discriminator 32 view .LVU99
 412              		.loc 1 390 27 is_stmt 0 discriminator 32 view .LVU100
 413 0092 2C43     		orrs	r4, r4, r5
 414              	.LVL33:
 415              		.loc 1 390 10 discriminator 32 view .LVU101
 416 0094 0C43     		orrs	r4, r4, r1
 417              	.LVL34:
 391:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 392:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 418              		.loc 1 392 3 is_stmt 1 discriminator 32 view .LVU102
 419              		.loc 1 392 13 is_stmt 0 discriminator 32 view .LVU103
 420 0096 5C60     		str	r4, [r3, #4]
 393:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 421              		.loc 1 393 1 discriminator 32 view .LVU104
 422 0098 38BD     		pop	{r3, r4, r5, pc}
 423              	.LVL35:
 424              	.L31:
 384:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 425              		.loc 1 384 3 view .LVU105
 426 009a 0120     		movs	r0, #1
 427 009c F3E7     		b	.L26
 428              	.L32:
 429 009e 0120     		movs	r0, #1
 430 00a0 F1E7     		b	.L26
 431              	.L33:
 432 00a2 0120     		movs	r0, #1
 433 00a4 EFE7     		b	.L26
 434              	.L34:
 435 00a6 0120     		movs	r0, #1
 436 00a8 EDE7     		b	.L26
 437              	.L35:
 438 00aa 0120     		movs	r0, #1
 439 00ac EBE7     		b	.L26
 440              	.L36:
 441 00ae 0120     		movs	r0, #1
 442 00b0 E9E7     		b	.L26
 443              	.L37:
 444 00b2 0120     		movs	r0, #1
 445 00b4 E7E7     		b	.L26
 446              	.L38:
 447 00b6 0120     		movs	r0, #1
 448 00b8 E5E7     		b	.L26
 449              	.L39:
 450 00ba 0120     		movs	r0, #1
 451 00bc E3E7     		b	.L26
 452              	.L40:
 453 00be 0120     		movs	r0, #1
 454 00c0 E1E7     		b	.L26
 455              	.L41:
 456 00c2 0120     		movs	r0, #1
 457 00c4 DFE7     		b	.L26
 458              	.L42:
 459 00c6 0120     		movs	r0, #1
 460 00c8 DDE7     		b	.L26
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 16


 461              	.L43:
 462 00ca 0120     		movs	r0, #1
 463 00cc DBE7     		b	.L26
 464              	.L49:
 465 00ce 00BF     		.align	2
 466              	.L48:
 467 00d0 00100240 		.word	1073876992
 468              		.cfi_endproc
 469              	.LFE34:
 471              		.section	.text.RCC_PLLCmd,"ax",%progbits
 472              		.align	1
 473              		.global	RCC_PLLCmd
 474              		.syntax unified
 475              		.thumb
 476              		.thumb_func
 477              		.fpu softvfp
 479              	RCC_PLLCmd:
 480              	.LVL36:
 481              	.LFB35:
 394:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 395:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 396:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 397:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
 398:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 399:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 400:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 401:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 402:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 482              		.loc 1 402 1 is_stmt 1 view -0
 483              		.cfi_startproc
 484              		@ args = 0, pretend = 0, frame = 0
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 486              		.loc 1 402 1 is_stmt 0 view .LVU107
 487 0000 10B5     		push	{r4, lr}
 488              	.LCFI4:
 489              		.cfi_def_cfa_offset 8
 490              		.cfi_offset 4, -8
 491              		.cfi_offset 14, -4
 492 0002 0446     		mov	r4, r0
 403:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 404:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 493              		.loc 1 404 3 is_stmt 1 view .LVU108
 494 0004 0128     		cmp	r0, #1
 495 0006 8CBF     		ite	hi
 496 0008 0020     		movhi	r0, #0
 497              	.LVL37:
 498              		.loc 1 404 3 is_stmt 0 view .LVU109
 499 000a 0120     		movls	r0, #1
 500 000c FFF7FEFF 		bl	assert_param
 501              	.LVL38:
 405:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 406:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 502              		.loc 1 406 3 is_stmt 1 view .LVU110
 503              		.loc 1 406 34 is_stmt 0 view .LVU111
 504 0010 014B     		ldr	r3, .L52
 505 0012 1C66     		str	r4, [r3, #96]
 407:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 17


 506              		.loc 1 407 1 view .LVU112
 507 0014 10BD     		pop	{r4, pc}
 508              	.L53:
 509 0016 00BF     		.align	2
 510              	.L52:
 511 0018 00004242 		.word	1111621632
 512              		.cfi_endproc
 513              	.LFE35:
 515              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 516              		.align	1
 517              		.global	RCC_SYSCLKConfig
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 521              		.fpu softvfp
 523              	RCC_SYSCLKConfig:
 524              	.LVL39:
 525              	.LFB36:
 408:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 409:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 410:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 411:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 412:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 413:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 414:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line and Value line 
 415:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     devices.
 416:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
 417:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 418:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 419:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 420:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 421:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE  
 422:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 423:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 424:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 425:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 426:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 427:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 428:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 429:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 430:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 431:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 432:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 433:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 434:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 435:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 436:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 437:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 438:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 439:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 440:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 441:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 442:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 443:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 444:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 445:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 446:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 18


 447:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 448:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 449:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 450:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 451:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 452:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 453:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 454:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 455:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 456:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 457:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 458:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 459:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 460:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 461:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 462:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 463:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 464:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 465:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 466:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 467:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 468:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 469:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 470:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 471:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 472:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 473:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 474:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 475:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 476:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
 477:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 478:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 479:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 480:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 481:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 482:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 483:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 484:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 485:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 486:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 487:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 488:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 489:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 490:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 491:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 492:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 493:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 494:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 495:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 496:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 497:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 498:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 499:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 500:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 501:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 502:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 503:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 19


 504:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 505:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 506:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 507:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 508:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 509:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 510:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 511:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 512:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 513:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 514:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 515:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 516:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 517:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
 518:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 519:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 520:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 521:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 522:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 523:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 524:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 525:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 526:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 527:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 528:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 529:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 530:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 531:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 532:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 533:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
 534:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 535:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 536:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 537:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 538:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 539:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 540:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 541:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 542:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 543:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
 544:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 545:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 546:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 547:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 548:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 549:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 550:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 551:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 552:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 553:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 554:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 555:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 556:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 557:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 558:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 559:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 560:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 20


 561:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 562:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 563:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 564:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 565:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 526              		.loc 1 565 1 is_stmt 1 view -0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 0
 529              		@ frame_needed = 0, uses_anonymous_args = 0
 530              		.loc 1 565 1 is_stmt 0 view .LVU114
 531 0000 10B5     		push	{r4, lr}
 532              	.LCFI5:
 533              		.cfi_def_cfa_offset 8
 534              		.cfi_offset 4, -8
 535              		.cfi_offset 14, -4
 536 0002 0446     		mov	r4, r0
 566:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 537              		.loc 1 566 3 is_stmt 1 view .LVU115
 538              	.LVL40:
 567:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 568:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 539              		.loc 1 568 3 view .LVU116
 540 0004 0228     		cmp	r0, #2
 541 0006 8CBF     		ite	hi
 542 0008 0020     		movhi	r0, #0
 543              	.LVL41:
 544              		.loc 1 568 3 is_stmt 0 view .LVU117
 545 000a 0120     		movls	r0, #1
 546 000c FFF7FEFF 		bl	assert_param
 547              	.LVL42:
 569:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 548              		.loc 1 569 3 is_stmt 1 view .LVU118
 549              		.loc 1 569 10 is_stmt 0 view .LVU119
 550 0010 034B     		ldr	r3, .L56
 551 0012 5868     		ldr	r0, [r3, #4]
 552              	.LVL43:
 570:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 571:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 553              		.loc 1 571 3 is_stmt 1 view .LVU120
 554              		.loc 1 571 10 is_stmt 0 view .LVU121
 555 0014 20F00300 		bic	r0, r0, #3
 556              	.LVL44:
 572:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 573:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 557              		.loc 1 573 3 is_stmt 1 view .LVU122
 558              		.loc 1 573 10 is_stmt 0 view .LVU123
 559 0018 0443     		orrs	r4, r4, r0
 560              	.LVL45:
 574:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 575:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 561              		.loc 1 575 3 is_stmt 1 view .LVU124
 562              		.loc 1 575 13 is_stmt 0 view .LVU125
 563 001a 5C60     		str	r4, [r3, #4]
 576:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 564              		.loc 1 576 1 view .LVU126
 565 001c 10BD     		pop	{r4, pc}
 566              	.LVL46:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 21


 567              	.L57:
 568              		.loc 1 576 1 view .LVU127
 569 001e 00BF     		.align	2
 570              	.L56:
 571 0020 00100240 		.word	1073876992
 572              		.cfi_endproc
 573              	.LFE36:
 575              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 576              		.align	1
 577              		.global	RCC_GetSYSCLKSource
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 581              		.fpu softvfp
 583              	RCC_GetSYSCLKSource:
 584              	.LFB37:
 577:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 578:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 579:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 580:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 581:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 582:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   be one of the following:
 583:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
 584:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 585:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 586:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 587:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 588:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 585              		.loc 1 588 1 is_stmt 1 view -0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 589:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 590              		.loc 1 589 3 view .LVU129
 591              		.loc 1 589 24 is_stmt 0 view .LVU130
 592 0000 024B     		ldr	r3, .L59
 593 0002 5868     		ldr	r0, [r3, #4]
 590:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 594              		.loc 1 590 1 view .LVU131
 595 0004 00F00C00 		and	r0, r0, #12
 596 0008 7047     		bx	lr
 597              	.L60:
 598 000a 00BF     		.align	2
 599              	.L59:
 600 000c 00100240 		.word	1073876992
 601              		.cfi_endproc
 602              	.LFE37:
 604              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 605              		.align	1
 606              		.global	RCC_HCLKConfig
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 610              		.fpu softvfp
 612              	RCC_HCLKConfig:
 613              	.LVL47:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 22


 614              	.LFB38:
 591:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 592:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 593:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 594:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 595:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 596:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 597:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 598:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 599:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 600:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 601:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 602:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 603:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 604:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 605:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 606:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 607:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 608:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 609:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 615              		.loc 1 609 1 is_stmt 1 view -0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              		.loc 1 609 1 is_stmt 0 view .LVU133
 620 0000 10B5     		push	{r4, lr}
 621              	.LCFI6:
 622              		.cfi_def_cfa_offset 8
 623              		.cfi_offset 4, -8
 624              		.cfi_offset 14, -4
 610:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 625              		.loc 1 610 3 is_stmt 1 view .LVU134
 626              	.LVL48:
 611:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 627              		.loc 1 612 3 view .LVU135
 628 0002 0446     		mov	r4, r0
 629 0004 98B1     		cbz	r0, .L63
 630              		.loc 1 612 16 is_stmt 0 discriminator 2 view .LVU136
 631 0006 8028     		cmp	r0, #128
 632 0008 1BD0     		beq	.L64
 633              		.loc 1 612 16 discriminator 4 view .LVU137
 634 000a 9028     		cmp	r0, #144
 635 000c 1BD0     		beq	.L65
 636              		.loc 1 612 16 discriminator 6 view .LVU138
 637 000e A028     		cmp	r0, #160
 638 0010 1BD0     		beq	.L66
 639              		.loc 1 612 16 discriminator 8 view .LVU139
 640 0012 B028     		cmp	r0, #176
 641 0014 1BD0     		beq	.L67
 642              		.loc 1 612 16 discriminator 10 view .LVU140
 643 0016 C028     		cmp	r0, #192
 644 0018 1BD0     		beq	.L68
 645              		.loc 1 612 16 discriminator 12 view .LVU141
 646 001a D028     		cmp	r0, #208
 647 001c 1BD0     		beq	.L69
 648              		.loc 1 612 16 discriminator 14 view .LVU142
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 23


 649 001e E028     		cmp	r0, #224
 650 0020 1BD0     		beq	.L70
 651              		.loc 1 612 3 discriminator 16 view .LVU143
 652 0022 F028     		cmp	r0, #240
 653 0024 01D0     		beq	.L73
 654              		.loc 1 612 3 view .LVU144
 655 0026 0020     		movs	r0, #0
 656              	.LVL49:
 657              		.loc 1 612 3 view .LVU145
 658 0028 02E0     		b	.L62
 659              	.LVL50:
 660              	.L73:
 661              		.loc 1 612 3 view .LVU146
 662 002a 0120     		movs	r0, #1
 663              	.LVL51:
 664              		.loc 1 612 3 view .LVU147
 665 002c 00E0     		b	.L62
 666              	.LVL52:
 667              	.L63:
 668              		.loc 1 612 3 view .LVU148
 669 002e 0120     		movs	r0, #1
 670              	.LVL53:
 671              	.L62:
 672              		.loc 1 612 3 discriminator 20 view .LVU149
 673 0030 FFF7FEFF 		bl	assert_param
 674              	.LVL54:
 613:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 675              		.loc 1 613 3 is_stmt 1 discriminator 20 view .LVU150
 676              		.loc 1 613 10 is_stmt 0 discriminator 20 view .LVU151
 677 0034 0A4A     		ldr	r2, .L74
 678 0036 5368     		ldr	r3, [r2, #4]
 679              	.LVL55:
 614:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 615:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 680              		.loc 1 615 3 is_stmt 1 discriminator 20 view .LVU152
 681              		.loc 1 615 10 is_stmt 0 discriminator 20 view .LVU153
 682 0038 23F0F003 		bic	r3, r3, #240
 683              	.LVL56:
 616:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 617:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 684              		.loc 1 617 3 is_stmt 1 discriminator 20 view .LVU154
 685              		.loc 1 617 10 is_stmt 0 discriminator 20 view .LVU155
 686 003c 1C43     		orrs	r4, r4, r3
 687              	.LVL57:
 618:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 619:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 688              		.loc 1 619 3 is_stmt 1 discriminator 20 view .LVU156
 689              		.loc 1 619 13 is_stmt 0 discriminator 20 view .LVU157
 690 003e 5460     		str	r4, [r2, #4]
 620:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 691              		.loc 1 620 1 discriminator 20 view .LVU158
 692 0040 10BD     		pop	{r4, pc}
 693              	.LVL58:
 694              	.L64:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 695              		.loc 1 612 3 view .LVU159
 696 0042 0120     		movs	r0, #1
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 24


 697              	.LVL59:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 698              		.loc 1 612 3 view .LVU160
 699 0044 F4E7     		b	.L62
 700              	.LVL60:
 701              	.L65:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 702              		.loc 1 612 3 view .LVU161
 703 0046 0120     		movs	r0, #1
 704              	.LVL61:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 705              		.loc 1 612 3 view .LVU162
 706 0048 F2E7     		b	.L62
 707              	.LVL62:
 708              	.L66:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 709              		.loc 1 612 3 view .LVU163
 710 004a 0120     		movs	r0, #1
 711              	.LVL63:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 712              		.loc 1 612 3 view .LVU164
 713 004c F0E7     		b	.L62
 714              	.LVL64:
 715              	.L67:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 716              		.loc 1 612 3 view .LVU165
 717 004e 0120     		movs	r0, #1
 718              	.LVL65:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 719              		.loc 1 612 3 view .LVU166
 720 0050 EEE7     		b	.L62
 721              	.LVL66:
 722              	.L68:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 723              		.loc 1 612 3 view .LVU167
 724 0052 0120     		movs	r0, #1
 725              	.LVL67:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 726              		.loc 1 612 3 view .LVU168
 727 0054 ECE7     		b	.L62
 728              	.LVL68:
 729              	.L69:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 730              		.loc 1 612 3 view .LVU169
 731 0056 0120     		movs	r0, #1
 732              	.LVL69:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 733              		.loc 1 612 3 view .LVU170
 734 0058 EAE7     		b	.L62
 735              	.LVL70:
 736              	.L70:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 737              		.loc 1 612 3 view .LVU171
 738 005a 0120     		movs	r0, #1
 739              	.LVL71:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 740              		.loc 1 612 3 view .LVU172
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 25


 741 005c E8E7     		b	.L62
 742              	.L75:
 743 005e 00BF     		.align	2
 744              	.L74:
 745 0060 00100240 		.word	1073876992
 746              		.cfi_endproc
 747              	.LFE38:
 749              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 750              		.align	1
 751              		.global	RCC_PCLK1Config
 752              		.syntax unified
 753              		.thumb
 754              		.thumb_func
 755              		.fpu softvfp
 757              	RCC_PCLK1Config:
 758              	.LVL72:
 759              	.LFB39:
 621:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 622:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 623:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 624:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 625:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 626:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 627:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 628:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 629:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 630:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 631:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 632:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 633:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 634:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 635:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 760              		.loc 1 635 1 is_stmt 1 view -0
 761              		.cfi_startproc
 762              		@ args = 0, pretend = 0, frame = 0
 763              		@ frame_needed = 0, uses_anonymous_args = 0
 764              		.loc 1 635 1 is_stmt 0 view .LVU174
 765 0000 10B5     		push	{r4, lr}
 766              	.LCFI7:
 767              		.cfi_def_cfa_offset 8
 768              		.cfi_offset 4, -8
 769              		.cfi_offset 14, -4
 636:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 770              		.loc 1 636 3 is_stmt 1 view .LVU175
 771              	.LVL73:
 637:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 638:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 772              		.loc 1 638 3 view .LVU176
 773 0002 0446     		mov	r4, r0
 774 0004 78B1     		cbz	r0, .L78
 775              		.loc 1 638 16 is_stmt 0 discriminator 2 view .LVU177
 776 0006 B0F5806F 		cmp	r0, #1024
 777 000a 16D0     		beq	.L79
 778              		.loc 1 638 16 discriminator 4 view .LVU178
 779 000c B0F5A06F 		cmp	r0, #1280
 780 0010 15D0     		beq	.L80
 781              		.loc 1 638 16 discriminator 6 view .LVU179
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 26


 782 0012 B0F5C06F 		cmp	r0, #1536
 783 0016 14D0     		beq	.L81
 784              		.loc 1 638 3 discriminator 8 view .LVU180
 785 0018 B0F5E06F 		cmp	r0, #1792
 786 001c 01D0     		beq	.L84
 787              		.loc 1 638 3 view .LVU181
 788 001e 0020     		movs	r0, #0
 789              	.LVL74:
 790              		.loc 1 638 3 view .LVU182
 791 0020 02E0     		b	.L77
 792              	.LVL75:
 793              	.L84:
 794              		.loc 1 638 3 view .LVU183
 795 0022 0120     		movs	r0, #1
 796              	.LVL76:
 797              		.loc 1 638 3 view .LVU184
 798 0024 00E0     		b	.L77
 799              	.LVL77:
 800              	.L78:
 801              		.loc 1 638 3 view .LVU185
 802 0026 0120     		movs	r0, #1
 803              	.LVL78:
 804              	.L77:
 805              		.loc 1 638 3 discriminator 12 view .LVU186
 806 0028 FFF7FEFF 		bl	assert_param
 807              	.LVL79:
 639:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 808              		.loc 1 639 3 is_stmt 1 discriminator 12 view .LVU187
 809              		.loc 1 639 10 is_stmt 0 discriminator 12 view .LVU188
 810 002c 064A     		ldr	r2, .L85
 811 002e 5368     		ldr	r3, [r2, #4]
 812              	.LVL80:
 640:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 641:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 813              		.loc 1 641 3 is_stmt 1 discriminator 12 view .LVU189
 814              		.loc 1 641 10 is_stmt 0 discriminator 12 view .LVU190
 815 0030 23F4E063 		bic	r3, r3, #1792
 816              	.LVL81:
 642:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 643:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 817              		.loc 1 643 3 is_stmt 1 discriminator 12 view .LVU191
 818              		.loc 1 643 10 is_stmt 0 discriminator 12 view .LVU192
 819 0034 1C43     		orrs	r4, r4, r3
 820              	.LVL82:
 644:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 645:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 821              		.loc 1 645 3 is_stmt 1 discriminator 12 view .LVU193
 822              		.loc 1 645 13 is_stmt 0 discriminator 12 view .LVU194
 823 0036 5460     		str	r4, [r2, #4]
 646:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 824              		.loc 1 646 1 discriminator 12 view .LVU195
 825 0038 10BD     		pop	{r4, pc}
 826              	.LVL83:
 827              	.L79:
 638:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 828              		.loc 1 638 3 view .LVU196
 829 003a 0120     		movs	r0, #1
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 27


 830              	.LVL84:
 638:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 831              		.loc 1 638 3 view .LVU197
 832 003c F4E7     		b	.L77
 833              	.LVL85:
 834              	.L80:
 638:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 835              		.loc 1 638 3 view .LVU198
 836 003e 0120     		movs	r0, #1
 837              	.LVL86:
 638:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 838              		.loc 1 638 3 view .LVU199
 839 0040 F2E7     		b	.L77
 840              	.LVL87:
 841              	.L81:
 638:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 842              		.loc 1 638 3 view .LVU200
 843 0042 0120     		movs	r0, #1
 844              	.LVL88:
 638:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 845              		.loc 1 638 3 view .LVU201
 846 0044 F0E7     		b	.L77
 847              	.L86:
 848 0046 00BF     		.align	2
 849              	.L85:
 850 0048 00100240 		.word	1073876992
 851              		.cfi_endproc
 852              	.LFE39:
 854              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 855              		.align	1
 856              		.global	RCC_PCLK2Config
 857              		.syntax unified
 858              		.thumb
 859              		.thumb_func
 860              		.fpu softvfp
 862              	RCC_PCLK2Config:
 863              	.LVL89:
 864              	.LFB40:
 647:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 648:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 649:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 650:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 651:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 652:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 653:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 654:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 655:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 656:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 657:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 658:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 659:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 660:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 661:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 865              		.loc 1 661 1 is_stmt 1 view -0
 866              		.cfi_startproc
 867              		@ args = 0, pretend = 0, frame = 0
 868              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 28


 869              		.loc 1 661 1 is_stmt 0 view .LVU203
 870 0000 10B5     		push	{r4, lr}
 871              	.LCFI8:
 872              		.cfi_def_cfa_offset 8
 873              		.cfi_offset 4, -8
 874              		.cfi_offset 14, -4
 662:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 875              		.loc 1 662 3 is_stmt 1 view .LVU204
 876              	.LVL90:
 663:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 664:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 877              		.loc 1 664 3 view .LVU205
 878 0002 0446     		mov	r4, r0
 879 0004 78B1     		cbz	r0, .L89
 880              		.loc 1 664 16 is_stmt 0 discriminator 2 view .LVU206
 881 0006 B0F5806F 		cmp	r0, #1024
 882 000a 17D0     		beq	.L90
 883              		.loc 1 664 16 discriminator 4 view .LVU207
 884 000c B0F5A06F 		cmp	r0, #1280
 885 0010 16D0     		beq	.L91
 886              		.loc 1 664 16 discriminator 6 view .LVU208
 887 0012 B0F5C06F 		cmp	r0, #1536
 888 0016 15D0     		beq	.L92
 889              		.loc 1 664 3 discriminator 8 view .LVU209
 890 0018 B0F5E06F 		cmp	r0, #1792
 891 001c 01D0     		beq	.L95
 892              		.loc 1 664 3 view .LVU210
 893 001e 0020     		movs	r0, #0
 894              	.LVL91:
 895              		.loc 1 664 3 view .LVU211
 896 0020 02E0     		b	.L88
 897              	.LVL92:
 898              	.L95:
 899              		.loc 1 664 3 view .LVU212
 900 0022 0120     		movs	r0, #1
 901              	.LVL93:
 902              		.loc 1 664 3 view .LVU213
 903 0024 00E0     		b	.L88
 904              	.LVL94:
 905              	.L89:
 906              		.loc 1 664 3 view .LVU214
 907 0026 0120     		movs	r0, #1
 908              	.LVL95:
 909              	.L88:
 910              		.loc 1 664 3 discriminator 12 view .LVU215
 911 0028 FFF7FEFF 		bl	assert_param
 912              	.LVL96:
 665:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 913              		.loc 1 665 3 is_stmt 1 discriminator 12 view .LVU216
 914              		.loc 1 665 10 is_stmt 0 discriminator 12 view .LVU217
 915 002c 064A     		ldr	r2, .L96
 916 002e 5368     		ldr	r3, [r2, #4]
 917              	.LVL97:
 666:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 667:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 918              		.loc 1 667 3 is_stmt 1 discriminator 12 view .LVU218
 919              		.loc 1 667 10 is_stmt 0 discriminator 12 view .LVU219
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 29


 920 0030 23F46053 		bic	r3, r3, #14336
 921              	.LVL98:
 668:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 669:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 922              		.loc 1 669 3 is_stmt 1 discriminator 12 view .LVU220
 923              		.loc 1 669 10 is_stmt 0 discriminator 12 view .LVU221
 924 0034 43EAC403 		orr	r3, r3, r4, lsl #3
 925              	.LVL99:
 670:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 671:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 926              		.loc 1 671 3 is_stmt 1 discriminator 12 view .LVU222
 927              		.loc 1 671 13 is_stmt 0 discriminator 12 view .LVU223
 928 0038 5360     		str	r3, [r2, #4]
 672:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 929              		.loc 1 672 1 discriminator 12 view .LVU224
 930 003a 10BD     		pop	{r4, pc}
 931              	.LVL100:
 932              	.L90:
 664:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 933              		.loc 1 664 3 view .LVU225
 934 003c 0120     		movs	r0, #1
 935              	.LVL101:
 664:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 936              		.loc 1 664 3 view .LVU226
 937 003e F3E7     		b	.L88
 938              	.LVL102:
 939              	.L91:
 664:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 940              		.loc 1 664 3 view .LVU227
 941 0040 0120     		movs	r0, #1
 942              	.LVL103:
 664:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 943              		.loc 1 664 3 view .LVU228
 944 0042 F1E7     		b	.L88
 945              	.LVL104:
 946              	.L92:
 664:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 947              		.loc 1 664 3 view .LVU229
 948 0044 0120     		movs	r0, #1
 949              	.LVL105:
 664:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 950              		.loc 1 664 3 view .LVU230
 951 0046 EFE7     		b	.L88
 952              	.L97:
 953              		.align	2
 954              	.L96:
 955 0048 00100240 		.word	1073876992
 956              		.cfi_endproc
 957              	.LFE40:
 959              		.section	.text.RCC_ITConfig,"ax",%progbits
 960              		.align	1
 961              		.global	RCC_ITConfig
 962              		.syntax unified
 963              		.thumb
 964              		.thumb_func
 965              		.fpu softvfp
 967              	RCC_ITConfig:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 30


 968              	.LVL106:
 969              	.LFB41:
 673:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 674:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 675:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 676:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 677:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 678:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 679:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values        
 680:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 681:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 682:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 683:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 684:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 685:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 686:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 687:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 688:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 689:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values        
 690:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 691:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 692:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 693:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 694:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 695:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *       
 696:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 697:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 698:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 699:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 700:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 701:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 970              		.loc 1 701 1 is_stmt 1 view -0
 971              		.cfi_startproc
 972              		@ args = 0, pretend = 0, frame = 0
 973              		@ frame_needed = 0, uses_anonymous_args = 0
 974              		.loc 1 701 1 is_stmt 0 view .LVU232
 975 0000 38B5     		push	{r3, r4, r5, lr}
 976              	.LCFI9:
 977              		.cfi_def_cfa_offset 16
 978              		.cfi_offset 3, -16
 979              		.cfi_offset 4, -12
 980              		.cfi_offset 5, -8
 981              		.cfi_offset 14, -4
 982 0002 0446     		mov	r4, r0
 983 0004 0D46     		mov	r5, r1
 702:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 703:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 984              		.loc 1 703 3 is_stmt 1 view .LVU233
 985 0006 10F0E00F 		tst	r0, #224
 986 000a 02D1     		bne	.L102
 987              		.loc 1 703 3 is_stmt 0 discriminator 1 view .LVU234
 988 000c 80B9     		cbnz	r0, .L103
 989              		.loc 1 703 3 view .LVU235
 990 000e 0020     		movs	r0, #0
 991              	.LVL107:
 992              		.loc 1 703 3 view .LVU236
 993 0010 00E0     		b	.L99
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 31


 994              	.LVL108:
 995              	.L102:
 996              		.loc 1 703 3 view .LVU237
 997 0012 0020     		movs	r0, #0
 998              	.LVL109:
 999              	.L99:
 1000              		.loc 1 703 3 discriminator 6 view .LVU238
 1001 0014 FFF7FEFF 		bl	assert_param
 1002              	.LVL110:
 704:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1003              		.loc 1 704 3 is_stmt 1 discriminator 6 view .LVU239
 1004 0018 012D     		cmp	r5, #1
 1005 001a 8CBF     		ite	hi
 1006 001c 0020     		movhi	r0, #0
 1007 001e 0120     		movls	r0, #1
 1008 0020 FFF7FEFF 		bl	assert_param
 1009              	.LVL111:
 705:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1010              		.loc 1 705 3 discriminator 6 view .LVU240
 1011              		.loc 1 705 6 is_stmt 0 discriminator 6 view .LVU241
 1012 0024 35B1     		cbz	r5, .L100
 706:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 707:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 708:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 1013              		.loc 1 708 5 is_stmt 1 view .LVU242
 1014              		.loc 1 708 41 is_stmt 0 view .LVU243
 1015 0026 064B     		ldr	r3, .L105
 1016 0028 587A     		ldrb	r0, [r3, #9]	@ zero_extendqisi2
 1017 002a 0443     		orrs	r4, r4, r0
 1018 002c 5C72     		strb	r4, [r3, #9]
 1019              	.L98:
 709:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 710:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 711:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 712:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 713:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 714:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 715:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1020              		.loc 1 715 1 view .LVU244
 1021 002e 38BD     		pop	{r3, r4, r5, pc}
 1022              	.LVL112:
 1023              	.L103:
 703:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1024              		.loc 1 703 3 view .LVU245
 1025 0030 0120     		movs	r0, #1
 1026              	.LVL113:
 703:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1027              		.loc 1 703 3 view .LVU246
 1028 0032 EFE7     		b	.L99
 1029              	.LVL114:
 1030              	.L100:
 713:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1031              		.loc 1 713 5 is_stmt 1 view .LVU247
 713:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1032              		.loc 1 713 41 is_stmt 0 view .LVU248
 1033 0034 024B     		ldr	r3, .L105
 1034 0036 587A     		ldrb	r0, [r3, #9]	@ zero_extendqisi2
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 32


 1035 0038 20EA0404 		bic	r4, r0, r4
 1036 003c 5C72     		strb	r4, [r3, #9]
 1037              		.loc 1 715 1 view .LVU249
 1038 003e F6E7     		b	.L98
 1039              	.L106:
 1040              		.align	2
 1041              	.L105:
 1042 0040 00100240 		.word	1073876992
 1043              		.cfi_endproc
 1044              	.LFE41:
 1046              		.section	.text.RCC_USBCLKConfig,"ax",%progbits
 1047              		.align	1
 1048              		.global	RCC_USBCLKConfig
 1049              		.syntax unified
 1050              		.thumb
 1051              		.thumb_func
 1052              		.fpu softvfp
 1054              	RCC_USBCLKConfig:
 1055              	.LVL115:
 1056              	.LFB42:
 716:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 717:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 718:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 719:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 720:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 721:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 722:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 723:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 724:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *                                     clock source
 725:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
 726:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 727:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 728:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 729:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1057              		.loc 1 729 1 is_stmt 1 view -0
 1058              		.cfi_startproc
 1059              		@ args = 0, pretend = 0, frame = 0
 1060              		@ frame_needed = 0, uses_anonymous_args = 0
 1061              		.loc 1 729 1 is_stmt 0 view .LVU251
 1062 0000 10B5     		push	{r4, lr}
 1063              	.LCFI10:
 1064              		.cfi_def_cfa_offset 8
 1065              		.cfi_offset 4, -8
 1066              		.cfi_offset 14, -4
 1067 0002 0446     		mov	r4, r0
 730:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 731:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 1068              		.loc 1 731 3 is_stmt 1 view .LVU252
 1069 0004 0128     		cmp	r0, #1
 1070 0006 8CBF     		ite	hi
 1071 0008 0020     		movhi	r0, #0
 1072              	.LVL116:
 1073              		.loc 1 731 3 is_stmt 0 view .LVU253
 1074 000a 0120     		movls	r0, #1
 1075 000c FFF7FEFF 		bl	assert_param
 1076              	.LVL117:
 732:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 33


 733:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 1077              		.loc 1 733 3 is_stmt 1 view .LVU254
 1078              		.loc 1 733 37 is_stmt 0 view .LVU255
 1079 0010 014B     		ldr	r3, .L109
 1080 0012 C3F8D840 		str	r4, [r3, #216]
 734:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1081              		.loc 1 734 1 view .LVU256
 1082 0016 10BD     		pop	{r4, pc}
 1083              	.LVL118:
 1084              	.L110:
 1085              		.loc 1 734 1 view .LVU257
 1086              		.align	2
 1087              	.L109:
 1088 0018 00004242 		.word	1111621632
 1089              		.cfi_endproc
 1090              	.LFE42:
 1092              		.section	.text.RCC_ADCCLKConfig,"ax",%progbits
 1093              		.align	1
 1094              		.global	RCC_ADCCLKConfig
 1095              		.syntax unified
 1096              		.thumb
 1097              		.thumb_func
 1098              		.fpu softvfp
 1100              	RCC_ADCCLKConfig:
 1101              	.LVL119:
 1102              	.LFB43:
 735:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 736:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 737:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 738:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 739:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 740:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 741:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 742:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 743:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 744:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 745:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 746:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 747:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 748:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 749:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 750:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 751:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 752:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 753:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 754:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 755:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 756:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 757:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 758:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 759:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 760:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 761:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 762:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 763:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 764:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 765:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 34


 766:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 767:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1103              		.loc 1 767 1 is_stmt 1 view -0
 1104              		.cfi_startproc
 1105              		@ args = 0, pretend = 0, frame = 0
 1106              		@ frame_needed = 0, uses_anonymous_args = 0
 1107              		.loc 1 767 1 is_stmt 0 view .LVU259
 1108 0000 10B5     		push	{r4, lr}
 1109              	.LCFI11:
 1110              		.cfi_def_cfa_offset 8
 1111              		.cfi_offset 4, -8
 1112              		.cfi_offset 14, -4
 768:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 1113              		.loc 1 768 3 is_stmt 1 view .LVU260
 1114              	.LVL120:
 769:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 770:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
 1115              		.loc 1 770 3 view .LVU261
 1116 0002 0446     		mov	r4, r0
 1117 0004 60B1     		cbz	r0, .L113
 1118              		.loc 1 770 16 is_stmt 0 discriminator 2 view .LVU262
 1119 0006 B0F5804F 		cmp	r0, #16384
 1120 000a 13D0     		beq	.L114
 1121              		.loc 1 770 16 discriminator 4 view .LVU263
 1122 000c B0F5004F 		cmp	r0, #32768
 1123 0010 12D0     		beq	.L115
 1124              		.loc 1 770 3 discriminator 6 view .LVU264
 1125 0012 B0F5404F 		cmp	r0, #49152
 1126 0016 01D0     		beq	.L118
 1127              		.loc 1 770 3 view .LVU265
 1128 0018 0020     		movs	r0, #0
 1129              	.LVL121:
 1130              		.loc 1 770 3 view .LVU266
 1131 001a 02E0     		b	.L112
 1132              	.LVL122:
 1133              	.L118:
 1134              		.loc 1 770 3 view .LVU267
 1135 001c 0120     		movs	r0, #1
 1136              	.LVL123:
 1137              		.loc 1 770 3 view .LVU268
 1138 001e 00E0     		b	.L112
 1139              	.LVL124:
 1140              	.L113:
 1141              		.loc 1 770 3 view .LVU269
 1142 0020 0120     		movs	r0, #1
 1143              	.LVL125:
 1144              	.L112:
 1145              		.loc 1 770 3 discriminator 10 view .LVU270
 1146 0022 FFF7FEFF 		bl	assert_param
 1147              	.LVL126:
 771:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 1148              		.loc 1 771 3 is_stmt 1 discriminator 10 view .LVU271
 1149              		.loc 1 771 10 is_stmt 0 discriminator 10 view .LVU272
 1150 0026 054A     		ldr	r2, .L119
 1151 0028 5368     		ldr	r3, [r2, #4]
 1152              	.LVL127:
 772:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 35


 773:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 1153              		.loc 1 773 3 is_stmt 1 discriminator 10 view .LVU273
 1154              		.loc 1 773 10 is_stmt 0 discriminator 10 view .LVU274
 1155 002a 23F44043 		bic	r3, r3, #49152
 1156              	.LVL128:
 774:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 775:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 1157              		.loc 1 775 3 is_stmt 1 discriminator 10 view .LVU275
 1158              		.loc 1 775 10 is_stmt 0 discriminator 10 view .LVU276
 1159 002e 1C43     		orrs	r4, r4, r3
 1160              	.LVL129:
 776:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 777:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 1161              		.loc 1 777 3 is_stmt 1 discriminator 10 view .LVU277
 1162              		.loc 1 777 13 is_stmt 0 discriminator 10 view .LVU278
 1163 0030 5460     		str	r4, [r2, #4]
 778:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1164              		.loc 1 778 1 discriminator 10 view .LVU279
 1165 0032 10BD     		pop	{r4, pc}
 1166              	.LVL130:
 1167              	.L114:
 770:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 1168              		.loc 1 770 3 view .LVU280
 1169 0034 0120     		movs	r0, #1
 1170              	.LVL131:
 770:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 1171              		.loc 1 770 3 view .LVU281
 1172 0036 F4E7     		b	.L112
 1173              	.LVL132:
 1174              	.L115:
 770:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 1175              		.loc 1 770 3 view .LVU282
 1176 0038 0120     		movs	r0, #1
 1177              	.LVL133:
 770:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 1178              		.loc 1 770 3 view .LVU283
 1179 003a F2E7     		b	.L112
 1180              	.L120:
 1181              		.align	2
 1182              	.L119:
 1183 003c 00100240 		.word	1073876992
 1184              		.cfi_endproc
 1185              	.LFE43:
 1187              		.section	.text.RCC_LSEConfig,"ax",%progbits
 1188              		.align	1
 1189              		.global	RCC_LSEConfig
 1190              		.syntax unified
 1191              		.thumb
 1192              		.thumb_func
 1193              		.fpu softvfp
 1195              	RCC_LSEConfig:
 1196              	.LVL134:
 1197              	.LFB44:
 779:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 780:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 781:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 782:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 36


 783:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 784:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
 785:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 786:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 787:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 788:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 789:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 790:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 791:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 792:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 793:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 794:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 795:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 796:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 797:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 798:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 799:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 800:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 801:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 802:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 803:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 804:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 805:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 806:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 807:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 808:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 809:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 810:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 811:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
 812:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 813:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 814:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 815:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 816:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 817:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 818:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 819:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 820:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 821:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 822:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 823:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 824:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 825:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 826:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 827:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 828:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 829:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 830:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1198              		.loc 1 830 1 is_stmt 1 view -0
 1199              		.cfi_startproc
 1200              		@ args = 0, pretend = 0, frame = 0
 1201              		@ frame_needed = 0, uses_anonymous_args = 0
 1202              		.loc 1 830 1 is_stmt 0 view .LVU285
 1203 0000 10B5     		push	{r4, lr}
 1204              	.LCFI12:
 1205              		.cfi_def_cfa_offset 8
 1206              		.cfi_offset 4, -8
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 37


 1207              		.cfi_offset 14, -4
 1208 0002 0446     		mov	r4, r0
 831:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 832:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 1209              		.loc 1 832 3 is_stmt 1 view .LVU286
 1210 0004 0128     		cmp	r0, #1
 1211 0006 05D9     		bls	.L126
 1212              		.loc 1 832 3 is_stmt 0 discriminator 2 view .LVU287
 1213 0008 0428     		cmp	r0, #4
 1214 000a 01D0     		beq	.L129
 1215              		.loc 1 832 3 view .LVU288
 1216 000c 0020     		movs	r0, #0
 1217              	.LVL135:
 1218              		.loc 1 832 3 view .LVU289
 1219 000e 02E0     		b	.L122
 1220              	.LVL136:
 1221              	.L129:
 1222              		.loc 1 832 3 view .LVU290
 1223 0010 0120     		movs	r0, #1
 1224              	.LVL137:
 1225              		.loc 1 832 3 view .LVU291
 1226 0012 00E0     		b	.L122
 1227              	.LVL138:
 1228              	.L126:
 1229              		.loc 1 832 3 view .LVU292
 1230 0014 0120     		movs	r0, #1
 1231              	.LVL139:
 1232              	.L122:
 1233              		.loc 1 832 3 discriminator 6 view .LVU293
 1234 0016 FFF7FEFF 		bl	assert_param
 1235              	.LVL140:
 833:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 834:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 835:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 1236              		.loc 1 835 3 is_stmt 1 discriminator 6 view .LVU294
 1237              		.loc 1 835 34 is_stmt 0 discriminator 6 view .LVU295
 1238 001a 0A4B     		ldr	r3, .L130
 1239 001c 0022     		movs	r2, #0
 1240 001e 83F82020 		strb	r2, [r3, #32]
 836:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 837:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 1241              		.loc 1 837 3 is_stmt 1 discriminator 6 view .LVU296
 1242              		.loc 1 837 34 is_stmt 0 discriminator 6 view .LVU297
 1243 0022 83F82020 		strb	r2, [r3, #32]
 838:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 839:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 1244              		.loc 1 839 3 is_stmt 1 discriminator 6 view .LVU298
 1245 0026 012C     		cmp	r4, #1
 1246 0028 02D0     		beq	.L123
 1247              		.loc 1 839 3 is_stmt 0 view .LVU299
 1248 002a 042C     		cmp	r4, #4
 1249 002c 05D0     		beq	.L124
 1250              	.L121:
 840:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 841:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 842:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 843:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 38


 844:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 845:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 846:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 847:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 848:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 849:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;            
 850:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 851:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 852:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;      
 853:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 854:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1251              		.loc 1 854 1 view .LVU300
 1252 002e 10BD     		pop	{r4, pc}
 1253              	.L123:
 843:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1254              		.loc 1 843 7 is_stmt 1 view .LVU301
 843:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1255              		.loc 1 843 38 is_stmt 0 view .LVU302
 1256 0030 044B     		ldr	r3, .L130
 1257 0032 0122     		movs	r2, #1
 1258 0034 83F82020 		strb	r2, [r3, #32]
 844:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 1259              		.loc 1 844 7 is_stmt 1 view .LVU303
 1260 0038 F9E7     		b	.L121
 1261              	.L124:
 848:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;            
 1262              		.loc 1 848 7 view .LVU304
 848:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;            
 1263              		.loc 1 848 38 is_stmt 0 view .LVU305
 1264 003a 024B     		ldr	r3, .L130
 1265 003c 0522     		movs	r2, #5
 1266 003e 83F82020 		strb	r2, [r3, #32]
 849:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 1267              		.loc 1 849 7 is_stmt 1 view .LVU306
 1268              		.loc 1 854 1 is_stmt 0 view .LVU307
 1269 0042 F4E7     		b	.L121
 1270              	.L131:
 1271              		.align	2
 1272              	.L130:
 1273 0044 00100240 		.word	1073876992
 1274              		.cfi_endproc
 1275              	.LFE44:
 1277              		.section	.text.RCC_LSICmd,"ax",%progbits
 1278              		.align	1
 1279              		.global	RCC_LSICmd
 1280              		.syntax unified
 1281              		.thumb
 1282              		.thumb_func
 1283              		.fpu softvfp
 1285              	RCC_LSICmd:
 1286              	.LVL141:
 1287              	.LFB45:
 855:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 856:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 857:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 858:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 859:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 39


 860:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 861:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 862:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 863:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1288              		.loc 1 863 1 is_stmt 1 view -0
 1289              		.cfi_startproc
 1290              		@ args = 0, pretend = 0, frame = 0
 1291              		@ frame_needed = 0, uses_anonymous_args = 0
 1292              		.loc 1 863 1 is_stmt 0 view .LVU309
 1293 0000 10B5     		push	{r4, lr}
 1294              	.LCFI13:
 1295              		.cfi_def_cfa_offset 8
 1296              		.cfi_offset 4, -8
 1297              		.cfi_offset 14, -4
 1298 0002 0446     		mov	r4, r0
 864:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 865:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1299              		.loc 1 865 3 is_stmt 1 view .LVU310
 1300 0004 0128     		cmp	r0, #1
 1301 0006 8CBF     		ite	hi
 1302 0008 0020     		movhi	r0, #0
 1303              	.LVL142:
 1304              		.loc 1 865 3 is_stmt 0 view .LVU311
 1305 000a 0120     		movls	r0, #1
 1306 000c FFF7FEFF 		bl	assert_param
 1307              	.LVL143:
 866:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 1308              		.loc 1 866 3 is_stmt 1 view .LVU312
 1309              		.loc 1 866 35 is_stmt 0 view .LVU313
 1310 0010 014B     		ldr	r3, .L134
 1311 0012 C3F88044 		str	r4, [r3, #1152]
 867:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1312              		.loc 1 867 1 view .LVU314
 1313 0016 10BD     		pop	{r4, pc}
 1314              	.L135:
 1315              		.align	2
 1316              	.L134:
 1317 0018 00004242 		.word	1111621632
 1318              		.cfi_endproc
 1319              	.LFE45:
 1321              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 1322              		.align	1
 1323              		.global	RCC_RTCCLKConfig
 1324              		.syntax unified
 1325              		.thumb
 1326              		.thumb_func
 1327              		.fpu softvfp
 1329              	RCC_RTCCLKConfig:
 1330              	.LVL144:
 1331              	.LFB46:
 868:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 869:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 870:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 871:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 872:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 873:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 874:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 40


 875:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 876:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 877:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 878:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 879:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 880:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1332              		.loc 1 880 1 is_stmt 1 view -0
 1333              		.cfi_startproc
 1334              		@ args = 0, pretend = 0, frame = 0
 1335              		@ frame_needed = 0, uses_anonymous_args = 0
 1336              		.loc 1 880 1 is_stmt 0 view .LVU316
 1337 0000 10B5     		push	{r4, lr}
 1338              	.LCFI14:
 1339              		.cfi_def_cfa_offset 8
 1340              		.cfi_offset 4, -8
 1341              		.cfi_offset 14, -4
 1342 0002 0446     		mov	r4, r0
 881:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 882:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 1343              		.loc 1 882 3 is_stmt 1 view .LVU317
 1344 0004 B0F5807F 		cmp	r0, #256
 1345 0008 09D0     		beq	.L138
 1346              		.loc 1 882 16 is_stmt 0 discriminator 2 view .LVU318
 1347 000a B0F5007F 		cmp	r0, #512
 1348 000e 0ED0     		beq	.L139
 1349              		.loc 1 882 3 discriminator 4 view .LVU319
 1350 0010 B0F5407F 		cmp	r0, #768
 1351 0014 01D0     		beq	.L142
 1352              		.loc 1 882 3 view .LVU320
 1353 0016 0020     		movs	r0, #0
 1354              	.LVL145:
 1355              		.loc 1 882 3 view .LVU321
 1356 0018 02E0     		b	.L137
 1357              	.LVL146:
 1358              	.L142:
 1359              		.loc 1 882 3 view .LVU322
 1360 001a 0120     		movs	r0, #1
 1361              	.LVL147:
 1362              		.loc 1 882 3 view .LVU323
 1363 001c 00E0     		b	.L137
 1364              	.LVL148:
 1365              	.L138:
 1366              		.loc 1 882 3 view .LVU324
 1367 001e 0120     		movs	r0, #1
 1368              	.LVL149:
 1369              	.L137:
 1370              		.loc 1 882 3 discriminator 8 view .LVU325
 1371 0020 FFF7FEFF 		bl	assert_param
 1372              	.LVL150:
 883:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 884:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 1373              		.loc 1 884 3 is_stmt 1 discriminator 8 view .LVU326
 1374              		.loc 1 884 13 is_stmt 0 discriminator 8 view .LVU327
 1375 0024 034B     		ldr	r3, .L143
 1376 0026 186A     		ldr	r0, [r3, #32]
 1377 0028 0443     		orrs	r4, r4, r0
 1378              	.LVL151:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 41


 1379              		.loc 1 884 13 discriminator 8 view .LVU328
 1380 002a 1C62     		str	r4, [r3, #32]
 885:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1381              		.loc 1 885 1 discriminator 8 view .LVU329
 1382 002c 10BD     		pop	{r4, pc}
 1383              	.LVL152:
 1384              	.L139:
 882:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 1385              		.loc 1 882 3 view .LVU330
 1386 002e 0120     		movs	r0, #1
 1387              	.LVL153:
 882:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 1388              		.loc 1 882 3 view .LVU331
 1389 0030 F6E7     		b	.L137
 1390              	.L144:
 1391 0032 00BF     		.align	2
 1392              	.L143:
 1393 0034 00100240 		.word	1073876992
 1394              		.cfi_endproc
 1395              	.LFE46:
 1397              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 1398              		.align	1
 1399              		.global	RCC_RTCCLKCmd
 1400              		.syntax unified
 1401              		.thumb
 1402              		.thumb_func
 1403              		.fpu softvfp
 1405              	RCC_RTCCLKCmd:
 1406              	.LVL154:
 1407              	.LFB47:
 886:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 887:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 888:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 889:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 890:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 891:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 892:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 893:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 894:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1408              		.loc 1 894 1 is_stmt 1 view -0
 1409              		.cfi_startproc
 1410              		@ args = 0, pretend = 0, frame = 0
 1411              		@ frame_needed = 0, uses_anonymous_args = 0
 1412              		.loc 1 894 1 is_stmt 0 view .LVU333
 1413 0000 10B5     		push	{r4, lr}
 1414              	.LCFI15:
 1415              		.cfi_def_cfa_offset 8
 1416              		.cfi_offset 4, -8
 1417              		.cfi_offset 14, -4
 1418 0002 0446     		mov	r4, r0
 895:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 896:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1419              		.loc 1 896 3 is_stmt 1 view .LVU334
 1420 0004 0128     		cmp	r0, #1
 1421 0006 8CBF     		ite	hi
 1422 0008 0020     		movhi	r0, #0
 1423              	.LVL155:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 42


 1424              		.loc 1 896 3 is_stmt 0 view .LVU335
 1425 000a 0120     		movls	r0, #1
 1426 000c FFF7FEFF 		bl	assert_param
 1427              	.LVL156:
 897:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1428              		.loc 1 897 3 is_stmt 1 view .LVU336
 1429              		.loc 1 897 36 is_stmt 0 view .LVU337
 1430 0010 014B     		ldr	r3, .L147
 1431 0012 C3F83C44 		str	r4, [r3, #1084]
 898:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1432              		.loc 1 898 1 view .LVU338
 1433 0016 10BD     		pop	{r4, pc}
 1434              	.L148:
 1435              		.align	2
 1436              	.L147:
 1437 0018 00004242 		.word	1111621632
 1438              		.cfi_endproc
 1439              	.LFE47:
 1441              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 1442              		.align	1
 1443              		.global	RCC_GetClocksFreq
 1444              		.syntax unified
 1445              		.thumb
 1446              		.thumb_func
 1447              		.fpu softvfp
 1449              	RCC_GetClocksFreq:
 1450              	.LVL157:
 1451              	.LFB48:
 899:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 900:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 901:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 902:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 903:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *         the clocks frequencies.
 904:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The result of this function could be not correct when using 
 905:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *         fractional value for HSE crystal.  
 906:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 907:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 908:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 909:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1452              		.loc 1 909 1 is_stmt 1 view -0
 1453              		.cfi_startproc
 1454              		@ args = 0, pretend = 0, frame = 0
 1455              		@ frame_needed = 0, uses_anonymous_args = 0
 1456              		@ link register save eliminated.
 1457              		.loc 1 909 1 is_stmt 0 view .LVU340
 1458 0000 10B4     		push	{r4}
 1459              	.LCFI16:
 1460              		.cfi_def_cfa_offset 4
 1461              		.cfi_offset 4, -4
 910:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 1462              		.loc 1 910 3 is_stmt 1 view .LVU341
 1463              	.LVL158:
 911:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 912:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 913:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 914:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 915:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 43


 916:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 917:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t prediv1factor = 0;
 918:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 919:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     
 920:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 921:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 1464              		.loc 1 921 3 view .LVU342
 1465              		.loc 1 921 12 is_stmt 0 view .LVU343
 1466 0002 294B     		ldr	r3, .L158
 1467 0004 5B68     		ldr	r3, [r3, #4]
 1468              		.loc 1 921 7 view .LVU344
 1469 0006 03F00C03 		and	r3, r3, #12
 1470              	.LVL159:
 922:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 923:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch (tmp)
 1471              		.loc 1 923 3 is_stmt 1 view .LVU345
 1472 000a 042B     		cmp	r3, #4
 1473 000c 2BD0     		beq	.L150
 1474 000e 082B     		cmp	r3, #8
 1475 0010 2CD0     		beq	.L151
 1476 0012 13B1     		cbz	r3, .L157
 924:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 925:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
 926:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 927:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 928:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 929:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 930:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 931:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 932:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 933:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 934:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 935:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 936:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 937:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 938:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 939:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 940:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 941:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 942:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 943:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 944:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 945:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {
 946:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 947:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 948:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 949:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 950:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #else
 951:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         /* HSE selected as PLL clock entry */
 952:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 953:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 954:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 955:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 956:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 957:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {
 958:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 959:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 44


 960:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #endif
 961:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 962:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 963:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 964:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 965:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 966:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {
 967:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****          pllmull += 2;
 968:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 969:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 970:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 971:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 972:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 973:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****             
 974:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 975:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 976:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 977:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 978:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 979:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 980:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 981:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 982:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 983:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 984:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 985:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 986:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 987:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;          
 988:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 989:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 990:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 991:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           
 992:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 993:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 994:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 995:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor)
 996:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 997:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 998:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 999:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
1000:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1001:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
1002:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1477              		.loc 1 1002 7 view .LVU346
 1478              		.loc 1 1002 36 is_stmt 0 view .LVU347
 1479 0014 254B     		ldr	r3, .L158+4
 1480              	.LVL160:
 1481              		.loc 1 1002 36 view .LVU348
 1482 0016 0360     		str	r3, [r0]
1003:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1483              		.loc 1 1003 7 is_stmt 1 view .LVU349
 1484 0018 01E0     		b	.L153
 1485              	.LVL161:
 1486              	.L157:
 926:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1487              		.loc 1 926 7 view .LVU350
 926:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 45


 1488              		.loc 1 926 36 is_stmt 0 view .LVU351
 1489 001a 244B     		ldr	r3, .L158+4
 1490              	.LVL162:
 926:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1491              		.loc 1 926 36 view .LVU352
 1492 001c 0360     		str	r3, [r0]
 927:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 1493              		.loc 1 927 7 is_stmt 1 view .LVU353
 1494              	.LVL163:
 1495              	.L153:
1004:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1005:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1006:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1007:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
1008:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 1496              		.loc 1 1008 3 view .LVU354
 1497              		.loc 1 1008 12 is_stmt 0 view .LVU355
 1498 001e 2249     		ldr	r1, .L158
 1499 0020 4B68     		ldr	r3, [r1, #4]
 1500              	.LVL164:
1009:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 1501              		.loc 1 1009 3 is_stmt 1 view .LVU356
 1502              		.loc 1 1009 7 is_stmt 0 view .LVU357
 1503 0022 C3F30313 		ubfx	r3, r3, #4, #4
 1504              	.LVL165:
1010:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1505              		.loc 1 1010 3 is_stmt 1 view .LVU358
 1506              		.loc 1 1010 27 is_stmt 0 view .LVU359
 1507 0026 224C     		ldr	r4, .L158+8
 1508 0028 E35C     		ldrb	r3, [r4, r3]	@ zero_extendqisi2
 1509              	.LVL166:
 1510              		.loc 1 1010 27 view .LVU360
 1511 002a DAB2     		uxtb	r2, r3
 1512              	.LVL167:
1011:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
1012:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1513              		.loc 1 1012 3 is_stmt 1 view .LVU361
 1514              		.loc 1 1012 42 is_stmt 0 view .LVU362
 1515 002c 0368     		ldr	r3, [r0]
 1516              		.loc 1 1012 61 view .LVU363
 1517 002e D340     		lsrs	r3, r3, r2
 1518              		.loc 1 1012 30 view .LVU364
 1519 0030 4360     		str	r3, [r0, #4]
1013:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
1014:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 1520              		.loc 1 1014 3 is_stmt 1 view .LVU365
 1521              		.loc 1 1014 12 is_stmt 0 view .LVU366
 1522 0032 4A68     		ldr	r2, [r1, #4]
 1523              	.LVL168:
1015:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 1524              		.loc 1 1015 3 is_stmt 1 view .LVU367
 1525              		.loc 1 1015 7 is_stmt 0 view .LVU368
 1526 0034 C2F30222 		ubfx	r2, r2, #8, #3
 1527              	.LVL169:
1016:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1528              		.loc 1 1016 3 is_stmt 1 view .LVU369
 1529              		.loc 1 1016 27 is_stmt 0 view .LVU370
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 46


 1530 0038 A25C     		ldrb	r2, [r4, r2]	@ zero_extendqisi2
 1531              	.LVL170:
 1532              		.loc 1 1016 27 view .LVU371
 1533 003a D2B2     		uxtb	r2, r2
 1534              	.LVL171:
1017:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1018:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1535              		.loc 1 1018 3 is_stmt 1 view .LVU372
 1536              		.loc 1 1018 60 is_stmt 0 view .LVU373
 1537 003c 23FA02F2 		lsr	r2, r3, r2
 1538              	.LVL172:
 1539              		.loc 1 1018 31 view .LVU374
 1540 0040 8260     		str	r2, [r0, #8]
1019:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1020:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 1541              		.loc 1 1020 3 is_stmt 1 view .LVU375
 1542              		.loc 1 1020 12 is_stmt 0 view .LVU376
 1543 0042 4A68     		ldr	r2, [r1, #4]
 1544              	.LVL173:
1021:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 1545              		.loc 1 1021 3 is_stmt 1 view .LVU377
 1546              		.loc 1 1021 7 is_stmt 0 view .LVU378
 1547 0044 C2F3C222 		ubfx	r2, r2, #11, #3
 1548              	.LVL174:
1022:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1549              		.loc 1 1022 3 is_stmt 1 view .LVU379
 1550              		.loc 1 1022 27 is_stmt 0 view .LVU380
 1551 0048 A25C     		ldrb	r2, [r4, r2]	@ zero_extendqisi2
 1552              	.LVL175:
 1553              		.loc 1 1022 27 view .LVU381
 1554 004a D2B2     		uxtb	r2, r2
 1555              	.LVL176:
1023:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1024:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1556              		.loc 1 1024 3 is_stmt 1 view .LVU382
 1557              		.loc 1 1024 60 is_stmt 0 view .LVU383
 1558 004c D340     		lsrs	r3, r3, r2
 1559              		.loc 1 1024 31 view .LVU384
 1560 004e C360     		str	r3, [r0, #12]
1025:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1026:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 1561              		.loc 1 1026 3 is_stmt 1 view .LVU385
 1562              		.loc 1 1026 12 is_stmt 0 view .LVU386
 1563 0050 4A68     		ldr	r2, [r1, #4]
 1564              	.LVL177:
1027:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
 1565              		.loc 1 1027 3 is_stmt 1 view .LVU387
 1566              		.loc 1 1027 7 is_stmt 0 view .LVU388
 1567 0052 C2F38132 		ubfx	r2, r2, #14, #2
 1568              	.LVL178:
1028:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 1569              		.loc 1 1028 3 is_stmt 1 view .LVU389
 1570              		.loc 1 1028 24 is_stmt 0 view .LVU390
 1571 0056 1749     		ldr	r1, .L158+12
 1572 0058 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 1573              	.LVL179:
 1574              		.loc 1 1028 24 view .LVU391
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 47


 1575 005a D2B2     		uxtb	r2, r2
 1576              	.LVL180:
1029:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1030:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 1577              		.loc 1 1030 3 is_stmt 1 view .LVU392
 1578              		.loc 1 1030 62 is_stmt 0 view .LVU393
 1579 005c B3FBF2F3 		udiv	r3, r3, r2
 1580              		.loc 1 1030 32 view .LVU394
 1581 0060 0361     		str	r3, [r0, #16]
1031:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1582              		.loc 1 1031 1 view .LVU395
 1583 0062 10BC     		pop	{r4}
 1584              	.LCFI17:
 1585              		.cfi_remember_state
 1586              		.cfi_restore 4
 1587              		.cfi_def_cfa_offset 0
 1588 0064 7047     		bx	lr
 1589              	.LVL181:
 1590              	.L150:
 1591              	.LCFI18:
 1592              		.cfi_restore_state
 929:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1593              		.loc 1 929 7 is_stmt 1 view .LVU396
 929:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1594              		.loc 1 929 36 is_stmt 0 view .LVU397
 1595 0066 114B     		ldr	r3, .L158+4
 1596              	.LVL182:
 929:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1597              		.loc 1 929 36 view .LVU398
 1598 0068 0360     		str	r3, [r0]
 930:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 1599              		.loc 1 930 7 is_stmt 1 view .LVU399
 1600 006a D8E7     		b	.L153
 1601              	.LVL183:
 1602              	.L151:
 934:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 1603              		.loc 1 934 7 view .LVU400
 934:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 1604              		.loc 1 934 20 is_stmt 0 view .LVU401
 1605 006c 0E4A     		ldr	r2, .L158
 1606 006e 5368     		ldr	r3, [r2, #4]
 1607              	.LVL184:
 935:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 1608              		.loc 1 935 7 is_stmt 1 view .LVU402
 935:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 1609              		.loc 1 935 22 is_stmt 0 view .LVU403
 1610 0070 5268     		ldr	r2, [r2, #4]
 1611              	.LVL185:
 938:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 1612              		.loc 1 938 7 is_stmt 1 view .LVU404
 938:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 1613              		.loc 1 938 27 is_stmt 0 view .LVU405
 1614 0072 C3F38343 		ubfx	r3, r3, #18, #4
 1615              	.LVL186:
 938:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 1616              		.loc 1 938 15 view .LVU406
 1617 0076 0233     		adds	r3, r3, #2
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 48


 1618              	.LVL187:
 940:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 1619              		.loc 1 940 7 is_stmt 1 view .LVU407
 940:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 1620              		.loc 1 940 10 is_stmt 0 view .LVU408
 1621 0078 12F4803F 		tst	r2, #65536
 1622 007c 04D1     		bne	.L154
 942:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 1623              		.loc 1 942 9 is_stmt 1 view .LVU409
 942:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 1624              		.loc 1 942 57 is_stmt 0 view .LVU410
 1625 007e 0E4A     		ldr	r2, .L158+16
 1626              	.LVL188:
 942:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 1627              		.loc 1 942 57 view .LVU411
 1628 0080 02FB03F3 		mul	r3, r2, r3
 1629              	.LVL189:
 942:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 1630              		.loc 1 942 38 view .LVU412
 1631 0084 0360     		str	r3, [r0]
 1632 0086 CAE7     		b	.L153
 1633              	.LVL190:
 1634              	.L154:
 952:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 1635              		.loc 1 952 9 is_stmt 1 view .LVU413
 952:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 1636              		.loc 1 952 17 is_stmt 0 view .LVU414
 1637 0088 074A     		ldr	r2, .L158
 1638              	.LVL191:
 952:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 1639              		.loc 1 952 17 view .LVU415
 1640 008a 5268     		ldr	r2, [r2, #4]
 952:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 1641              		.loc 1 952 12 view .LVU416
 1642 008c 12F4003F 		tst	r2, #131072
 1643 0090 04D0     		beq	.L155
 954:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 1644              		.loc 1 954 11 is_stmt 1 view .LVU417
 954:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 1645              		.loc 1 954 59 is_stmt 0 view .LVU418
 1646 0092 094A     		ldr	r2, .L158+16
 1647 0094 02FB03F3 		mul	r3, r2, r3
 1648              	.LVL192:
 954:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 1649              		.loc 1 954 40 view .LVU419
 1650 0098 0360     		str	r3, [r0]
 1651 009a C0E7     		b	.L153
 1652              	.LVL193:
 1653              	.L155:
 958:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 1654              		.loc 1 958 11 is_stmt 1 view .LVU420
 958:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 1655              		.loc 1 958 52 is_stmt 0 view .LVU421
 1656 009c 034A     		ldr	r2, .L158+4
 1657 009e 02FB03F3 		mul	r3, r2, r3
 1658              	.LVL194:
 958:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 49


 1659              		.loc 1 958 40 view .LVU422
 1660 00a2 0360     		str	r3, [r0]
 1661 00a4 BBE7     		b	.L153
 1662              	.L159:
 1663 00a6 00BF     		.align	2
 1664              	.L158:
 1665 00a8 00100240 		.word	1073876992
 1666 00ac 00127A00 		.word	8000000
 1667 00b0 00000000 		.word	.LANCHOR0
 1668 00b4 00000000 		.word	.LANCHOR1
 1669 00b8 00093D00 		.word	4000000
 1670              		.cfi_endproc
 1671              	.LFE48:
 1673              		.section	.text.RCC_AHBPeriphClockCmd,"ax",%progbits
 1674              		.align	1
 1675              		.global	RCC_AHBPeriphClockCmd
 1676              		.syntax unified
 1677              		.thumb
 1678              		.thumb_func
 1679              		.fpu softvfp
 1681              	RCC_AHBPeriphClockCmd:
 1682              	.LVL195:
 1683              	.LFB49:
1032:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1033:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1034:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1035:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1036:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1037:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1038:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:        
1039:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1040:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1041:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1042:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1043:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1044:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1045:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1046:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1047:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1048:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1049:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1050:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1051:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1052:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1053:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1054:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1055:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1056:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
1057:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1058:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1059:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
1060:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1061:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1062:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1063:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1064:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1065:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 50


 1684              		.loc 1 1065 1 is_stmt 1 view -0
 1685              		.cfi_startproc
 1686              		@ args = 0, pretend = 0, frame = 0
 1687              		@ frame_needed = 0, uses_anonymous_args = 0
 1688              		.loc 1 1065 1 is_stmt 0 view .LVU424
 1689 0000 38B5     		push	{r3, r4, r5, lr}
 1690              	.LCFI19:
 1691              		.cfi_def_cfa_offset 16
 1692              		.cfi_offset 3, -16
 1693              		.cfi_offset 4, -12
 1694              		.cfi_offset 5, -8
 1695              		.cfi_offset 14, -4
 1696 0002 0446     		mov	r4, r0
 1697 0004 0D46     		mov	r5, r1
1066:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1067:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
 1698              		.loc 1 1067 3 is_stmt 1 view .LVU425
 1699              		.loc 1 1067 16 is_stmt 0 view .LVU426
 1700 0006 20F4AA63 		bic	r3, r0, #1360
 1701 000a 23F00703 		bic	r3, r3, #7
 1702              		.loc 1 1067 3 view .LVU427
 1703 000e 13B9     		cbnz	r3, .L164
 1704              		.loc 1 1067 3 discriminator 1 view .LVU428
 1705 0010 80B9     		cbnz	r0, .L165
 1706              		.loc 1 1067 3 view .LVU429
 1707 0012 0020     		movs	r0, #0
 1708              	.LVL196:
 1709              		.loc 1 1067 3 view .LVU430
 1710 0014 00E0     		b	.L161
 1711              	.LVL197:
 1712              	.L164:
 1713              		.loc 1 1067 3 view .LVU431
 1714 0016 0020     		movs	r0, #0
 1715              	.LVL198:
 1716              	.L161:
 1717              		.loc 1 1067 3 discriminator 6 view .LVU432
 1718 0018 FFF7FEFF 		bl	assert_param
 1719              	.LVL199:
1068:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1720              		.loc 1 1068 3 is_stmt 1 discriminator 6 view .LVU433
 1721 001c 012D     		cmp	r5, #1
 1722 001e 8CBF     		ite	hi
 1723 0020 0020     		movhi	r0, #0
 1724 0022 0120     		movls	r0, #1
 1725 0024 FFF7FEFF 		bl	assert_param
 1726              	.LVL200:
1069:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1070:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1727              		.loc 1 1070 3 discriminator 6 view .LVU434
 1728              		.loc 1 1070 6 is_stmt 0 discriminator 6 view .LVU435
 1729 0028 35B1     		cbz	r5, .L162
1071:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1072:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 1730              		.loc 1 1072 5 is_stmt 1 view .LVU436
 1731              		.loc 1 1072 17 is_stmt 0 view .LVU437
 1732 002a 064B     		ldr	r3, .L167
 1733 002c 5869     		ldr	r0, [r3, #20]
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 51


 1734 002e 0443     		orrs	r4, r4, r0
 1735              	.LVL201:
 1736              		.loc 1 1072 17 view .LVU438
 1737 0030 5C61     		str	r4, [r3, #20]
 1738              	.L160:
1073:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1074:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1075:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1076:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
1077:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1078:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1739              		.loc 1 1078 1 view .LVU439
 1740 0032 38BD     		pop	{r3, r4, r5, pc}
 1741              	.LVL202:
 1742              	.L165:
1067:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1743              		.loc 1 1067 3 view .LVU440
 1744 0034 0120     		movs	r0, #1
 1745              	.LVL203:
1067:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1746              		.loc 1 1067 3 view .LVU441
 1747 0036 EFE7     		b	.L161
 1748              	.LVL204:
 1749              	.L162:
1076:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1750              		.loc 1 1076 5 is_stmt 1 view .LVU442
1076:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1751              		.loc 1 1076 17 is_stmt 0 view .LVU443
 1752 0038 024B     		ldr	r3, .L167
 1753 003a 5869     		ldr	r0, [r3, #20]
 1754 003c 20EA0404 		bic	r4, r0, r4
 1755              	.LVL205:
1076:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1756              		.loc 1 1076 17 view .LVU444
 1757 0040 5C61     		str	r4, [r3, #20]
 1758              		.loc 1 1078 1 view .LVU445
 1759 0042 F6E7     		b	.L160
 1760              	.L168:
 1761              		.align	2
 1762              	.L167:
 1763 0044 00100240 		.word	1073876992
 1764              		.cfi_endproc
 1765              	.LFE49:
 1767              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1768              		.align	1
 1769              		.global	RCC_APB2PeriphClockCmd
 1770              		.syntax unified
 1771              		.thumb
 1772              		.thumb_func
 1773              		.fpu softvfp
 1775              	RCC_APB2PeriphClockCmd:
 1776              	.LVL206:
 1777              	.LFB50:
1079:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1080:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1081:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1082:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 52


1083:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1084:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1085:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1086:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1087:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1088:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1089:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1090:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11     
1091:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1092:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1093:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1094:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1095:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1096:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1778              		.loc 1 1096 1 is_stmt 1 view -0
 1779              		.cfi_startproc
 1780              		@ args = 0, pretend = 0, frame = 0
 1781              		@ frame_needed = 0, uses_anonymous_args = 0
 1782              		.loc 1 1096 1 is_stmt 0 view .LVU447
 1783 0000 38B5     		push	{r3, r4, r5, lr}
 1784              	.LCFI20:
 1785              		.cfi_def_cfa_offset 16
 1786              		.cfi_offset 3, -16
 1787              		.cfi_offset 4, -12
 1788              		.cfi_offset 5, -8
 1789              		.cfi_offset 14, -4
 1790 0002 0446     		mov	r4, r0
 1791 0004 0D46     		mov	r5, r1
1097:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1098:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1792              		.loc 1 1098 3 is_stmt 1 view .LVU448
 1793              		.loc 1 1098 16 is_stmt 0 view .LVU449
 1794 0006 0E4B     		ldr	r3, .L176
 1795 0008 0340     		ands	r3, r3, r0
 1796              		.loc 1 1098 3 view .LVU450
 1797 000a 13B9     		cbnz	r3, .L173
 1798              		.loc 1 1098 3 discriminator 1 view .LVU451
 1799 000c 80B9     		cbnz	r0, .L174
 1800              		.loc 1 1098 3 view .LVU452
 1801 000e 0020     		movs	r0, #0
 1802              	.LVL207:
 1803              		.loc 1 1098 3 view .LVU453
 1804 0010 00E0     		b	.L170
 1805              	.LVL208:
 1806              	.L173:
 1807              		.loc 1 1098 3 view .LVU454
 1808 0012 0020     		movs	r0, #0
 1809              	.LVL209:
 1810              	.L170:
 1811              		.loc 1 1098 3 discriminator 6 view .LVU455
 1812 0014 FFF7FEFF 		bl	assert_param
 1813              	.LVL210:
1099:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1814              		.loc 1 1099 3 is_stmt 1 discriminator 6 view .LVU456
 1815 0018 012D     		cmp	r5, #1
 1816 001a 8CBF     		ite	hi
 1817 001c 0020     		movhi	r0, #0
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 53


 1818 001e 0120     		movls	r0, #1
 1819 0020 FFF7FEFF 		bl	assert_param
 1820              	.LVL211:
1100:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1821              		.loc 1 1100 3 discriminator 6 view .LVU457
 1822              		.loc 1 1100 6 is_stmt 0 discriminator 6 view .LVU458
 1823 0024 35B1     		cbz	r5, .L171
1101:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1102:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1824              		.loc 1 1102 5 is_stmt 1 view .LVU459
 1825              		.loc 1 1102 18 is_stmt 0 view .LVU460
 1826 0026 074B     		ldr	r3, .L176+4
 1827 0028 9869     		ldr	r0, [r3, #24]
 1828 002a 0443     		orrs	r4, r4, r0
 1829              	.LVL212:
 1830              		.loc 1 1102 18 view .LVU461
 1831 002c 9C61     		str	r4, [r3, #24]
 1832              	.L169:
1103:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1104:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1105:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1106:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
1107:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1108:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1833              		.loc 1 1108 1 view .LVU462
 1834 002e 38BD     		pop	{r3, r4, r5, pc}
 1835              	.LVL213:
 1836              	.L174:
1098:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1837              		.loc 1 1098 3 view .LVU463
 1838 0030 0120     		movs	r0, #1
 1839              	.LVL214:
1098:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1840              		.loc 1 1098 3 view .LVU464
 1841 0032 EFE7     		b	.L170
 1842              	.LVL215:
 1843              	.L171:
1106:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1844              		.loc 1 1106 5 is_stmt 1 view .LVU465
1106:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1845              		.loc 1 1106 18 is_stmt 0 view .LVU466
 1846 0034 034B     		ldr	r3, .L176+4
 1847 0036 9869     		ldr	r0, [r3, #24]
 1848 0038 20EA0404 		bic	r4, r0, r4
 1849              	.LVL216:
1106:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1850              		.loc 1 1106 18 view .LVU467
 1851 003c 9C61     		str	r4, [r3, #24]
 1852              		.loc 1 1108 1 view .LVU468
 1853 003e F6E7     		b	.L169
 1854              	.L177:
 1855              		.align	2
 1856              	.L176:
 1857 0040 0200C0FF 		.word	-4194302
 1858 0044 00100240 		.word	1073876992
 1859              		.cfi_endproc
 1860              	.LFE50:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 54


 1862              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1863              		.align	1
 1864              		.global	RCC_APB1PeriphClockCmd
 1865              		.syntax unified
 1866              		.thumb
 1867              		.thumb_func
 1868              		.fpu softvfp
 1870              	RCC_APB1PeriphClockCmd:
 1871              	.LVL217:
 1872              	.LFB51:
1109:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1110:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1111:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1112:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1113:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1114:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1115:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1116:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1117:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1118:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1119:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1120:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1121:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
1122:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1123:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1124:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1125:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1126:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1127:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1873              		.loc 1 1127 1 is_stmt 1 view -0
 1874              		.cfi_startproc
 1875              		@ args = 0, pretend = 0, frame = 0
 1876              		@ frame_needed = 0, uses_anonymous_args = 0
 1877              		.loc 1 1127 1 is_stmt 0 view .LVU470
 1878 0000 38B5     		push	{r3, r4, r5, lr}
 1879              	.LCFI21:
 1880              		.cfi_def_cfa_offset 16
 1881              		.cfi_offset 3, -16
 1882              		.cfi_offset 4, -12
 1883              		.cfi_offset 5, -8
 1884              		.cfi_offset 14, -4
 1885 0002 0446     		mov	r4, r0
 1886 0004 0D46     		mov	r5, r1
1128:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1129:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1887              		.loc 1 1129 3 is_stmt 1 view .LVU471
 1888 0006 0E4B     		ldr	r3, .L185
 1889 0008 1842     		tst	r0, r3
 1890 000a 02D1     		bne	.L182
 1891              		.loc 1 1129 3 is_stmt 0 discriminator 1 view .LVU472
 1892 000c 80B9     		cbnz	r0, .L183
 1893              		.loc 1 1129 3 view .LVU473
 1894 000e 0020     		movs	r0, #0
 1895              	.LVL218:
 1896              		.loc 1 1129 3 view .LVU474
 1897 0010 00E0     		b	.L179
 1898              	.LVL219:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 55


 1899              	.L182:
 1900              		.loc 1 1129 3 view .LVU475
 1901 0012 0020     		movs	r0, #0
 1902              	.LVL220:
 1903              	.L179:
 1904              		.loc 1 1129 3 discriminator 6 view .LVU476
 1905 0014 FFF7FEFF 		bl	assert_param
 1906              	.LVL221:
1130:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1907              		.loc 1 1130 3 is_stmt 1 discriminator 6 view .LVU477
 1908 0018 012D     		cmp	r5, #1
 1909 001a 8CBF     		ite	hi
 1910 001c 0020     		movhi	r0, #0
 1911 001e 0120     		movls	r0, #1
 1912 0020 FFF7FEFF 		bl	assert_param
 1913              	.LVL222:
1131:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1914              		.loc 1 1131 3 discriminator 6 view .LVU478
 1915              		.loc 1 1131 6 is_stmt 0 discriminator 6 view .LVU479
 1916 0024 35B1     		cbz	r5, .L180
1132:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1133:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1917              		.loc 1 1133 5 is_stmt 1 view .LVU480
 1918              		.loc 1 1133 18 is_stmt 0 view .LVU481
 1919 0026 074B     		ldr	r3, .L185+4
 1920 0028 D869     		ldr	r0, [r3, #28]
 1921 002a 0443     		orrs	r4, r4, r0
 1922              	.LVL223:
 1923              		.loc 1 1133 18 view .LVU482
 1924 002c DC61     		str	r4, [r3, #28]
 1925              	.L178:
1134:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1135:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1136:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1137:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
1138:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1139:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1926              		.loc 1 1139 1 view .LVU483
 1927 002e 38BD     		pop	{r3, r4, r5, pc}
 1928              	.LVL224:
 1929              	.L183:
1129:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1930              		.loc 1 1129 3 view .LVU484
 1931 0030 0120     		movs	r0, #1
 1932              	.LVL225:
1129:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1933              		.loc 1 1129 3 view .LVU485
 1934 0032 EFE7     		b	.L179
 1935              	.LVL226:
 1936              	.L180:
1137:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1937              		.loc 1 1137 5 is_stmt 1 view .LVU486
1137:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1938              		.loc 1 1137 18 is_stmt 0 view .LVU487
 1939 0034 034B     		ldr	r3, .L185+4
 1940 0036 D869     		ldr	r0, [r3, #28]
 1941 0038 20EA0404 		bic	r4, r0, r4
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 56


 1942              	.LVL227:
1137:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1943              		.loc 1 1137 18 view .LVU488
 1944 003c DC61     		str	r4, [r3, #28]
 1945              		.loc 1 1139 1 view .LVU489
 1946 003e F6E7     		b	.L178
 1947              	.L186:
 1948              		.align	2
 1949              	.L185:
 1950 0040 00360181 		.word	-2130627072
 1951 0044 00100240 		.word	1073876992
 1952              		.cfi_endproc
 1953              	.LFE51:
 1955              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1956              		.align	1
 1957              		.global	RCC_APB2PeriphResetCmd
 1958              		.syntax unified
 1959              		.thumb
 1960              		.thumb_func
 1961              		.fpu softvfp
 1963              	RCC_APB2PeriphResetCmd:
 1964              	.LVL228:
 1965              	.LFB52:
1140:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1141:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1142:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1143:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1144:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1145:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1146:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1147:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1148:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1149:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1150:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1151:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1152:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1153:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1154:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
1155:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1156:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1157:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1158:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1159:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1160:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1161:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
1162:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1163:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1164:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1165:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
1166:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1167:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1168:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1169:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1170:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1171:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1172:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1173:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 57


1174:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1175:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1176:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1177:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1178:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1179:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1180:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11  
1181:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1182:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1183:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1184:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1185:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1186:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1966              		.loc 1 1186 1 is_stmt 1 view -0
 1967              		.cfi_startproc
 1968              		@ args = 0, pretend = 0, frame = 0
 1969              		@ frame_needed = 0, uses_anonymous_args = 0
 1970              		.loc 1 1186 1 is_stmt 0 view .LVU491
 1971 0000 38B5     		push	{r3, r4, r5, lr}
 1972              	.LCFI22:
 1973              		.cfi_def_cfa_offset 16
 1974              		.cfi_offset 3, -16
 1975              		.cfi_offset 4, -12
 1976              		.cfi_offset 5, -8
 1977              		.cfi_offset 14, -4
 1978 0002 0446     		mov	r4, r0
 1979 0004 0D46     		mov	r5, r1
1187:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1188:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1980              		.loc 1 1188 3 is_stmt 1 view .LVU492
 1981              		.loc 1 1188 16 is_stmt 0 view .LVU493
 1982 0006 0E4B     		ldr	r3, .L194
 1983 0008 0340     		ands	r3, r3, r0
 1984              		.loc 1 1188 3 view .LVU494
 1985 000a 13B9     		cbnz	r3, .L191
 1986              		.loc 1 1188 3 discriminator 1 view .LVU495
 1987 000c 80B9     		cbnz	r0, .L192
 1988              		.loc 1 1188 3 view .LVU496
 1989 000e 0020     		movs	r0, #0
 1990              	.LVL229:
 1991              		.loc 1 1188 3 view .LVU497
 1992 0010 00E0     		b	.L188
 1993              	.LVL230:
 1994              	.L191:
 1995              		.loc 1 1188 3 view .LVU498
 1996 0012 0020     		movs	r0, #0
 1997              	.LVL231:
 1998              	.L188:
 1999              		.loc 1 1188 3 discriminator 6 view .LVU499
 2000 0014 FFF7FEFF 		bl	assert_param
 2001              	.LVL232:
1189:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2002              		.loc 1 1189 3 is_stmt 1 discriminator 6 view .LVU500
 2003 0018 012D     		cmp	r5, #1
 2004 001a 8CBF     		ite	hi
 2005 001c 0020     		movhi	r0, #0
 2006 001e 0120     		movls	r0, #1
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 58


 2007 0020 FFF7FEFF 		bl	assert_param
 2008              	.LVL233:
1190:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 2009              		.loc 1 1190 3 discriminator 6 view .LVU501
 2010              		.loc 1 1190 6 is_stmt 0 discriminator 6 view .LVU502
 2011 0024 35B1     		cbz	r5, .L189
1191:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1192:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 2012              		.loc 1 1192 5 is_stmt 1 view .LVU503
 2013              		.loc 1 1192 19 is_stmt 0 view .LVU504
 2014 0026 074B     		ldr	r3, .L194+4
 2015 0028 D868     		ldr	r0, [r3, #12]
 2016 002a 0443     		orrs	r4, r4, r0
 2017              	.LVL234:
 2018              		.loc 1 1192 19 view .LVU505
 2019 002c DC60     		str	r4, [r3, #12]
 2020              	.L187:
1193:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1194:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1195:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1196:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
1197:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1198:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2021              		.loc 1 1198 1 view .LVU506
 2022 002e 38BD     		pop	{r3, r4, r5, pc}
 2023              	.LVL235:
 2024              	.L192:
1188:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2025              		.loc 1 1188 3 view .LVU507
 2026 0030 0120     		movs	r0, #1
 2027              	.LVL236:
1188:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2028              		.loc 1 1188 3 view .LVU508
 2029 0032 EFE7     		b	.L188
 2030              	.LVL237:
 2031              	.L189:
1196:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2032              		.loc 1 1196 5 is_stmt 1 view .LVU509
1196:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2033              		.loc 1 1196 19 is_stmt 0 view .LVU510
 2034 0034 034B     		ldr	r3, .L194+4
 2035 0036 D868     		ldr	r0, [r3, #12]
 2036 0038 20EA0404 		bic	r4, r0, r4
 2037              	.LVL238:
1196:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2038              		.loc 1 1196 19 view .LVU511
 2039 003c DC60     		str	r4, [r3, #12]
 2040              		.loc 1 1198 1 view .LVU512
 2041 003e F6E7     		b	.L187
 2042              	.L195:
 2043              		.align	2
 2044              	.L194:
 2045 0040 0200C0FF 		.word	-4194302
 2046 0044 00100240 		.word	1073876992
 2047              		.cfi_endproc
 2048              	.LFE52:
 2050              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 59


 2051              		.align	1
 2052              		.global	RCC_APB1PeriphResetCmd
 2053              		.syntax unified
 2054              		.thumb
 2055              		.thumb_func
 2056              		.fpu softvfp
 2058              	RCC_APB1PeriphResetCmd:
 2059              	.LVL239:
 2060              	.LFB53:
1199:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1200:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1201:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1202:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1203:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1204:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1205:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1206:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1207:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1208:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1209:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1210:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1211:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14  
1212:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1213:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1214:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1215:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1216:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1217:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2061              		.loc 1 1217 1 is_stmt 1 view -0
 2062              		.cfi_startproc
 2063              		@ args = 0, pretend = 0, frame = 0
 2064              		@ frame_needed = 0, uses_anonymous_args = 0
 2065              		.loc 1 1217 1 is_stmt 0 view .LVU514
 2066 0000 38B5     		push	{r3, r4, r5, lr}
 2067              	.LCFI23:
 2068              		.cfi_def_cfa_offset 16
 2069              		.cfi_offset 3, -16
 2070              		.cfi_offset 4, -12
 2071              		.cfi_offset 5, -8
 2072              		.cfi_offset 14, -4
 2073 0002 0446     		mov	r4, r0
 2074 0004 0D46     		mov	r5, r1
1218:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1219:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 2075              		.loc 1 1219 3 is_stmt 1 view .LVU515
 2076 0006 0E4B     		ldr	r3, .L203
 2077 0008 1842     		tst	r0, r3
 2078 000a 02D1     		bne	.L200
 2079              		.loc 1 1219 3 is_stmt 0 discriminator 1 view .LVU516
 2080 000c 80B9     		cbnz	r0, .L201
 2081              		.loc 1 1219 3 view .LVU517
 2082 000e 0020     		movs	r0, #0
 2083              	.LVL240:
 2084              		.loc 1 1219 3 view .LVU518
 2085 0010 00E0     		b	.L197
 2086              	.LVL241:
 2087              	.L200:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 60


 2088              		.loc 1 1219 3 view .LVU519
 2089 0012 0020     		movs	r0, #0
 2090              	.LVL242:
 2091              	.L197:
 2092              		.loc 1 1219 3 discriminator 6 view .LVU520
 2093 0014 FFF7FEFF 		bl	assert_param
 2094              	.LVL243:
1220:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2095              		.loc 1 1220 3 is_stmt 1 discriminator 6 view .LVU521
 2096 0018 012D     		cmp	r5, #1
 2097 001a 8CBF     		ite	hi
 2098 001c 0020     		movhi	r0, #0
 2099 001e 0120     		movls	r0, #1
 2100 0020 FFF7FEFF 		bl	assert_param
 2101              	.LVL244:
1221:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 2102              		.loc 1 1221 3 discriminator 6 view .LVU522
 2103              		.loc 1 1221 6 is_stmt 0 discriminator 6 view .LVU523
 2104 0024 35B1     		cbz	r5, .L198
1222:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1223:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 2105              		.loc 1 1223 5 is_stmt 1 view .LVU524
 2106              		.loc 1 1223 19 is_stmt 0 view .LVU525
 2107 0026 074B     		ldr	r3, .L203+4
 2108 0028 1869     		ldr	r0, [r3, #16]
 2109 002a 0443     		orrs	r4, r4, r0
 2110              	.LVL245:
 2111              		.loc 1 1223 19 view .LVU526
 2112 002c 1C61     		str	r4, [r3, #16]
 2113              	.L196:
1224:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1225:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1226:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1227:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
1228:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1229:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2114              		.loc 1 1229 1 view .LVU527
 2115 002e 38BD     		pop	{r3, r4, r5, pc}
 2116              	.LVL246:
 2117              	.L201:
1219:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2118              		.loc 1 1219 3 view .LVU528
 2119 0030 0120     		movs	r0, #1
 2120              	.LVL247:
1219:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2121              		.loc 1 1219 3 view .LVU529
 2122 0032 EFE7     		b	.L197
 2123              	.LVL248:
 2124              	.L198:
1227:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2125              		.loc 1 1227 5 is_stmt 1 view .LVU530
1227:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2126              		.loc 1 1227 19 is_stmt 0 view .LVU531
 2127 0034 034B     		ldr	r3, .L203+4
 2128 0036 1869     		ldr	r0, [r3, #16]
 2129 0038 20EA0404 		bic	r4, r0, r4
 2130              	.LVL249:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 61


1227:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2131              		.loc 1 1227 19 view .LVU532
 2132 003c 1C61     		str	r4, [r3, #16]
 2133              		.loc 1 1229 1 view .LVU533
 2134 003e F6E7     		b	.L196
 2135              	.L204:
 2136              		.align	2
 2137              	.L203:
 2138 0040 00360181 		.word	-2130627072
 2139 0044 00100240 		.word	1073876992
 2140              		.cfi_endproc
 2141              	.LFE53:
 2143              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 2144              		.align	1
 2145              		.global	RCC_BackupResetCmd
 2146              		.syntax unified
 2147              		.thumb
 2148              		.thumb_func
 2149              		.fpu softvfp
 2151              	RCC_BackupResetCmd:
 2152              	.LVL250:
 2153              	.LFB54:
1230:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1231:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1232:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1233:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1234:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1235:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1236:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1237:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1238:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2154              		.loc 1 1238 1 is_stmt 1 view -0
 2155              		.cfi_startproc
 2156              		@ args = 0, pretend = 0, frame = 0
 2157              		@ frame_needed = 0, uses_anonymous_args = 0
 2158              		.loc 1 1238 1 is_stmt 0 view .LVU535
 2159 0000 10B5     		push	{r4, lr}
 2160              	.LCFI24:
 2161              		.cfi_def_cfa_offset 8
 2162              		.cfi_offset 4, -8
 2163              		.cfi_offset 14, -4
 2164 0002 0446     		mov	r4, r0
1239:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1240:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2165              		.loc 1 1240 3 is_stmt 1 view .LVU536
 2166 0004 0128     		cmp	r0, #1
 2167 0006 8CBF     		ite	hi
 2168 0008 0020     		movhi	r0, #0
 2169              	.LVL251:
 2170              		.loc 1 1240 3 is_stmt 0 view .LVU537
 2171 000a 0120     		movls	r0, #1
 2172 000c FFF7FEFF 		bl	assert_param
 2173              	.LVL252:
1241:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 2174              		.loc 1 1241 3 is_stmt 1 view .LVU538
 2175              		.loc 1 1241 36 is_stmt 0 view .LVU539
 2176 0010 014B     		ldr	r3, .L207
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 62


 2177 0012 C3F84044 		str	r4, [r3, #1088]
1242:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2178              		.loc 1 1242 1 view .LVU540
 2179 0016 10BD     		pop	{r4, pc}
 2180              	.L208:
 2181              		.align	2
 2182              	.L207:
 2183 0018 00004242 		.word	1111621632
 2184              		.cfi_endproc
 2185              	.LFE54:
 2187              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 2188              		.align	1
 2189              		.global	RCC_ClockSecuritySystemCmd
 2190              		.syntax unified
 2191              		.thumb
 2192              		.thumb_func
 2193              		.fpu softvfp
 2195              	RCC_ClockSecuritySystemCmd:
 2196              	.LVL253:
 2197              	.LFB55:
1243:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1244:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1245:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1246:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1247:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1248:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1249:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1250:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1251:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2198              		.loc 1 1251 1 is_stmt 1 view -0
 2199              		.cfi_startproc
 2200              		@ args = 0, pretend = 0, frame = 0
 2201              		@ frame_needed = 0, uses_anonymous_args = 0
 2202              		.loc 1 1251 1 is_stmt 0 view .LVU542
 2203 0000 10B5     		push	{r4, lr}
 2204              	.LCFI25:
 2205              		.cfi_def_cfa_offset 8
 2206              		.cfi_offset 4, -8
 2207              		.cfi_offset 14, -4
 2208 0002 0446     		mov	r4, r0
1252:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1253:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2209              		.loc 1 1253 3 is_stmt 1 view .LVU543
 2210 0004 0128     		cmp	r0, #1
 2211 0006 8CBF     		ite	hi
 2212 0008 0020     		movhi	r0, #0
 2213              	.LVL254:
 2214              		.loc 1 1253 3 is_stmt 0 view .LVU544
 2215 000a 0120     		movls	r0, #1
 2216 000c FFF7FEFF 		bl	assert_param
 2217              	.LVL255:
1254:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 2218              		.loc 1 1254 3 is_stmt 1 view .LVU545
 2219              		.loc 1 1254 34 is_stmt 0 view .LVU546
 2220 0010 014B     		ldr	r3, .L211
 2221 0012 DC64     		str	r4, [r3, #76]
1255:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 63


 2222              		.loc 1 1255 1 view .LVU547
 2223 0014 10BD     		pop	{r4, pc}
 2224              	.L212:
 2225 0016 00BF     		.align	2
 2226              	.L211:
 2227 0018 00004242 		.word	1111621632
 2228              		.cfi_endproc
 2229              	.LFE55:
 2231              		.section	.text.RCC_MCOConfig,"ax",%progbits
 2232              		.align	1
 2233              		.global	RCC_MCOConfig
 2234              		.syntax unified
 2235              		.thumb
 2236              		.thumb_func
 2237              		.fpu softvfp
 2239              	RCC_MCOConfig:
 2240              	.LVL256:
 2241              	.LFB56:
1256:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1257:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1258:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1259:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1260:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1261:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1262:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:       
1263:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1264:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1265:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1266:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1267:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1268:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1269:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1270:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1271:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1272:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1273:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1274:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1275:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1276:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1277:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1278:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1279:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1280:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1281:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1282:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1283:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2242              		.loc 1 1283 1 is_stmt 1 view -0
 2243              		.cfi_startproc
 2244              		@ args = 0, pretend = 0, frame = 0
 2245              		@ frame_needed = 0, uses_anonymous_args = 0
 2246              		.loc 1 1283 1 is_stmt 0 view .LVU549
 2247 0000 10B5     		push	{r4, lr}
 2248              	.LCFI26:
 2249              		.cfi_def_cfa_offset 8
 2250              		.cfi_offset 4, -8
 2251              		.cfi_offset 14, -4
1284:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 64


1285:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
 2252              		.loc 1 1285 3 is_stmt 1 view .LVU550
 2253 0002 0446     		mov	r4, r0
 2254 0004 58B1     		cbz	r0, .L215
 2255              		.loc 1 1285 16 is_stmt 0 discriminator 2 view .LVU551
 2256 0006 0528     		cmp	r0, #5
 2257 0008 0FD0     		beq	.L216
 2258              		.loc 1 1285 16 discriminator 4 view .LVU552
 2259 000a 0428     		cmp	r0, #4
 2260 000c 0FD0     		beq	.L217
 2261              		.loc 1 1285 16 discriminator 6 view .LVU553
 2262 000e 0628     		cmp	r0, #6
 2263 0010 0FD0     		beq	.L218
 2264              		.loc 1 1285 3 discriminator 8 view .LVU554
 2265 0012 0728     		cmp	r0, #7
 2266 0014 01D0     		beq	.L221
 2267              		.loc 1 1285 3 view .LVU555
 2268 0016 0020     		movs	r0, #0
 2269              	.LVL257:
 2270              		.loc 1 1285 3 view .LVU556
 2271 0018 02E0     		b	.L214
 2272              	.LVL258:
 2273              	.L221:
 2274              		.loc 1 1285 3 view .LVU557
 2275 001a 0120     		movs	r0, #1
 2276              	.LVL259:
 2277              		.loc 1 1285 3 view .LVU558
 2278 001c 00E0     		b	.L214
 2279              	.LVL260:
 2280              	.L215:
 2281              		.loc 1 1285 3 view .LVU559
 2282 001e 0120     		movs	r0, #1
 2283              	.LVL261:
 2284              	.L214:
 2285              		.loc 1 1285 3 discriminator 12 view .LVU560
 2286 0020 FFF7FEFF 		bl	assert_param
 2287              	.LVL262:
1286:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1287:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
1288:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 2288              		.loc 1 1288 3 is_stmt 1 discriminator 12 view .LVU561
 2289              		.loc 1 1288 40 is_stmt 0 discriminator 12 view .LVU562
 2290 0024 044B     		ldr	r3, .L222
 2291 0026 DC71     		strb	r4, [r3, #7]
1289:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2292              		.loc 1 1289 1 discriminator 12 view .LVU563
 2293 0028 10BD     		pop	{r4, pc}
 2294              	.LVL263:
 2295              	.L216:
1285:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2296              		.loc 1 1285 3 view .LVU564
 2297 002a 0120     		movs	r0, #1
 2298              	.LVL264:
1285:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2299              		.loc 1 1285 3 view .LVU565
 2300 002c F8E7     		b	.L214
 2301              	.LVL265:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 65


 2302              	.L217:
1285:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2303              		.loc 1 1285 3 view .LVU566
 2304 002e 0120     		movs	r0, #1
 2305              	.LVL266:
1285:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2306              		.loc 1 1285 3 view .LVU567
 2307 0030 F6E7     		b	.L214
 2308              	.LVL267:
 2309              	.L218:
1285:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2310              		.loc 1 1285 3 view .LVU568
 2311 0032 0120     		movs	r0, #1
 2312              	.LVL268:
1285:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2313              		.loc 1 1285 3 view .LVU569
 2314 0034 F4E7     		b	.L214
 2315              	.L223:
 2316 0036 00BF     		.align	2
 2317              	.L222:
 2318 0038 00100240 		.word	1073876992
 2319              		.cfi_endproc
 2320              	.LFE56:
 2322              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 2323              		.align	1
 2324              		.global	RCC_GetFlagStatus
 2325              		.syntax unified
 2326              		.thumb
 2327              		.thumb_func
 2328              		.fpu softvfp
 2330              	RCC_GetFlagStatus:
 2331              	.LVL269:
 2332              	.LFB57:
1290:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1291:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1292:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1293:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1294:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1295:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1296:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1297:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1298:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1299:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1300:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1301:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1302:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1303:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1304:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1305:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1306:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1307:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1308:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1309:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1310:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1311:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1312:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1313:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 66


1314:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1315:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1316:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1317:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1318:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1319:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1320:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1321:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1322:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1323:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1324:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1325:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1326:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1327:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2333              		.loc 1 1327 1 is_stmt 1 view -0
 2334              		.cfi_startproc
 2335              		@ args = 0, pretend = 0, frame = 0
 2336              		@ frame_needed = 0, uses_anonymous_args = 0
 2337              		.loc 1 1327 1 is_stmt 0 view .LVU571
 2338 0000 10B5     		push	{r4, lr}
 2339              	.LCFI27:
 2340              		.cfi_def_cfa_offset 8
 2341              		.cfi_offset 4, -8
 2342              		.cfi_offset 14, -4
 2343 0002 0446     		mov	r4, r0
1328:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
 2344              		.loc 1 1328 3 is_stmt 1 view .LVU572
 2345              	.LVL270:
1329:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
 2346              		.loc 1 1329 3 view .LVU573
1330:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
 2347              		.loc 1 1330 3 view .LVU574
1331:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
 2348              		.loc 1 1332 3 view .LVU575
 2349 0004 2128     		cmp	r0, #33
 2350 0006 17D0     		beq	.L230
 2351              		.loc 1 1332 16 is_stmt 0 discriminator 2 view .LVU576
 2352 0008 3128     		cmp	r0, #49
 2353 000a 28D0     		beq	.L231
 2354              		.loc 1 1332 16 discriminator 4 view .LVU577
 2355 000c 3928     		cmp	r0, #57
 2356 000e 28D0     		beq	.L232
 2357              		.loc 1 1332 16 discriminator 6 view .LVU578
 2358 0010 4128     		cmp	r0, #65
 2359 0012 28D0     		beq	.L233
 2360              		.loc 1 1332 16 discriminator 8 view .LVU579
 2361 0014 6128     		cmp	r0, #97
 2362 0016 28D0     		beq	.L234
 2363              		.loc 1 1332 16 discriminator 10 view .LVU580
 2364 0018 7A28     		cmp	r0, #122
 2365 001a 28D0     		beq	.L235
 2366              		.loc 1 1332 16 discriminator 12 view .LVU581
 2367 001c 7B28     		cmp	r0, #123
 2368 001e 28D0     		beq	.L236
 2369              		.loc 1 1332 16 discriminator 14 view .LVU582
 2370 0020 7C28     		cmp	r0, #124
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 67


 2371 0022 28D0     		beq	.L237
 2372              		.loc 1 1332 16 discriminator 16 view .LVU583
 2373 0024 7D28     		cmp	r0, #125
 2374 0026 28D0     		beq	.L238
 2375              		.loc 1 1332 16 discriminator 18 view .LVU584
 2376 0028 7E28     		cmp	r0, #126
 2377 002a 28D0     		beq	.L239
 2378              		.loc 1 1332 3 discriminator 20 view .LVU585
 2379 002c 7F28     		cmp	r0, #127
 2380 002e 01D0     		beq	.L243
 2381              		.loc 1 1332 3 view .LVU586
 2382 0030 0020     		movs	r0, #0
 2383              	.LVL271:
 2384              		.loc 1 1332 3 view .LVU587
 2385 0032 02E0     		b	.L225
 2386              	.LVL272:
 2387              	.L243:
 2388              		.loc 1 1332 3 view .LVU588
 2389 0034 0120     		movs	r0, #1
 2390              	.LVL273:
 2391              		.loc 1 1332 3 view .LVU589
 2392 0036 00E0     		b	.L225
 2393              	.LVL274:
 2394              	.L230:
 2395              		.loc 1 1332 3 view .LVU590
 2396 0038 0120     		movs	r0, #1
 2397              	.LVL275:
 2398              	.L225:
 2399              		.loc 1 1332 3 discriminator 24 view .LVU591
 2400 003a FFF7FEFF 		bl	assert_param
 2401              	.LVL276:
1333:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1334:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1335:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
 2402              		.loc 1 1335 3 is_stmt 1 discriminator 24 view .LVU592
 2403              		.loc 1 1335 18 is_stmt 0 discriminator 24 view .LVU593
 2404 003e 6309     		lsrs	r3, r4, #5
 2405              	.LVL277:
1336:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 2406              		.loc 1 1336 3 is_stmt 1 discriminator 24 view .LVU594
 2407              		.loc 1 1336 6 is_stmt 0 discriminator 24 view .LVU595
 2408 0040 012B     		cmp	r3, #1
 2409 0042 1ED0     		beq	.L244
1337:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1338:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
1339:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1340:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 2410              		.loc 1 1340 8 is_stmt 1 view .LVU596
 2411              		.loc 1 1340 11 is_stmt 0 view .LVU597
 2412 0044 022B     		cmp	r3, #2
 2413 0046 1FD0     		beq	.L245
1341:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1342:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
1343:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1344:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1345:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1346:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 68


 2414              		.loc 1 1346 5 is_stmt 1 view .LVU598
 2415              		.loc 1 1346 15 is_stmt 0 view .LVU599
 2416 0048 124B     		ldr	r3, .L246
 2417              	.LVL278:
 2418              		.loc 1 1346 15 view .LVU600
 2419 004a 586A     		ldr	r0, [r3, #36]
 2420              	.LVL279:
 2421              	.L227:
1347:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1348:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1349:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the flag position */
1350:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
 2422              		.loc 1 1350 3 is_stmt 1 view .LVU601
 2423              		.loc 1 1350 7 is_stmt 0 view .LVU602
 2424 004c 04F01F04 		and	r4, r4, #31
 2425              	.LVL280:
1351:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 2426              		.loc 1 1351 3 is_stmt 1 view .LVU603
 2427              		.loc 1 1351 42 is_stmt 0 view .LVU604
 2428 0050 20FA04F4 		lsr	r4, r0, r4
 2429              	.LVL281:
 2430              		.loc 1 1351 6 view .LVU605
 2431 0054 14F0010F 		tst	r4, #1
 2432 0058 19D0     		beq	.L241
1352:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1353:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
 2433              		.loc 1 1353 15 view .LVU606
 2434 005a 0120     		movs	r0, #1
 2435              	.LVL282:
 2436              	.L229:
1354:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1355:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1356:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1357:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
1358:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1359:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1360:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the flag status */
1361:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return bitstatus;
 2437              		.loc 1 1361 3 is_stmt 1 view .LVU607
1362:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2438              		.loc 1 1362 1 is_stmt 0 view .LVU608
 2439 005c 10BD     		pop	{r4, pc}
 2440              	.LVL283:
 2441              	.L231:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2442              		.loc 1 1332 3 view .LVU609
 2443 005e 0120     		movs	r0, #1
 2444              	.LVL284:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2445              		.loc 1 1332 3 view .LVU610
 2446 0060 EBE7     		b	.L225
 2447              	.LVL285:
 2448              	.L232:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2449              		.loc 1 1332 3 view .LVU611
 2450 0062 0120     		movs	r0, #1
 2451              	.LVL286:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 69


1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2452              		.loc 1 1332 3 view .LVU612
 2453 0064 E9E7     		b	.L225
 2454              	.LVL287:
 2455              	.L233:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2456              		.loc 1 1332 3 view .LVU613
 2457 0066 0120     		movs	r0, #1
 2458              	.LVL288:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2459              		.loc 1 1332 3 view .LVU614
 2460 0068 E7E7     		b	.L225
 2461              	.LVL289:
 2462              	.L234:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2463              		.loc 1 1332 3 view .LVU615
 2464 006a 0120     		movs	r0, #1
 2465              	.LVL290:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2466              		.loc 1 1332 3 view .LVU616
 2467 006c E5E7     		b	.L225
 2468              	.LVL291:
 2469              	.L235:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2470              		.loc 1 1332 3 view .LVU617
 2471 006e 0120     		movs	r0, #1
 2472              	.LVL292:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2473              		.loc 1 1332 3 view .LVU618
 2474 0070 E3E7     		b	.L225
 2475              	.LVL293:
 2476              	.L236:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2477              		.loc 1 1332 3 view .LVU619
 2478 0072 0120     		movs	r0, #1
 2479              	.LVL294:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2480              		.loc 1 1332 3 view .LVU620
 2481 0074 E1E7     		b	.L225
 2482              	.LVL295:
 2483              	.L237:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2484              		.loc 1 1332 3 view .LVU621
 2485 0076 0120     		movs	r0, #1
 2486              	.LVL296:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2487              		.loc 1 1332 3 view .LVU622
 2488 0078 DFE7     		b	.L225
 2489              	.LVL297:
 2490              	.L238:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2491              		.loc 1 1332 3 view .LVU623
 2492 007a 0120     		movs	r0, #1
 2493              	.LVL298:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2494              		.loc 1 1332 3 view .LVU624
 2495 007c DDE7     		b	.L225
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 70


 2496              	.LVL299:
 2497              	.L239:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2498              		.loc 1 1332 3 view .LVU625
 2499 007e 0120     		movs	r0, #1
 2500              	.LVL300:
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2501              		.loc 1 1332 3 view .LVU626
 2502 0080 DBE7     		b	.L225
 2503              	.LVL301:
 2504              	.L244:
1338:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2505              		.loc 1 1338 5 is_stmt 1 view .LVU627
1338:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2506              		.loc 1 1338 15 is_stmt 0 view .LVU628
 2507 0082 044B     		ldr	r3, .L246
 2508              	.LVL302:
1338:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2509              		.loc 1 1338 15 view .LVU629
 2510 0084 1868     		ldr	r0, [r3]
 2511              	.LVL303:
1338:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2512              		.loc 1 1338 15 view .LVU630
 2513 0086 E1E7     		b	.L227
 2514              	.LVL304:
 2515              	.L245:
1342:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2516              		.loc 1 1342 5 is_stmt 1 view .LVU631
1342:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2517              		.loc 1 1342 15 is_stmt 0 view .LVU632
 2518 0088 024B     		ldr	r3, .L246
 2519              	.LVL305:
1342:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2520              		.loc 1 1342 15 view .LVU633
 2521 008a 186A     		ldr	r0, [r3, #32]
 2522              	.LVL306:
1342:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2523              		.loc 1 1342 15 view .LVU634
 2524 008c DEE7     		b	.L227
 2525              	.LVL307:
 2526              	.L241:
1357:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2527              		.loc 1 1357 15 view .LVU635
 2528 008e 0020     		movs	r0, #0
 2529              	.LVL308:
1357:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2530              		.loc 1 1357 15 view .LVU636
 2531 0090 E4E7     		b	.L229
 2532              	.L247:
 2533 0092 00BF     		.align	2
 2534              	.L246:
 2535 0094 00100240 		.word	1073876992
 2536              		.cfi_endproc
 2537              	.LFE57:
 2539              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 2540              		.align	1
 2541              		.global	RCC_WaitForHSEStartUp
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 71


 2542              		.syntax unified
 2543              		.thumb
 2544              		.thumb_func
 2545              		.fpu softvfp
 2547              	RCC_WaitForHSEStartUp:
 2548              	.LFB31:
 305:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 2549              		.loc 1 305 1 is_stmt 1 view -0
 2550              		.cfi_startproc
 2551              		@ args = 0, pretend = 0, frame = 8
 2552              		@ frame_needed = 0, uses_anonymous_args = 0
 2553 0000 00B5     		push	{lr}
 2554              	.LCFI28:
 2555              		.cfi_def_cfa_offset 4
 2556              		.cfi_offset 14, -4
 2557 0002 83B0     		sub	sp, sp, #12
 2558              	.LCFI29:
 2559              		.cfi_def_cfa_offset 16
 306:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 2560              		.loc 1 306 3 view .LVU638
 306:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 2561              		.loc 1 306 17 is_stmt 0 view .LVU639
 2562 0004 0023     		movs	r3, #0
 2563 0006 0193     		str	r3, [sp, #4]
 307:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 2564              		.loc 1 307 3 is_stmt 1 view .LVU640
 2565              	.LVL309:
 308:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 2566              		.loc 1 308 3 view .LVU641
 2567              	.L250:
 311:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 2568              		.loc 1 311 3 discriminator 2 view .LVU642
 313:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 2569              		.loc 1 313 5 discriminator 2 view .LVU643
 313:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 2570              		.loc 1 313 17 is_stmt 0 discriminator 2 view .LVU644
 2571 0008 3120     		movs	r0, #49
 2572 000a FFF7FEFF 		bl	RCC_GetFlagStatus
 2573              	.LVL310:
 314:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 2574              		.loc 1 314 5 is_stmt 1 discriminator 2 view .LVU645
 314:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 2575              		.loc 1 314 19 is_stmt 0 discriminator 2 view .LVU646
 2576 000e 019B     		ldr	r3, [sp, #4]
 2577 0010 0133     		adds	r3, r3, #1
 2578 0012 0193     		str	r3, [sp, #4]
 315:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 2579              		.loc 1 315 10 is_stmt 1 discriminator 2 view .LVU647
 315:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 2580              		.loc 1 315 27 is_stmt 0 discriminator 2 view .LVU648
 2581 0014 019B     		ldr	r3, [sp, #4]
 315:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 2582              		.loc 1 315 3 discriminator 2 view .LVU649
 2583 0016 B3F5A06F 		cmp	r3, #1280
 2584 001a 01D0     		beq	.L249
 315:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 2585              		.loc 1 315 51 discriminator 1 view .LVU650
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 72


 2586 001c 0028     		cmp	r0, #0
 2587 001e F3D0     		beq	.L250
 2588              	.L249:
 317:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 2589              		.loc 1 317 3 is_stmt 1 view .LVU651
 317:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 2590              		.loc 1 317 7 is_stmt 0 view .LVU652
 2591 0020 3120     		movs	r0, #49
 2592              	.LVL311:
 317:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 2593              		.loc 1 317 7 view .LVU653
 2594 0022 FFF7FEFF 		bl	RCC_GetFlagStatus
 2595              	.LVL312:
 317:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 2596              		.loc 1 317 6 view .LVU654
 2597 0026 00B1     		cbz	r0, .L251
 319:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2598              		.loc 1 319 12 view .LVU655
 2599 0028 0120     		movs	r0, #1
 2600              	.L251:
 2601              	.LVL313:
 325:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2602              		.loc 1 325 3 is_stmt 1 view .LVU656
 326:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2603              		.loc 1 326 1 is_stmt 0 view .LVU657
 2604 002a 03B0     		add	sp, sp, #12
 2605              	.LCFI30:
 2606              		.cfi_def_cfa_offset 4
 2607              		@ sp needed
 2608 002c 5DF804FB 		ldr	pc, [sp], #4
 2609              		.cfi_endproc
 2610              	.LFE31:
 2612              		.section	.text.RCC_ClearFlag,"ax",%progbits
 2613              		.align	1
 2614              		.global	RCC_ClearFlag
 2615              		.syntax unified
 2616              		.thumb
 2617              		.thumb_func
 2618              		.fpu softvfp
 2620              	RCC_ClearFlag:
 2621              	.LFB58:
1363:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1364:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1365:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1366:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1367:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1368:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
1369:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1370:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1371:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1372:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2622              		.loc 1 1372 1 is_stmt 1 view -0
 2623              		.cfi_startproc
 2624              		@ args = 0, pretend = 0, frame = 0
 2625              		@ frame_needed = 0, uses_anonymous_args = 0
 2626              		@ link register save eliminated.
1373:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 73


1374:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 2627              		.loc 1 1374 3 view .LVU659
 2628              		.loc 1 1374 12 is_stmt 0 view .LVU660
 2629 0000 024A     		ldr	r2, .L254
 2630 0002 536A     		ldr	r3, [r2, #36]
 2631 0004 43F08073 		orr	r3, r3, #16777216
 2632 0008 5362     		str	r3, [r2, #36]
1375:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2633              		.loc 1 1375 1 view .LVU661
 2634 000a 7047     		bx	lr
 2635              	.L255:
 2636              		.align	2
 2637              	.L254:
 2638 000c 00100240 		.word	1073876992
 2639              		.cfi_endproc
 2640              	.LFE58:
 2642              		.section	.text.RCC_GetITStatus,"ax",%progbits
 2643              		.align	1
 2644              		.global	RCC_GetITStatus
 2645              		.syntax unified
 2646              		.thumb
 2647              		.thumb_func
 2648              		.fpu softvfp
 2650              	RCC_GetITStatus:
 2651              	.LVL314:
 2652              	.LFB59:
1376:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1377:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1378:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1379:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1380:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1381:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1382:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1383:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1384:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1385:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1386:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1387:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1388:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1389:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1390:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1391:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1392:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1393:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1394:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1395:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1396:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1397:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1398:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1399:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1400:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1401:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1402:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1403:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2653              		.loc 1 1403 1 is_stmt 1 view -0
 2654              		.cfi_startproc
 2655              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 74


 2656              		@ frame_needed = 0, uses_anonymous_args = 0
 2657              		.loc 1 1403 1 is_stmt 0 view .LVU663
 2658 0000 10B5     		push	{r4, lr}
 2659              	.LCFI31:
 2660              		.cfi_def_cfa_offset 8
 2661              		.cfi_offset 4, -8
 2662              		.cfi_offset 14, -4
 2663 0002 0446     		mov	r4, r0
1404:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
 2664              		.loc 1 1404 3 is_stmt 1 view .LVU664
 2665              	.LVL315:
1405:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1406:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
 2666              		.loc 1 1406 3 view .LVU665
 2667              		.loc 1 1406 16 is_stmt 0 view .LVU666
 2668 0004 431E     		subs	r3, r0, #1
 2669 0006 DBB2     		uxtb	r3, r3
 2670              		.loc 1 1406 3 view .LVU667
 2671 0008 012B     		cmp	r3, #1
 2672 000a 0BD9     		bls	.L259
 2673              		.loc 1 1406 16 discriminator 2 view .LVU668
 2674 000c 0428     		cmp	r0, #4
 2675 000e 12D0     		beq	.L260
 2676              		.loc 1 1406 16 discriminator 4 view .LVU669
 2677 0010 0828     		cmp	r0, #8
 2678 0012 12D0     		beq	.L261
 2679              		.loc 1 1406 16 discriminator 6 view .LVU670
 2680 0014 1028     		cmp	r0, #16
 2681 0016 12D0     		beq	.L262
 2682              		.loc 1 1406 3 discriminator 8 view .LVU671
 2683 0018 8028     		cmp	r0, #128
 2684 001a 01D0     		beq	.L266
 2685              		.loc 1 1406 3 view .LVU672
 2686 001c 0020     		movs	r0, #0
 2687              	.LVL316:
 2688              		.loc 1 1406 3 view .LVU673
 2689 001e 02E0     		b	.L257
 2690              	.LVL317:
 2691              	.L266:
 2692              		.loc 1 1406 3 view .LVU674
 2693 0020 0120     		movs	r0, #1
 2694              	.LVL318:
 2695              		.loc 1 1406 3 view .LVU675
 2696 0022 00E0     		b	.L257
 2697              	.LVL319:
 2698              	.L259:
 2699              		.loc 1 1406 3 view .LVU676
 2700 0024 0120     		movs	r0, #1
 2701              	.LVL320:
 2702              	.L257:
 2703              		.loc 1 1406 3 discriminator 12 view .LVU677
 2704 0026 FFF7FEFF 		bl	assert_param
 2705              	.LVL321:
1407:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1408:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1409:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 2706              		.loc 1 1409 3 is_stmt 1 discriminator 12 view .LVU678
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 75


 2707              		.loc 1 1409 11 is_stmt 0 discriminator 12 view .LVU679
 2708 002a 074B     		ldr	r3, .L267
 2709 002c 9B68     		ldr	r3, [r3, #8]
 2710              		.loc 1 1409 6 discriminator 12 view .LVU680
 2711 002e 1C42     		tst	r4, r3
 2712 0030 07D0     		beq	.L264
1410:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1411:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
 2713              		.loc 1 1411 15 view .LVU681
 2714 0032 0120     		movs	r0, #1
 2715              	.L258:
 2716              	.LVL322:
1412:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1413:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1414:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1415:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
1416:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1417:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1418:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
1419:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return  bitstatus;
 2717              		.loc 1 1419 3 is_stmt 1 view .LVU682
1420:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2718              		.loc 1 1420 1 is_stmt 0 view .LVU683
 2719 0034 10BD     		pop	{r4, pc}
 2720              	.LVL323:
 2721              	.L260:
1406:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2722              		.loc 1 1406 3 view .LVU684
 2723 0036 0120     		movs	r0, #1
 2724              	.LVL324:
1406:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2725              		.loc 1 1406 3 view .LVU685
 2726 0038 F5E7     		b	.L257
 2727              	.LVL325:
 2728              	.L261:
1406:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2729              		.loc 1 1406 3 view .LVU686
 2730 003a 0120     		movs	r0, #1
 2731              	.LVL326:
1406:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2732              		.loc 1 1406 3 view .LVU687
 2733 003c F3E7     		b	.L257
 2734              	.LVL327:
 2735              	.L262:
1406:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2736              		.loc 1 1406 3 view .LVU688
 2737 003e 0120     		movs	r0, #1
 2738              	.LVL328:
1406:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2739              		.loc 1 1406 3 view .LVU689
 2740 0040 F1E7     		b	.L257
 2741              	.L264:
1415:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 2742              		.loc 1 1415 15 view .LVU690
 2743 0042 0020     		movs	r0, #0
 2744 0044 F6E7     		b	.L258
 2745              	.L268:
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 76


 2746 0046 00BF     		.align	2
 2747              	.L267:
 2748 0048 00100240 		.word	1073876992
 2749              		.cfi_endproc
 2750              	.LFE59:
 2752              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 2753              		.align	1
 2754              		.global	RCC_ClearITPendingBit
 2755              		.syntax unified
 2756              		.thumb
 2757              		.thumb_func
 2758              		.fpu softvfp
 2760              	RCC_ClearITPendingBit:
 2761              	.LVL329:
 2762              	.LFB60:
1421:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1422:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1423:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1424:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1425:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1426:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1427:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:
1428:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1429:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1430:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1431:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1432:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1433:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1434:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1435:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1436:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1437:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1438:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1439:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1440:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1441:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1442:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1443:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1444:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1445:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1446:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1447:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1448:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1449:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 2763              		.loc 1 1449 1 is_stmt 1 view -0
 2764              		.cfi_startproc
 2765              		@ args = 0, pretend = 0, frame = 0
 2766              		@ frame_needed = 0, uses_anonymous_args = 0
 2767              		.loc 1 1449 1 is_stmt 0 view .LVU692
 2768 0000 10B5     		push	{r4, lr}
 2769              	.LCFI32:
 2770              		.cfi_def_cfa_offset 8
 2771              		.cfi_offset 4, -8
 2772              		.cfi_offset 14, -4
 2773 0002 0446     		mov	r4, r0
1450:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1451:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 77


 2774              		.loc 1 1451 3 is_stmt 1 view .LVU693
 2775 0004 10F0600F 		tst	r0, #96
 2776 0008 02D1     		bne	.L271
 2777              		.loc 1 1451 3 is_stmt 0 discriminator 1 view .LVU694
 2778 000a 38B9     		cbnz	r0, .L272
 2779              		.loc 1 1451 3 view .LVU695
 2780 000c 0020     		movs	r0, #0
 2781              	.LVL330:
 2782              		.loc 1 1451 3 view .LVU696
 2783 000e 00E0     		b	.L270
 2784              	.LVL331:
 2785              	.L271:
 2786              		.loc 1 1451 3 view .LVU697
 2787 0010 0020     		movs	r0, #0
 2788              	.LVL332:
 2789              	.L270:
 2790              		.loc 1 1451 3 discriminator 6 view .LVU698
 2791 0012 FFF7FEFF 		bl	assert_param
 2792              	.LVL333:
1452:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1453:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1454:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****      pending bits */
1455:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2793              		.loc 1 1455 3 is_stmt 1 discriminator 6 view .LVU699
 2794              		.loc 1 1455 39 is_stmt 0 discriminator 6 view .LVU700
 2795 0016 024B     		ldr	r3, .L274
 2796 0018 9C72     		strb	r4, [r3, #10]
1456:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 2797              		.loc 1 1456 1 discriminator 6 view .LVU701
 2798 001a 10BD     		pop	{r4, pc}
 2799              	.LVL334:
 2800              	.L272:
1451:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2801              		.loc 1 1451 3 view .LVU702
 2802 001c 0120     		movs	r0, #1
 2803              	.LVL335:
1451:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 2804              		.loc 1 1451 3 view .LVU703
 2805 001e F8E7     		b	.L270
 2806              	.L275:
 2807              		.align	2
 2808              	.L274:
 2809 0020 00100240 		.word	1073876992
 2810              		.cfi_endproc
 2811              	.LFE60:
 2813              		.section	.data.ADCPrescTable,"aw"
 2814              		.align	2
 2815              		.set	.LANCHOR1,. + 0
 2818              	ADCPrescTable:
 2819 0000 02040608 		.ascii	"\002\004\006\010"
 2820              		.section	.data.APBAHBPrescTable,"aw"
 2821              		.align	2
 2822              		.set	.LANCHOR0,. + 0
 2825              	APBAHBPrescTable:
 2826 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 2826      01020304 
 2826      01020304 
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 78


 2826      06
 2827 000d 070809   		.ascii	"\007\010\011"
 2828              		.text
 2829              	.Letext0:
 2830              		.file 2 "c:\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\machine\\_defau
 2831              		.file 3 "c:\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 2832              		.file 4 "CMSIS/DeviceSupport/stm32f10x.h"
 2833              		.file 5 "STM32F10x_StdPeriph_Driver/inc/stm32f10x_rcc.h"
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 79


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_rcc.c
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:16     .text.RCC_DeInit:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:24     .text.RCC_DeInit:00000000 RCC_DeInit
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:69     .text.RCC_DeInit:00000038 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:75     .text.RCC_HSEConfig:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:82     .text.RCC_HSEConfig:00000000 RCC_HSEConfig
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:174    .text.RCC_HSEConfig:0000005c $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:179    .text.RCC_AdjustHSICalibrationValue:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:186    .text.RCC_AdjustHSICalibrationValue:00000000 RCC_AdjustHSICalibrationValue
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:232    .text.RCC_AdjustHSICalibrationValue:00000020 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:237    .text.RCC_HSICmd:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:244    .text.RCC_HSICmd:00000000 RCC_HSICmd
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:276    .text.RCC_HSICmd:00000018 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:281    .text.RCC_PLLConfig:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:288    .text.RCC_PLLConfig:00000000 RCC_PLLConfig
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:467    .text.RCC_PLLConfig:000000d0 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:472    .text.RCC_PLLCmd:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:479    .text.RCC_PLLCmd:00000000 RCC_PLLCmd
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:511    .text.RCC_PLLCmd:00000018 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:516    .text.RCC_SYSCLKConfig:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:523    .text.RCC_SYSCLKConfig:00000000 RCC_SYSCLKConfig
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:571    .text.RCC_SYSCLKConfig:00000020 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:576    .text.RCC_GetSYSCLKSource:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:583    .text.RCC_GetSYSCLKSource:00000000 RCC_GetSYSCLKSource
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:600    .text.RCC_GetSYSCLKSource:0000000c $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:605    .text.RCC_HCLKConfig:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:612    .text.RCC_HCLKConfig:00000000 RCC_HCLKConfig
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:745    .text.RCC_HCLKConfig:00000060 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:750    .text.RCC_PCLK1Config:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:757    .text.RCC_PCLK1Config:00000000 RCC_PCLK1Config
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:850    .text.RCC_PCLK1Config:00000048 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:855    .text.RCC_PCLK2Config:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:862    .text.RCC_PCLK2Config:00000000 RCC_PCLK2Config
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:955    .text.RCC_PCLK2Config:00000048 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:960    .text.RCC_ITConfig:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:967    .text.RCC_ITConfig:00000000 RCC_ITConfig
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1042   .text.RCC_ITConfig:00000040 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1047   .text.RCC_USBCLKConfig:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1054   .text.RCC_USBCLKConfig:00000000 RCC_USBCLKConfig
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1088   .text.RCC_USBCLKConfig:00000018 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1093   .text.RCC_ADCCLKConfig:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1100   .text.RCC_ADCCLKConfig:00000000 RCC_ADCCLKConfig
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1183   .text.RCC_ADCCLKConfig:0000003c $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1188   .text.RCC_LSEConfig:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1195   .text.RCC_LSEConfig:00000000 RCC_LSEConfig
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1273   .text.RCC_LSEConfig:00000044 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1278   .text.RCC_LSICmd:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1285   .text.RCC_LSICmd:00000000 RCC_LSICmd
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1317   .text.RCC_LSICmd:00000018 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1322   .text.RCC_RTCCLKConfig:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1329   .text.RCC_RTCCLKConfig:00000000 RCC_RTCCLKConfig
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1393   .text.RCC_RTCCLKConfig:00000034 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1398   .text.RCC_RTCCLKCmd:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1405   .text.RCC_RTCCLKCmd:00000000 RCC_RTCCLKCmd
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1437   .text.RCC_RTCCLKCmd:00000018 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1442   .text.RCC_GetClocksFreq:00000000 $t
ARM GAS  C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s 			page 80


C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1449   .text.RCC_GetClocksFreq:00000000 RCC_GetClocksFreq
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1665   .text.RCC_GetClocksFreq:000000a8 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1674   .text.RCC_AHBPeriphClockCmd:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1681   .text.RCC_AHBPeriphClockCmd:00000000 RCC_AHBPeriphClockCmd
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1763   .text.RCC_AHBPeriphClockCmd:00000044 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1768   .text.RCC_APB2PeriphClockCmd:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1775   .text.RCC_APB2PeriphClockCmd:00000000 RCC_APB2PeriphClockCmd
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1857   .text.RCC_APB2PeriphClockCmd:00000040 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1863   .text.RCC_APB1PeriphClockCmd:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1870   .text.RCC_APB1PeriphClockCmd:00000000 RCC_APB1PeriphClockCmd
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1950   .text.RCC_APB1PeriphClockCmd:00000040 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1956   .text.RCC_APB2PeriphResetCmd:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:1963   .text.RCC_APB2PeriphResetCmd:00000000 RCC_APB2PeriphResetCmd
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2045   .text.RCC_APB2PeriphResetCmd:00000040 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2051   .text.RCC_APB1PeriphResetCmd:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2058   .text.RCC_APB1PeriphResetCmd:00000000 RCC_APB1PeriphResetCmd
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2138   .text.RCC_APB1PeriphResetCmd:00000040 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2144   .text.RCC_BackupResetCmd:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2151   .text.RCC_BackupResetCmd:00000000 RCC_BackupResetCmd
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2183   .text.RCC_BackupResetCmd:00000018 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2188   .text.RCC_ClockSecuritySystemCmd:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2195   .text.RCC_ClockSecuritySystemCmd:00000000 RCC_ClockSecuritySystemCmd
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2227   .text.RCC_ClockSecuritySystemCmd:00000018 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2232   .text.RCC_MCOConfig:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2239   .text.RCC_MCOConfig:00000000 RCC_MCOConfig
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2318   .text.RCC_MCOConfig:00000038 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2323   .text.RCC_GetFlagStatus:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2330   .text.RCC_GetFlagStatus:00000000 RCC_GetFlagStatus
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2535   .text.RCC_GetFlagStatus:00000094 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2540   .text.RCC_WaitForHSEStartUp:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2547   .text.RCC_WaitForHSEStartUp:00000000 RCC_WaitForHSEStartUp
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2613   .text.RCC_ClearFlag:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2620   .text.RCC_ClearFlag:00000000 RCC_ClearFlag
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2638   .text.RCC_ClearFlag:0000000c $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2643   .text.RCC_GetITStatus:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2650   .text.RCC_GetITStatus:00000000 RCC_GetITStatus
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2748   .text.RCC_GetITStatus:00000048 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2753   .text.RCC_ClearITPendingBit:00000000 $t
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2760   .text.RCC_ClearITPendingBit:00000000 RCC_ClearITPendingBit
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2809   .text.RCC_ClearITPendingBit:00000020 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2814   .data.ADCPrescTable:00000000 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2818   .data.ADCPrescTable:00000000 ADCPrescTable
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2821   .data.APBAHBPrescTable:00000000 $d
C:\Users\Anoolv\AppData\Local\Temp\ccLT2XJS.s:2825   .data.APBAHBPrescTable:00000000 APBAHBPrescTable

UNDEFINED SYMBOLS
assert_param
