#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 05 15:37:28 2018
# Process ID: 1656
# Log file: D:/temp/ip_repo/vivado.log
# Journal file: D:/temp/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/temp/ip_repo/edit_myip_v1_0.xpr
update_compile_order -fileset sources_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
ipx::open_ipxact_file {D:\temp\ip_repo\myip_1.0\component.xml}
ipx::unload_core d:/temp/ip_repo/myip_1.0/component.xml
close_project
open_project D:/temp/yaokongqi/yaokongqi.xpr
set_property  ip_repo_paths  D:/temp/ip_repo [current_project]
update_ip_catalog
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip_v1_0:1.0 myip_v1_0_0
endgroup
set_property location {0.5 -4 11} [get_bd_cells myip_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1.5 768 182} [get_bd_cells myip_v1_0_0]
set_property location {1 175 234} [get_bd_cells processing_system7_0]
set_property location {2 757 45} [get_bd_cells myip_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {3 912 448} [get_bd_cells axi_uartlite_0]
set_property location {0.5 -233 -26} [get_bd_cells processing_system7_0]
set_property location {1.5 638 26} [get_bd_cells myip_v1_0_0]
set_property location {2 637 191} [get_bd_cells axi_uartlite_0]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 UART
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/UART] [get_bd_intf_ports UART]
endgroup
save_bd_design
close_project
open_project D:/temp/ip_repo/edit_myip_v1_0.xpr
