-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity moments_AXIvideo2Mat is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_data_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    in_data_TVALID : IN STD_LOGIC;
    in_data_TREADY : OUT STD_LOGIC;
    in_data_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    in_data_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    in_data_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_data_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    in_data_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    img_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_data_stream_0_V_full_n : IN STD_LOGIC;
    img_data_stream_0_V_write : OUT STD_LOGIC;
    img_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_data_stream_1_V_full_n : IN STD_LOGIC;
    img_data_stream_1_V_write : OUT STD_LOGIC;
    img_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_data_stream_2_V_full_n : IN STD_LOGIC;
    img_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of moments_AXIvideo2Mat is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_pp1_stg0_fsm_4 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_st7_fsm_5 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_st8_fsm_6 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_780 : STD_LOGIC_VECTOR (10 downto 0) := "11110000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_true : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_24 : BOOLEAN;
    signal in_data_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_56 : BOOLEAN;
    signal ap_sig_cseq_ST_pp1_stg0_fsm_4 : STD_LOGIC;
    signal ap_sig_63 : BOOLEAN;
    signal ap_reg_ppiten_pp1_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it1 : STD_LOGIC := '0';
    signal exitcond4_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_5 : STD_LOGIC;
    signal ap_sig_83 : BOOLEAN;
    signal img_data_stream_0_V_blk_n : STD_LOGIC;
    signal exitcond4_reg_376 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_data_stream_1_V_blk_n : STD_LOGIC;
    signal img_data_stream_2_V_blk_n : STD_LOGIC;
    signal eol_1_reg_162 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_data_V_1_reg_173 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_3_reg_184 : STD_LOGIC_VECTOR (10 downto 0);
    signal eol_reg_195 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_last_V_2_reg_207 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_reg_220 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_V_reg_347 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_last_V_reg_355 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_122 : BOOLEAN;
    signal i_V_fu_291_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_V_reg_371 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_127 : BOOLEAN;
    signal ap_sig_137 : BOOLEAN;
    signal j_V_fu_303_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_10_fu_318_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_reg_389 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_394 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_399 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_155 : BOOLEAN;
    signal axi_last_V_3_reg_232 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_last_V1_reg_131 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st8_fsm_6 : STD_LOGIC;
    signal ap_sig_173 : BOOLEAN;
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_180 : BOOLEAN;
    signal axi_data_V_3_reg_244 : STD_LOGIC_VECTOR (23 downto 0);
    signal axi_data_V1_reg_141 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_s_reg_151 : STD_LOGIC_VECTOR (10 downto 0);
    signal eol_1_phi_fu_165_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_data_V_1_phi_fu_176_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal eol_phi_fu_199_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_axi_last_V_2_reg_207pp1_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_p_Val2_s_reg_220pp1_it0 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_s_phi_fu_224_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal eol_2_reg_256 : STD_LOGIC_VECTOR (0 downto 0);
    signal sof_1_fu_88 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_user_V_fu_276_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_76 : BOOLEAN;
    signal ap_sig_200 : BOOLEAN;
    signal ap_sig_145 : BOOLEAN;
    signal ap_sig_215 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))) and not((exitcond4_fu_297_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond3_fu_285_p2))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond4_fu_297_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond3_fu_285_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))) and not((exitcond4_fu_297_p2 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    axi_data_V1_reg_141_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                axi_data_V1_reg_141 <= tmp_data_V_reg_347;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_6)) then 
                axi_data_V1_reg_141 <= axi_data_V_3_reg_244;
            end if; 
        end if;
    end process;

    axi_data_V_1_reg_173_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond4_reg_376) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))))) then 
                axi_data_V_1_reg_173 <= p_Val2_s_reg_220;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond3_fu_285_p2))) then 
                axi_data_V_1_reg_173 <= axi_data_V1_reg_141;
            end if; 
        end if;
    end process;

    axi_data_V_3_reg_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))) and not((exitcond4_fu_297_p2 = ap_const_lv1_0)))) then 
                axi_data_V_3_reg_244 <= axi_data_V_1_phi_fu_176_p4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5) and (ap_const_lv1_0 = eol_2_reg_256) and not(ap_sig_155))) then 
                axi_data_V_3_reg_244 <= in_data_TDATA;
            end if; 
        end if;
    end process;

    axi_last_V1_reg_131_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                axi_last_V1_reg_131 <= tmp_last_V_reg_355;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_6)) then 
                axi_last_V1_reg_131 <= axi_last_V_3_reg_232;
            end if; 
        end if;
    end process;

    axi_last_V_2_reg_207_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_145) then
                if (ap_sig_200) then 
                    axi_last_V_2_reg_207 <= eol_1_phi_fu_165_p4;
                elsif (ap_sig_76) then 
                    axi_last_V_2_reg_207 <= in_data_TLAST;
                elsif ((ap_true = ap_true)) then 
                    axi_last_V_2_reg_207 <= ap_reg_phiprechg_axi_last_V_2_reg_207pp1_it0;
                end if;
            end if; 
        end if;
    end process;

    axi_last_V_3_reg_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))) and not((exitcond4_fu_297_p2 = ap_const_lv1_0)))) then 
                axi_last_V_3_reg_232 <= eol_1_phi_fu_165_p4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5) and (ap_const_lv1_0 = eol_2_reg_256) and not(ap_sig_155))) then 
                axi_last_V_3_reg_232 <= in_data_TLAST;
            end if; 
        end if;
    end process;

    eol_1_reg_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond4_reg_376) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))))) then 
                eol_1_reg_162 <= axi_last_V_2_reg_207;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond3_fu_285_p2))) then 
                eol_1_reg_162 <= axi_last_V1_reg_131;
            end if; 
        end if;
    end process;

    eol_2_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))) and not((exitcond4_fu_297_p2 = ap_const_lv1_0)))) then 
                eol_2_reg_256 <= eol_phi_fu_199_p4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5) and (ap_const_lv1_0 = eol_2_reg_256) and not(ap_sig_155))) then 
                eol_2_reg_256 <= in_data_TLAST;
            end if; 
        end if;
    end process;

    eol_reg_195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond4_reg_376) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))))) then 
                eol_reg_195 <= axi_last_V_2_reg_207;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond3_fu_285_p2))) then 
                eol_reg_195 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    p_3_reg_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond4_fu_297_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))))) then 
                p_3_reg_184 <= j_V_fu_303_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond3_fu_285_p2))) then 
                p_3_reg_184 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_145) then
                if (ap_sig_200) then 
                    p_Val2_s_reg_220 <= axi_data_V_1_phi_fu_176_p4;
                elsif (ap_sig_76) then 
                    p_Val2_s_reg_220 <= in_data_TDATA;
                elsif ((ap_true = ap_true)) then 
                    p_Val2_s_reg_220 <= ap_reg_phiprechg_p_Val2_s_reg_220pp1_it0;
                end if;
            end if; 
        end if;
    end process;

    p_s_reg_151_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                p_s_reg_151 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_6)) then 
                p_s_reg_151 <= i_V_reg_371;
            end if; 
        end if;
    end process;

    sof_1_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond4_fu_297_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))))) then 
                sof_1_fu_88 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                sof_1_fu_88 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))))) then
                exitcond4_reg_376 <= exitcond4_fu_297_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                i_V_reg_371 <= i_V_fu_291_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond4_fu_297_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))))) then
                tmp_10_reg_389 <= tmp_10_fu_318_p1;
                tmp_5_reg_394 <= p_Val2_s_phi_fu_224_p4(15 downto 8);
                tmp_6_reg_399 <= p_Val2_s_phi_fu_224_p4(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((in_data_TVALID = ap_const_logic_0)))) then
                tmp_data_V_reg_347 <= in_data_TDATA;
                tmp_last_V_reg_355 <= in_data_TLAST;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, in_data_TVALID, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond4_fu_297_p2, exitcond3_fu_285_p2, ap_sig_127, ap_sig_137, ap_sig_155, eol_2_reg_256, tmp_user_V_fu_276_p1)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((not((in_data_TVALID = ap_const_logic_0)) and (ap_const_lv1_0 = tmp_user_V_fu_276_p1))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                elsif ((not((in_data_TVALID = ap_const_logic_0)) and not((ap_const_lv1_0 = tmp_user_V_fu_276_p1)))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_lv1_0 = exitcond3_fu_285_p2))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                end if;
            when ap_ST_pp1_stg0_fsm_4 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))) and not((exitcond4_fu_297_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))) and not((exitcond4_fu_297_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                end if;
            when ap_ST_st7_fsm_5 => 
                if (((ap_const_lv1_0 = eol_2_reg_256) and not(ap_sig_155))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_5;
                elsif ((not(ap_sig_155) and not((ap_const_lv1_0 = eol_2_reg_256)))) then
                    ap_NS_fsm <= ap_ST_st8_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_5;
                end if;
            when ap_ST_st8_fsm_6 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, exitcond3_fu_285_p2, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond3_fu_285_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(exitcond3_fu_285_p2, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond3_fu_285_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_axi_last_V_2_reg_207pp1_it0 <= "X";
    ap_reg_phiprechg_p_Val2_s_reg_220pp1_it0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";

    ap_sig_122_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_122 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_127_assign_proc : process(in_data_TVALID, exitcond4_fu_297_p2, brmerge_fu_312_p2)
    begin
                ap_sig_127 <= ((exitcond4_fu_297_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_fu_312_p2) and (in_data_TVALID = ap_const_logic_0));
    end process;


    ap_sig_137_assign_proc : process(img_data_stream_0_V_full_n, img_data_stream_1_V_full_n, img_data_stream_2_V_full_n, exitcond4_reg_376)
    begin
                ap_sig_137 <= (((ap_const_lv1_0 = exitcond4_reg_376) and (img_data_stream_0_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond4_reg_376) and (img_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond4_reg_376) and (img_data_stream_2_V_full_n = ap_const_logic_0)));
    end process;


    ap_sig_145_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_127, ap_sig_137)
    begin
                ap_sig_145 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))));
    end process;


    ap_sig_155_assign_proc : process(in_data_TVALID, eol_2_reg_256)
    begin
                ap_sig_155 <= ((ap_const_lv1_0 = eol_2_reg_256) and (in_data_TVALID = ap_const_logic_0));
    end process;


    ap_sig_173_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_173 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_180_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_180 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_200_assign_proc : process(exitcond4_fu_297_p2, brmerge_fu_312_p2)
    begin
                ap_sig_200 <= ((exitcond4_fu_297_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = brmerge_fu_312_p2)));
    end process;


    ap_sig_215_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond4_fu_297_p2)
    begin
                ap_sig_215 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond4_fu_297_p2 = ap_const_lv1_0));
    end process;


    ap_sig_24_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_24 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_56_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_56 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_63_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_63 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_76_assign_proc : process(exitcond4_fu_297_p2, brmerge_fu_312_p2)
    begin
                ap_sig_76 <= ((exitcond4_fu_297_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_fu_312_p2));
    end process;


    ap_sig_83_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_83 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_cseq_ST_pp1_stg0_fsm_4_assign_proc : process(ap_sig_63)
    begin
        if (ap_sig_63) then 
            ap_sig_cseq_ST_pp1_stg0_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg0_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_24)
    begin
        if (ap_sig_24) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_56)
    begin
        if (ap_sig_56) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_180)
    begin
        if (ap_sig_180) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_122)
    begin
        if (ap_sig_122) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_5_assign_proc : process(ap_sig_83)
    begin
        if (ap_sig_83) then 
            ap_sig_cseq_ST_st7_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_6_assign_proc : process(ap_sig_173)
    begin
        if (ap_sig_173) then 
            ap_sig_cseq_ST_st8_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    axi_data_V_1_phi_fu_176_p4_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond4_reg_376, axi_data_V_1_reg_173, p_Val2_s_reg_220)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond4_reg_376))) then 
            axi_data_V_1_phi_fu_176_p4 <= p_Val2_s_reg_220;
        else 
            axi_data_V_1_phi_fu_176_p4 <= axi_data_V_1_reg_173;
        end if; 
    end process;

    brmerge_fu_312_p2 <= (sof_1_fu_88 or eol_phi_fu_199_p4);

    eol_1_phi_fu_165_p4_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond4_reg_376, eol_1_reg_162, axi_last_V_2_reg_207)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond4_reg_376))) then 
            eol_1_phi_fu_165_p4 <= axi_last_V_2_reg_207;
        else 
            eol_1_phi_fu_165_p4 <= eol_1_reg_162;
        end if; 
    end process;


    eol_phi_fu_199_p4_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond4_reg_376, eol_reg_195, axi_last_V_2_reg_207)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond4_reg_376))) then 
            eol_phi_fu_199_p4 <= axi_last_V_2_reg_207;
        else 
            eol_phi_fu_199_p4 <= eol_reg_195;
        end if; 
    end process;

    exitcond3_fu_285_p2 <= "1" when (p_s_reg_151 = ap_const_lv11_438) else "0";
    exitcond4_fu_297_p2 <= "1" when (p_3_reg_184 = ap_const_lv11_780) else "0";
    i_V_fu_291_p2 <= std_logic_vector(unsigned(p_s_reg_151) + unsigned(ap_const_lv11_1));

    img_data_stream_0_V_blk_n_assign_proc : process(img_data_stream_0_V_full_n, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond4_reg_376)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond4_reg_376))) then 
            img_data_stream_0_V_blk_n <= img_data_stream_0_V_full_n;
        else 
            img_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_data_stream_0_V_din <= tmp_10_reg_389;

    img_data_stream_0_V_write_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond4_reg_376, ap_sig_127, ap_sig_137)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond4_reg_376) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))))) then 
            img_data_stream_0_V_write <= ap_const_logic_1;
        else 
            img_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_data_stream_1_V_blk_n_assign_proc : process(img_data_stream_1_V_full_n, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond4_reg_376)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond4_reg_376))) then 
            img_data_stream_1_V_blk_n <= img_data_stream_1_V_full_n;
        else 
            img_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_data_stream_1_V_din <= tmp_5_reg_394;

    img_data_stream_1_V_write_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond4_reg_376, ap_sig_127, ap_sig_137)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond4_reg_376) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))))) then 
            img_data_stream_1_V_write <= ap_const_logic_1;
        else 
            img_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_data_stream_2_V_blk_n_assign_proc : process(img_data_stream_2_V_full_n, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond4_reg_376)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond4_reg_376))) then 
            img_data_stream_2_V_blk_n <= img_data_stream_2_V_full_n;
        else 
            img_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_data_stream_2_V_din <= tmp_6_reg_399;

    img_data_stream_2_V_write_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond4_reg_376, ap_sig_127, ap_sig_137)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond4_reg_376) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137))))) then 
            img_data_stream_2_V_write <= ap_const_logic_1;
        else 
            img_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    in_data_TDATA_blk_n_assign_proc : process(in_data_TVALID, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond4_fu_297_p2, brmerge_fu_312_p2, ap_sig_cseq_ST_st7_fsm_5, eol_2_reg_256)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond4_fu_297_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_fu_312_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5) and (ap_const_lv1_0 = eol_2_reg_256)))) then 
            in_data_TDATA_blk_n <= in_data_TVALID;
        else 
            in_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_data_TREADY_assign_proc : process(in_data_TVALID, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond4_fu_297_p2, brmerge_fu_312_p2, ap_sig_cseq_ST_st7_fsm_5, ap_sig_127, ap_sig_137, ap_sig_155, eol_2_reg_256)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((in_data_TVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5) and (ap_const_lv1_0 = eol_2_reg_256) and not(ap_sig_155)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond4_fu_297_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_fu_312_p2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_127) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_137)))))) then 
            in_data_TREADY <= ap_const_logic_1;
        else 
            in_data_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    j_V_fu_303_p2 <= std_logic_vector(unsigned(p_3_reg_184) + unsigned(ap_const_lv11_1));

    p_Val2_s_phi_fu_224_p4_assign_proc : process(in_data_TDATA, brmerge_fu_312_p2, axi_data_V_1_phi_fu_176_p4, ap_reg_phiprechg_p_Val2_s_reg_220pp1_it0, ap_sig_215)
    begin
        if (ap_sig_215) then
            if (not((ap_const_lv1_0 = brmerge_fu_312_p2))) then 
                p_Val2_s_phi_fu_224_p4 <= axi_data_V_1_phi_fu_176_p4;
            elsif ((ap_const_lv1_0 = brmerge_fu_312_p2)) then 
                p_Val2_s_phi_fu_224_p4 <= in_data_TDATA;
            else 
                p_Val2_s_phi_fu_224_p4 <= ap_reg_phiprechg_p_Val2_s_reg_220pp1_it0;
            end if;
        else 
            p_Val2_s_phi_fu_224_p4 <= ap_reg_phiprechg_p_Val2_s_reg_220pp1_it0;
        end if; 
    end process;

    tmp_10_fu_318_p1 <= p_Val2_s_phi_fu_224_p4(8 - 1 downto 0);
    tmp_user_V_fu_276_p1 <= in_data_TUSER;
end behav;
