$date
	Thu Oct 16 15:31:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module johnson_counter_5bit_tb $end
$var wire 5 ! q [4:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 5 $ q [4:0] $end
$var wire 5 % d [4:0] $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var wire 1 # rst $end
$var wire 1 ' q $end
$var reg 1 ' q_reg $end
$upscope $end
$scope module dff1 $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var wire 1 # rst $end
$var wire 1 ) q $end
$var reg 1 ) q_reg $end
$upscope $end
$scope module dff2 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var wire 1 # rst $end
$var wire 1 + q $end
$var reg 1 + q_reg $end
$upscope $end
$scope module dff3 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 # rst $end
$var wire 1 - q $end
$var reg 1 - q_reg $end
$upscope $end
$scope module dff4 $end
$var wire 1 " clk $end
$var wire 1 . d $end
$var wire 1 # rst $end
$var wire 1 / q $end
$var reg 1 / q_reg $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
0)
0(
0'
1&
b1 %
b0 $
1#
0"
b0 !
$end
#5000
1"
#10000
0"
0#
#15000
1(
b11 %
b1 !
b1 $
1'
1"
#20000
0"
#25000
1*
b111 %
b11 !
b11 $
1)
1"
#30000
0"
#35000
1,
b1111 %
b111 !
b111 $
1+
1"
#40000
0"
#45000
1.
b11111 %
b1111 !
b1111 $
1-
1"
#50000
0"
#55000
0&
b11110 %
b11111 !
b11111 $
1/
1"
#60000
0"
