<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/PowerPC/PPCISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_1854d513cb8eef295481a59a854f7656.html">PowerPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">PPCISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="PPCISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- PPCISelLowering.h - PPC32 DAG Lowering Interface --------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the interfaces that PPC uses to lower LLVM code into a</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// selection DAG.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGNodes_8h.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InlineAsm_8h.html">llvm/IR/InlineAsm.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Metadata_8h.html">llvm/IR/Metadata.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;optional&gt;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html">   37</a></span>&#160;  <span class="keyword">namespace </span>PPCISD {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="comment">// When adding a NEW PPCISD node please add it to the correct position in</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="comment">// the enum. The order of elements in this enum matters!</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="comment">// Values that are added after this entry:</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="comment">//     STBRX = ISD::FIRST_TARGET_MEMORY_OPCODE</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="comment">// are considered memory opcodes and are treated differently than entries</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="comment">// that come before it. For example, ADD or MUL should be placed before</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">// the ISD::FIRST_TARGET_MEMORY_OPCODE while a LOAD or STORE should come</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="comment">// after it.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19">   47</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="comment">// Start the numbering where the builtin ops and target ops leave off.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36">   49</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">    /// FSEL - Traditional three-operand fsel node.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a">   53</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a">FSEL</a>,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">    /// XSMAXC[DQ]P, XSMINC[DQ]P - C-type min/max instructions.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9ff59d0440e169de36176333f9905ec7">   56</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9ff59d0440e169de36176333f9905ec7">XSMAXC</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa92d1e6695bd2774d420cfbf25f381b5">   57</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa92d1e6695bd2774d420cfbf25f381b5">XSMINC</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    /// FCFID - The FCFID instruction, taking an f64 operand and producing</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    /// and f64 value containing the FP representation of the integer that</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">    /// was temporarily in the f64 operand.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892">   62</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892">FCFID</a>,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">    /// Newer FCFID[US] integer-to-floating-point conversion instructions for</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">    /// unsigned integers and single-precision outputs.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d">   66</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d">FCFIDU</a>,</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962">   67</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962">FCFIDS</a>,</div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090">   68</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090">FCFIDUS</a>,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">    /// FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">    /// operand, producing an f64 value containing the integer representation</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">    /// of that FP value.</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b">   73</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b">FCTIDZ</a>,</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec">   74</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec">FCTIWZ</a>,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">    /// Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">    /// unsigned integers with round toward zero.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331">   78</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331">FCTIDUZ</a>,</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9">   79</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9">FCTIWUZ</a>,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">    /// Floating-point-to-integer conversion instructions</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73">   82</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73">FP_TO_UINT_IN_VSR</a>,</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89">   83</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89">FP_TO_SINT_IN_VSR</a>,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">    /// VEXTS, ByteWidth - takes an input in VSFRC and produces an output in</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">    /// VSFRC that is sign-extended from ByteWidth to a 64-byte integer.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3">   87</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3">VEXTS</a>,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">    /// Reciprocal estimate instructions (unary FP ops).</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9">   90</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9">FRE</a>,</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030">   91</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030">FRSQRTE</a>,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">    /// Test instruction for software square root.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac92e8ccc748c33e78a958b4a590abf42">   94</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac92e8ccc748c33e78a958b4a590abf42">FTSQRT</a>,</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">    /// Square root instruction.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0742f4312740e5a3d92ed2dfbadc3572">   97</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0742f4312740e5a3d92ed2dfbadc3572">FSQRT</a>,</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">    /// VPERM - The PPC VPERM Instruction.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd">  101</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd">VPERM</a>,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">    /// XXSPLT - The PPC VSX splat instructions</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22">  105</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22">XXSPLT</a>,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">    /// XXSPLTI_SP_TO_DP - The PPC VSX splat instructions for immediates for</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">    /// converting immediate single precision numbers to double precision</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">    /// vector or scalar.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0436a181d9ba4cb7067186d26e52f56">  110</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0436a181d9ba4cb7067186d26e52f56">XXSPLTI_SP_TO_DP</a>,</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">    /// XXSPLTI32DX - The PPC XXSPLTI32DX instruction.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a31d181189194ec87162affcc5e92b150">  114</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a31d181189194ec87162affcc5e92b150">XXSPLTI32DX</a>,</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">    /// VECINSERT - The PPC vector insert instruction</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03">  118</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03">VECINSERT</a>,</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">    /// VECSHL - The PPC vector shift left instruction</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f">  122</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f">VECSHL</a>,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">    /// XXPERMDI - The PPC XXPERMDI instruction</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">  126</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">XXPERMDI</a>,</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab8bc34e0a04f9698bc188b3d75488d38">  127</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab8bc34e0a04f9698bc188b3d75488d38">XXPERM</a>,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">    /// The CMPB instruction (takes two operands of i32 or i64).</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d">  130</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d">CMPB</a>,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">    /// Hi/Lo - These represent the high and low 16-bit parts of a global</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">    /// address respectively.  These nodes have two operands, the first of</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">    /// which must be a TargetGlobalAddress, and the second of which must be a</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">    /// Constant.  Selected naively, these turn into &#39;lis G+C&#39; and &#39;li G+C&#39;,</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">    /// though these are usually folded into other nodes.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de">  137</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de">Hi</a>,</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb">  138</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb">Lo</a>,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">    /// The following two target-specific nodes are used for calls through</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">    /// function pointers in the 64-bit SVR4 ABI.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span><span class="comment"></span> </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">    /// OPRC, CHAIN = DYNALLOC(CHAIN, NEGSIZE, FRAME_INDEX)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">    /// This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">    /// compute an allocation on the stack.</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54">  146</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54">DYNALLOC</a>,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">    /// This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">    /// compute an offset from native SP to the address  of the most recent</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">    /// dynamic alloca.</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682">  151</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682">DYNAREAOFFSET</a>,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">    /// To avoid stack clash, allocation is performed by block and each block is</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">    /// probed.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a93beacf6ed2253988c2898d81ff02a48">  155</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a93beacf6ed2253988c2898d81ff02a48">PROBED_ALLOCA</a>,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">    /// The result of the mflr at function entry, used for PIC code.</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">  158</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>,</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">    /// These nodes represent PPC shifts.</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">    /// For scalar types, only the last `n + 1` bits of the shift amounts</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">    /// are used, where n is log2(sizeof(element) * 8). See sld/slw, etc.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">    /// for exact behaviors.</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">    /// For vector types, only the last n bits are used. See vsld.</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522">  167</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522">SRL</a>,</div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62">  168</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62">SRA</a>,</div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4">  169</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4">SHL</a>,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">    /// FNMSUB - Negated multiply-subtract instruction.</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a24c65ae2b770c0b178a4c2458586b058">  172</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a24c65ae2b770c0b178a4c2458586b058">FNMSUB</a>,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">    /// EXTSWSLI = The PPC extswsli instruction, which does an extend-sign</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">    /// word and shift left immediate.</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3">  176</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3">EXTSWSLI</a>,</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">    /// The combination of sra[wd]i and addze used to implemented signed</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">    /// integer division by a power of 2. The first operand is the dividend,</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">    /// and the second is the constant shift amount (representing the</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">    /// divisor).</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c">  182</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c">SRA_ADDZE</a>,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">    /// CALL - A direct function call.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">    /// CALL_NOP is a call with the special NOP which follows 64-bit</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">    /// CALL_NOTOC the caller does not use the TOC.</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">    /// SVR4 calls and 32-bit/64-bit AIX calls.</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c">  188</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c">CALL</a>,</div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e">  189</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e">CALL_NOP</a>,</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab9d1ecf80764a45e6761396dfb71efdb">  190</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab9d1ecf80764a45e6761396dfb71efdb">CALL_NOTOC</a>,</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">    /// CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">    /// MTCTR instruction.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f">  194</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f">MTCTR</a>,</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">    /// CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">    /// BCTRL instruction.</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">  198</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">BCTRL</a>,</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">    /// CHAIN,FLAG = BCTRL(CHAIN, ADDR, INFLAG) - The combination of a bctrl</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">    /// instruction and the TOC reload required on 64-bit ELF, 32-bit AIX</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">    /// and 64-bit AIX.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca">  203</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca">BCTRL_LOAD_TOC</a>,</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">    /// The variants that implicitly define rounding mode for calls with</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">    /// strictfp semantics.</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0ca86fac87a16ac9aa26f6ab3625a5aa">  207</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0ca86fac87a16ac9aa26f6ab3625a5aa">CALL_RM</a>,</div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a587e32cccf298ed32dfcefa59d08d9">  208</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a587e32cccf298ed32dfcefa59d08d9">CALL_NOP_RM</a>,</div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a01495b70fc5bd028897c0b297fa2438f">  209</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a01495b70fc5bd028897c0b297fa2438f">CALL_NOTOC_RM</a>,</div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa82b0f1a7296f1ae77fe7a79dcd8631c">  210</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa82b0f1a7296f1ae77fe7a79dcd8631c">BCTRL_RM</a>,</div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8733bcf440af126f3cd4df36ec026da6">  211</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8733bcf440af126f3cd4df36ec026da6">BCTRL_LOAD_TOC_RM</a>,</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">    /// Return with a flag operand, matched by &#39;blr&#39;</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924">  214</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924">RET_FLAG</a>,</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">    /// R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction.</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">    /// This copies the bits corresponding to the specified CRREG into the</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">    /// resultant GPR.  Bits corresponding to other CR regs are undefined.</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">  219</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">MFOCRF</a>,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">    /// Direct move from a VSX register to a GPR</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a">  222</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a">MFVSR</a>,</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">    /// Direct move from a GPR to a VSX register (algebraic)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003">  225</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003">MTVSRA</a>,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">    /// Direct move from a GPR to a VSX register (zero)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45">  228</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45">MTVSRZ</a>,</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">    /// Direct move of 2 consecutive GPR to a VSX register.</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439">  231</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439">BUILD_FP128</a>,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">    /// BUILD_SPE64 and EXTRACT_SPE are analogous to BUILD_PAIR and</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">    /// EXTRACT_ELEMENT but take f64 arguments instead of i64, as i64 is</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">    /// unsupported for this target.</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">    /// Merge 2 GPRs to a single SPE register.</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16">  237</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16">BUILD_SPE64</a>,</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">    /// Extract SPE register component, second argument is high or low.</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f">  240</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f">EXTRACT_SPE</a>,</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">    /// Extract a subvector from signed integer vector and convert to FP.</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">    /// It is primarily used to convert a (widened) illegal integer vector</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">    /// type to a legal floating point vector type.</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">    /// For example v2i32 -&gt; widened to v4i32 -&gt; v2f64</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4">  246</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4">SINT_VEC_TO_FP</a>,</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">    /// Extract a subvector from unsigned integer vector and convert to FP.</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">    /// As with SINT_VEC_TO_FP, used for converting illegal types.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2">  250</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2">UINT_VEC_TO_FP</a>,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">    /// PowerPC instructions that have SCALAR_TO_VECTOR semantics tend to</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">    /// place the value into the least significant element of the most</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">    /// significant doubleword in the vector. This is not element zero for</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">    /// anything smaller than a doubleword on either endianness. This node has</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">    /// the same semantics as SCALAR_TO_VECTOR except that the value remains in</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">    /// the aforementioned location in the vector register.</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4b53fee9c411b207317f688e141e9128">  258</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4b53fee9c411b207317f688e141e9128">SCALAR_TO_VECTOR_PERMUTED</a>,</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="comment">// FIXME: Remove these once the ANDI glue bug is fixed:</span><span class="comment"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">    /// i1 = ANDI_rec_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">    /// eq or gt bit of CR0 after executing andi. x, 1. This is used to</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">    /// implement truncation of i32 or i64 to i1.</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a320d58aba8e7aee5461dbb44378a83ba">  264</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a320d58aba8e7aee5461dbb44378a83ba">ANDI_rec_1_EQ_BIT</a>,</div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2f5e9e30846196a91f11a3e45e802eb7">  265</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2f5e9e30846196a91f11a3e45e802eb7">ANDI_rec_1_GT_BIT</a>,</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">// READ_TIME_BASE - A read of the 64-bit time-base register on a 32-bit</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">// target (returns (Lo, Hi)). It takes a chain operand.</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a">  269</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a">READ_TIME_BASE</a>,</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">// EH_SJLJ_SETJMP - SjLj exception handling setjmp.</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21">  272</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21">EH_SJLJ_SETJMP</a>,</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">// EH_SJLJ_LONGJMP - SjLj exception handling longjmp.</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd">  275</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd">EH_SJLJ_LONGJMP</a>,</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">    /// RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP*</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">    /// instructions.  For lack of better number, we use the opcode number</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">    /// encoding for the OPC field to identify the compare.  For example, 838</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">    /// is VCMPGTSH.</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60">  281</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60">VCMP</a>,</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">    /// RESVEC, OUTFLAG = VCMP_rec(LHS, RHS, OPC) - Represents one of the</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">    /// altivec VCMP*_rec instructions.  For lack of better number, we use the</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">    /// opcode number encoding for the OPC field to identify the compare.  For</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">    /// example, 838 is VCMPGTSH.</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aaa7a0554c16e55d6c686d04418d15108">  287</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aaa7a0554c16e55d6c686d04418d15108">VCMP_rec</a>,</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">    /// CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">    /// corresponds to the COND_BRANCH pseudo instruction.  CRRC is the</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">    /// condition register to branch on, OPC is the branch opcode to use (e.g.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">    /// PPC::BLE), DESTBB is the destination block to branch to, and INFLAG is</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">    /// an optional input flag argument.</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613">  294</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613">COND_BRANCH</a>,</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">    /// CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">    /// loops.</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">  298</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">BDNZ</a>,</div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">  299</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">BDZ</a>,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">    /// F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">    /// towards zero.  Used only as part of the long double-to-int</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">    /// conversion sequence.</span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2">  304</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2">FADDRTZ</a>,</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">    /// F8RC = MFFS - This moves the FPSCR (not modeled) into the register.</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25">  307</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25">MFFS</a>,</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">    /// TC_RETURN - A tail call return.</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">    ///   operand #0 chain</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">    ///   operand #1 callee (register or absolute)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">    ///   operand #2 stack adjustment</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">    ///   operand #3 optional in flag</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06">  314</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06">TC_RETURN</a>,</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">    /// ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81">  317</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81">CR6SET</a>,</div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181">  318</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181">CR6UNSET</a>,</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">    /// GPRC = address of _GLOBAL_OFFSET_TABLE_. Used by initial-exec TLS</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">    /// for non-position independent code on PPC32.</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add">  322</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add">PPC32_GOT</a>,</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">    /// GPRC = address of _GLOBAL_OFFSET_TABLE_. Used by general dynamic and</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">    /// local dynamic TLS and position indendepent code on PPC32.</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c">  326</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c">PPC32_PICGOT</a>,</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">    /// G8RC = ADDIS_GOT_TPREL_HA %x2, Symbol - Used by the initial-exec</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">    /// TLS model, produces an ADDIS8 instruction that adds the GOT</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">    /// base to sym\@got\@tprel\@ha.</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29">  331</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29">ADDIS_GOT_TPREL_HA</a>,</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">    /// G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">    /// TLS model, produces a LD instruction with base register G8RReg</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">    /// and offset sym\@got\@tprel\@l.  This completes the addition that</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">    /// finds the offset of &quot;sym&quot; relative to the thread pointer.</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026">  337</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026">LD_GOT_TPREL_L</a>,</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">    /// G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">    /// model, produces an ADD instruction that adds the contents of</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">    /// G8RReg to the thread pointer.  Symbol contains a relocation</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">    /// sym\@tls which is to be replaced by the thread pointer and</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">    /// identifies to the linker that the instruction is part of a</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">    /// TLS sequence.</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f">  345</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f">ADD_TLS</a>,</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">    /// G8RC = ADDIS_TLSGD_HA %x2, Symbol - For the general-dynamic TLS</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">    /// model, produces an ADDIS8 instruction that adds the GOT base</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">    /// register to sym\@got\@tlsgd\@ha.</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162">  350</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162">ADDIS_TLSGD_HA</a>,</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">    /// %x3 = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">    /// model, produces an ADDI8 instruction that adds G8RReg to</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">    /// sym\@got\@tlsgd\@l and stores the result in X3.  Hidden by</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">    /// ADDIS_TLSGD_L_ADDR until after register assignment.</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692">  356</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692">ADDI_TLSGD_L</a>,</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">    /// %x3 = GET_TLS_ADDR %x3, Symbol - For the general-dynamic TLS</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">    /// model, produces a call to __tls_get_addr(sym\@tlsgd).  Hidden by</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">    /// ADDIS_TLSGD_L_ADDR until after register assignment.</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422">  361</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422">GET_TLS_ADDR</a>,</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">    /// G8RC = ADDI_TLSGD_L_ADDR G8RReg, Symbol, Symbol - Op that</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">    /// combines ADDI_TLSGD_L and GET_TLS_ADDR until expansion following</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">    /// register assignment.</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca">  366</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca">ADDI_TLSGD_L_ADDR</a>,</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">    /// GPRC = TLSGD_AIX, TOC_ENTRY, TOC_ENTRY</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">    /// G8RC = TLSGD_AIX, TOC_ENTRY, TOC_ENTRY</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">    /// Op that combines two register copies of TOC entries</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">    /// (region handle into R3 and variable offset into R4) followed by a</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">    /// GET_TLS_ADDR node which will be expanded to a call to __get_tls_addr.</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">    /// This node is used in 64-bit mode as well (in which case the result is</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">    /// G8RC and inputs are X3/X4).</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addcc7a7066b3355e80163ae36bdac00e">  375</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addcc7a7066b3355e80163ae36bdac00e">TLSGD_AIX</a>,</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">    /// G8RC = ADDIS_TLSLD_HA %x2, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">    /// model, produces an ADDIS8 instruction that adds the GOT base</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">    /// register to sym\@got\@tlsld\@ha.</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea">  380</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea">ADDIS_TLSLD_HA</a>,</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">    /// %x3 = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">    /// model, produces an ADDI8 instruction that adds G8RReg to</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">    /// sym\@got\@tlsld\@l and stores the result in X3.  Hidden by</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">    /// ADDIS_TLSLD_L_ADDR until after register assignment.</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431">  386</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431">ADDI_TLSLD_L</a>,</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">    /// %x3 = GET_TLSLD_ADDR %x3, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">    /// model, produces a call to __tls_get_addr(sym\@tlsld).  Hidden by</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">    /// ADDIS_TLSLD_L_ADDR until after register assignment.</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379">  391</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379">GET_TLSLD_ADDR</a>,</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">    /// G8RC = ADDI_TLSLD_L_ADDR G8RReg, Symbol, Symbol - Op that</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">    /// combines ADDI_TLSLD_L and GET_TLSLD_ADDR until expansion</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">    /// following register assignment.</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42">  396</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42">ADDI_TLSLD_L_ADDR</a>,</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">    /// G8RC = ADDIS_DTPREL_HA %x3, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">    /// model, produces an ADDIS8 instruction that adds X3 to</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">    /// sym\@dtprel\@ha.</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34">  401</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34">ADDIS_DTPREL_HA</a>,</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">    /// G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">    /// model, produces an ADDI8 instruction that adds G8RReg to</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">    /// sym\@got\@dtprel\@l.</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc">  406</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc">ADDI_DTPREL_L</a>,</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">    /// G8RC = PADDI_DTPREL %x3, Symbol - For the pc-rel based local-dynamic TLS</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">    /// model, produces a PADDI8 instruction that adds X3 to sym\@dtprel.</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0724ba8c987cd526c269d09bb5b2bf7">  410</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0724ba8c987cd526c269d09bb5b2bf7">PADDI_DTPREL</a>,</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">    /// VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">    /// during instruction selection to optimize a BUILD_VECTOR into</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">    /// operations on splats.  This is necessary to avoid losing these</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">    /// optimizations due to constant folding.</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a">  416</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a">VADD_SPLAT</a>,</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">    /// CHAIN = SC CHAIN, Imm128 - System call.  The 7-bit unsigned</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">    /// operand identifies the operating system entry point.</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">  420</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a>,</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">    /// CHAIN = CLRBHRB CHAIN - Clear branch history rolling buffer.</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0">  423</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0">CLRBHRB</a>,</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">    /// GPRC, CHAIN = MFBHRBE CHAIN, Entry, Dummy - Move from branch</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">    /// history rolling buffer entry.</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c">  427</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c">MFBHRBE</a>,</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">    /// CHAIN = RFEBB CHAIN, State - Return from event-based branch.</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333">  430</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333">RFEBB</a>,</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">    /// VSRC, CHAIN = XXSWAPD CHAIN, VSRC - Occurs only for little</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">    /// endian.  Maps to an xxswapd instruction that corrects an lxvd2x</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">    /// or stxvd2x instruction.  The chain is necessary because the</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">    /// sequence replaces a load and needs to provide the same number</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">    /// of outputs.</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49">  437</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49">XXSWAPD</a>,</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">    /// An SDNode for swaps that are not associated with any loads/stores</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">    /// and thereby have no chain.</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976">  441</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976">SWAP_NO_CHAIN</a>,</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">    /// An SDNode for Power9 vector absolute value difference.</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">    /// operand #0 vector</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">    /// operand #1 vector</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">    /// operand #2 constant i32 0 or 1, to indicate whether needs to patch</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">    /// the most significant bit for signed i32</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">    /// Power9 VABSD* instructions are designed to support unsigned integer</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">    /// vectors (byte/halfword/word), if we want to make use of them for signed</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">    /// integer vectors, we have to flip their sign bits first. To flip sign bit</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">    /// for byte/halfword integer vector would become inefficient, but for word</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">    /// integer vector, we can leverage XVNEGSP to make it efficiently. eg:</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">    /// abs(sub(a,b)) =&gt; VABSDUW(a+0x80000000, b+0x80000000)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">    ///               =&gt; VABSDUW((XVNEGSP a), (XVNEGSP b))</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8">  456</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8">VABSD</a>,</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">    /// FP_EXTEND_HALF(VECTOR, IDX) - Custom extend upper (IDX=0) half or</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">    /// lower (IDX=1) half of v4f32 to v2f64.</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac9eb1f199dbf096dc303ec84b69537f0">  460</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac9eb1f199dbf096dc303ec84b69537f0">FP_EXTEND_HALF</a>,</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">    /// MAT_PCREL_ADDR = Materialize a PC Relative address. This can be done</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">    /// either through an add like PADDI or through a PC Relative load like</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">    /// PLD.</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a57dec08b9c245de78b203b5ce73a85a3">  465</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a57dec08b9c245de78b203b5ce73a85a3">MAT_PCREL_ADDR</a>,</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">    /// TLS_DYNAMIC_MAT_PCREL_ADDR = Materialize a PC Relative address for</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">    /// TLS global address when using dynamic access models. This can be done</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">    /// through an add like PADDI.</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5d482f504e4591346e162e5cf33faaa">  470</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5d482f504e4591346e162e5cf33faaa">TLS_DYNAMIC_MAT_PCREL_ADDR</a>,</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">    /// TLS_LOCAL_EXEC_MAT_ADDR = Materialize an address for TLS global address</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">    /// when using local exec access models, and when prefixed instructions are</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">    /// available. This is used with ADD_TLS to produce an add like PADDI.</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab46d5355de307e34ab21c677c7c7c7db">  475</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab46d5355de307e34ab21c677c7c7c7db">TLS_LOCAL_EXEC_MAT_ADDR</a>,</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">    /// ACC_BUILD = Build an accumulator register from 4 VSX registers.</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9d22d6055af16a92989e3413db5c61e4">  478</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9d22d6055af16a92989e3413db5c61e4">ACC_BUILD</a>,</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">    /// PAIR_BUILD = Build a vector pair register from 2 VSX registers.</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac677b8b728cb9be271ba1e5c69c4a323">  481</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac677b8b728cb9be271ba1e5c69c4a323">PAIR_BUILD</a>,</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">    /// EXTRACT_VSX_REG = Extract one of the underlying vsx registers of</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">    /// an accumulator or pair register. This node is needed because</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">    /// EXTRACT_SUBVECTOR expects the input and output vectors to have the same</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">    /// element type.</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4d78018aab544301aaa95d949c194cb3">  487</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4d78018aab544301aaa95d949c194cb3">EXTRACT_VSX_REG</a>,</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">    /// XXMFACC = This corresponds to the xxmfacc instruction.</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a93f8e78c9b32393c5190960b84dc3a57">  490</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a93f8e78c9b32393c5190960b84dc3a57">XXMFACC</a>,</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160; </div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="comment">// Constrained conversion from floating point to int</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad00a593b7d71618f307d171781f5558d">  493</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad00a593b7d71618f307d171781f5558d">STRICT_FCTIDZ</a> = <a class="code" href="namespacellvm_1_1ISD.html#ac12e5034984d1e706d2a8b89dc3e9394">ISD::FIRST_TARGET_STRICTFP_OPCODE</a>,</div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8a852db39a510adbbbadbbdede7aa648">  494</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8a852db39a510adbbbadbbdede7aa648">STRICT_FCTIWZ</a>,</div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8a5acab2f34e1b806efaa3ee64c5a3aa">  495</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8a5acab2f34e1b806efaa3ee64c5a3aa">STRICT_FCTIDUZ</a>,</div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a553b2f3eaf318b2455673f16cb396baf">  496</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a553b2f3eaf318b2455673f16cb396baf">STRICT_FCTIWUZ</a>,</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">    /// Constrained integer-to-floating-point conversion instructions.</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a07c87149008709f85754a38b4f22adaf">  499</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a07c87149008709f85754a38b4f22adaf">STRICT_FCFID</a>,</div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a72a662f3bbd13bf94bf0262ac1d4e868">  500</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a72a662f3bbd13bf94bf0262ac1d4e868">STRICT_FCFIDU</a>,</div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a746850a5fa94a4ce3e8071b6219121f6">  501</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a746850a5fa94a4ce3e8071b6219121f6">STRICT_FCFIDS</a>,</div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab58ea28e66ebad19b7718055fc998f08">  502</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab58ea28e66ebad19b7718055fc998f08">STRICT_FCFIDUS</a>,</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">    /// Constrained floating point add in round-to-zero mode.</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac81afec4bdfa40303000449f212d7ac3">  505</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac81afec4bdfa40303000449f212d7ac3">STRICT_FADDRTZ</a>,</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; </div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="comment">// NOTE: The nodes below may require PC-Rel specific patterns if the</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="comment">// address could be PC-Relative. When adding new nodes below, consider</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="comment">// whether or not the address can be PC-Relative and add the corresponding</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="comment">// PC-relative patterns and tests.</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">    /// CHAIN = STBRX CHAIN, GPRC, Ptr, Type - This is a</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">    /// byte-swapping store instruction.  It byte-swaps the low &quot;Type&quot; bits of</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">    /// the GPRC input, then stores it through Ptr.  Type can be either i16 or</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">    /// i32.</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0">  516</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0">STBRX</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">    /// GPRC, CHAIN = LBRX CHAIN, Ptr, Type - This is a</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">    /// byte-swapping load instruction.  It loads &quot;Type&quot; bits, byte swaps it,</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">    /// then puts it in the bottom bits of the GPRC.  TYPE can be either i16</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">    /// or i32.</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599">  522</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599">LBRX</a>,</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">    /// STFIWX - The STFIWX instruction.  The first operand is an input token</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">    /// chain, then an f64 value to store, then an address to store it to.</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315">  526</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315">STFIWX</a>,</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">    /// GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">    /// load which sign-extends from a 32-bit integer value into the</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">    /// destination 64-bit register.</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8">  531</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8">LFIWAX</a>,</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">    /// GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">    /// load which zero-extends from a 32-bit integer value into the</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">    /// destination 64-bit register.</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9">  536</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9">LFIWZX</a>,</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">    /// GPRC, CHAIN = LXSIZX, CHAIN, Ptr, ByteWidth - This is a load of an</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">    /// integer smaller than 64 bits into a VSR. The integer is zero-extended.</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">    /// This can be used for converting loaded integers to floating point.</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d">  541</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d">LXSIZX</a>,</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">    /// STXSIX - The STXSI[bh]X instruction. The first operand is an input</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">    /// chain, then an f64 value to store, then an address to store it to,</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">    /// followed by a byte-width for the store.</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4">  546</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4">STXSIX</a>,</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">    /// VSRC, CHAIN = LXVD2X_LE CHAIN, Ptr - Occurs only for little endian.</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">    /// Maps directly to an lxvd2x instruction that will be followed by</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">    /// an xxswapd.</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f">  551</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f">LXVD2X</a>,</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">    /// LXVRZX - Load VSX Vector Rightmost and Zero Extend</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">    /// This node represents v1i128 BUILD_VECTOR of a zero extending load</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">    /// instruction from &lt;byte, halfword, word, or doubleword&gt; to i128.</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">    /// Allows utilization of the Load VSX Vector Rightmost Instructions.</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae507654c72e23edbb1c74349cb5cfe33">  557</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae507654c72e23edbb1c74349cb5cfe33">LXVRZX</a>,</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">    /// VSRC, CHAIN = LOAD_VEC_BE CHAIN, Ptr - Occurs only for little endian.</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">    /// Maps directly to one of lxvd2x/lxvw4x/lxvh8x/lxvb16x depending on</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">    /// the vector type to load vector in big-endian element order.</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeff91ba7f74fec449108bf0c7bcac818">  562</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeff91ba7f74fec449108bf0c7bcac818">LOAD_VEC_BE</a>,</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">    /// VSRC, CHAIN = LD_VSX_LH CHAIN, Ptr - This is a floating-point load of a</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">    /// v2f32 value into the lower half of a VSR register.</span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395">  566</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395">LD_VSX_LH</a>,</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">    /// VSRC, CHAIN = LD_SPLAT, CHAIN, Ptr - a splatting load memory</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">    /// instructions such as LXVDSX, LXVWSX.</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa95297a81ed350b1df6d0e322be12e23">  570</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa95297a81ed350b1df6d0e322be12e23">LD_SPLAT</a>,</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">    /// VSRC, CHAIN = ZEXT_LD_SPLAT, CHAIN, Ptr - a splatting load memory</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">    /// that zero-extends.</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad423fc6dce425d3b017dea23db96a20b">  574</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad423fc6dce425d3b017dea23db96a20b">ZEXT_LD_SPLAT</a>,</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">    /// VSRC, CHAIN = SEXT_LD_SPLAT, CHAIN, Ptr - a splatting load memory</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">    /// that sign-extends.</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a01e7f48b2ccc0aed9c6f66314b23af32">  578</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a01e7f48b2ccc0aed9c6f66314b23af32">SEXT_LD_SPLAT</a>,</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">    /// CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian.</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">    /// Maps directly to an stxvd2x instruction that will be preceded by</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">    /// an xxswapd.</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a">  583</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a">STXVD2X</a>,</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">    /// CHAIN = STORE_VEC_BE CHAIN, VSRC, Ptr - Occurs only for little endian.</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">    /// Maps directly to one of stxvd2x/stxvw4x/stxvh8x/stxvb16x depending on</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">    /// the vector type to store vector in big-endian element order.</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1587d1d239eb39b23bdc1d173ccef453">  588</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1587d1d239eb39b23bdc1d173ccef453">STORE_VEC_BE</a>,</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">    /// Store scalar integers from VSR.</span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756">  591</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756">ST_VSR_SCAL_INT</a>,</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">    /// ATOMIC_CMP_SWAP - the exact same as the target-independent nodes</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">    /// except they ensure that the compare input is zero-extended for</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">    /// sub-word versions because the atomic loads zero-extend.</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2">  596</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2">ATOMIC_CMP_SWAP_8</a>,</div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832">  597</a></span>&#160;    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832">ATOMIC_CMP_SWAP_16</a>,</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">    /// CHAIN,Glue = STORE_COND CHAIN, GPR, Ptr</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">    /// The store conditional instruction ST[BHWD]ARX that produces a glue</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">    /// result to attach it to a conditional branch.</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3b16216732bca028b1c75cf3d662966a">  602</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3b16216732bca028b1c75cf3d662966a">STORE_COND</a>,</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">    /// GPRC = TOC_ENTRY GA, TOC</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">    /// Loads the entry for GA from the TOC, where the TOC base is given by</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">    /// the last operand.</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6">  607</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6">TOC_ENTRY</a></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  };</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160; </div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  } <span class="comment">// end namespace PPCISD</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">  /// Define some predicates that are used for node matching.</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"></span>  <span class="keyword">namespace </span><a class="code" href="lib_2Target_2ARM_2README_8txt.html#a853716015b99747c10b31bfb4241df91">PPC</a> {</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">    /// isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">    /// VPKUHUM instruction.</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">isVPKUHUMShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> ShuffleKind,</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                              SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">    /// isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">    /// VPKUWUM instruction.</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">isVPKUWUMShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> ShuffleKind,</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                              SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">    /// isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">    /// VPKUDUM instruction.</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a43b885afb337e155a5f9e5257081de8b">isVPKUDUMShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> ShuffleKind,</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                              SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">    /// isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">    /// a VRGL* instruction with the specified unit size (1,2 or 4 bytes).</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">isVMRGLShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> UnitSize,</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;                            <span class="keywordtype">unsigned</span> ShuffleKind, SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">    /// isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">    /// a VRGH* instruction with the specified unit size (1,2 or 4 bytes).</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">isVMRGHShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> UnitSize,</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                            <span class="keywordtype">unsigned</span> ShuffleKind, SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">    /// isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">    /// a VMRGEW or VMRGOW instruction</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a5abe83e8c9d9553cfc708a024c204807">isVMRGEOShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">bool</span> CheckEven,</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                             <span class="keywordtype">unsigned</span> ShuffleKind, SelectionDAG &amp;DAG);<span class="comment"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">    /// isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">    /// for a XXSLDWI instruction.</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a96447619c3b90a88e75aed44d332114c">isXXSLDWIShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;ShiftElts,</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                              <span class="keywordtype">bool</span> &amp;Swap, <span class="keywordtype">bool</span> IsLE);</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">    /// isXXBRHShuffleMask - Return true if this is a shuffle mask suitable</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">    /// for a XXBRH instruction.</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a8bc23d2b734425aad94289c4dc5df21f">isXXBRHShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">    /// isXXBRWShuffleMask - Return true if this is a shuffle mask suitable</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">    /// for a XXBRW instruction.</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a88c93b88a2a89e226d5312299a4e1790">isXXBRWShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">    /// isXXBRDShuffleMask - Return true if this is a shuffle mask suitable</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">    /// for a XXBRD instruction.</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a2a25cc9341eead72b29eb9646e631244">isXXBRDShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">    /// isXXBRQShuffleMask - Return true if this is a shuffle mask suitable</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">    /// for a XXBRQ instruction.</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a6e40fdad18c650272628e91ecadce173">isXXBRQShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">    /// isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">    /// for a XXPERMDI instruction.</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a8bbd98a4e85245f40c2ef2ea6f14e7c6">isXXPERMDIShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;ShiftElts,</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                              <span class="keywordtype">bool</span> &amp;Swap, <span class="keywordtype">bool</span> IsLE);</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">    /// isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">    /// shift amount, otherwise return -1.</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"></span>    <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">isVSLDOIShuffleMask</a>(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> ShuffleKind,</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                            SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">    /// isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">    /// specifies a splat of a single element that is suitable for input to</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">    /// VSPLTB/VSPLTH/VSPLTW.</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">isSplatShuffleMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> EltSize);</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">    /// isXXINSERTWMask - Return true if this VECTOR_SHUFFLE can be handled by</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">    /// the XXINSERTW instruction introduced in ISA 3.0. This is essentially any</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">    /// shuffle of v4f32/v4i32 vectors that just inserts one element from one</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">    /// vector into the other. This function will also set a couple of</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">    /// output parameters for how much the source vector needs to be shifted and</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">    /// what byte number needs to be specified for the instruction to put the</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">    /// element in the desired location of the target vector.</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#acb2d86096213925077b7a8b248745e34">isXXINSERTWMask</a>(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;ShiftElts,</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                         <span class="keywordtype">unsigned</span> &amp;InsertAtByte, <span class="keywordtype">bool</span> &amp;Swap, <span class="keywordtype">bool</span> IsLE);</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">    /// getSplatIdxForPPCMnemonics - Return the splat index as a value that is</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">    /// appropriate for PPC mnemonics (which have a big endian bias - namely</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">    /// elements are counted from the left of the vector register).</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1PPC.html#a93d85169d871f169e06ab00673048741">getSplatIdxForPPCMnemonics</a>(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> EltSize,</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                                        SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">    /// get_VSPLTI_elt - If this is a build_vector of constants which can be</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">    /// formed by using a vspltis[bhw] instruction of the specified element</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">    /// size, return the constant being splatted.  The ByteSize field indicates</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">    /// the number of bytes of each element [124] -&gt; [bhw].</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"></span>    SDValue <a class="code" href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">get_VSPLTI_elt</a>(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> ByteSize, SelectionDAG &amp;DAG);</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="comment">// Flags for computing the optimal addressing mode for loads and stores.</span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80">  703</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80">MemOpFlags</a> {</div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a2352da11a2bf61ae32dd447ab28ef2d7">  704</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a2352da11a2bf61ae32dd447ab28ef2d7">MOF_None</a> = 0,</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160; </div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      <span class="comment">// Extension mode for integer loads.</span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80aa0e9765faa99e16f3f77891096e1a4c0">  707</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80aa0e9765faa99e16f3f77891096e1a4c0">MOF_SExt</a> = 1,</div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a34a67c2b0e58a27b547fc3f6edab50fa">  708</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a34a67c2b0e58a27b547fc3f6edab50fa">MOF_ZExt</a> = 1 &lt;&lt; 1,</div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a5888d77039ff78746d9ea8e4e218dfda">  709</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a5888d77039ff78746d9ea8e4e218dfda">MOF_NoExt</a> = 1 &lt;&lt; 2,</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      <span class="comment">// Address computation flags.</span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a39dce6c6e9c3f0bca83f48faf02267a3">  712</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a39dce6c6e9c3f0bca83f48faf02267a3">MOF_NotAddNorCst</a> = 1 &lt;&lt; 5,      <span class="comment">// Not const. or sum of ptr and scalar.</span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a3d549266ccdcd583d15c88dfaa9e7e4a">  713</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a3d549266ccdcd583d15c88dfaa9e7e4a">MOF_RPlusSImm16</a> = 1 &lt;&lt; 6,       <span class="comment">// Reg plus signed 16-bit constant.</span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ad559259939478cfc1e6b96bffd48e984">  714</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ad559259939478cfc1e6b96bffd48e984">MOF_RPlusLo</a> = 1 &lt;&lt; 7,           <span class="comment">// Reg plus signed 16-bit relocation</span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a9da404662425b672e194e163961479a3">  715</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a9da404662425b672e194e163961479a3">MOF_RPlusSImm16Mult4</a> = 1 &lt;&lt; 8,  <span class="comment">// Reg plus 16-bit signed multiple of 4.</span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a24a8014075c447b950e6ae5b5dec8587">  716</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a24a8014075c447b950e6ae5b5dec8587">MOF_RPlusSImm16Mult16</a> = 1 &lt;&lt; 9, <span class="comment">// Reg plus 16-bit signed multiple of 16.</span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a9b668ad2bc8ce251393fad3ee3243948">  717</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a9b668ad2bc8ce251393fad3ee3243948">MOF_RPlusSImm34</a> = 1 &lt;&lt; 10,      <span class="comment">// Reg plus 34-bit signed constant.</span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a8ab07220ca2843f4957418b71b270feb">  718</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a8ab07220ca2843f4957418b71b270feb">MOF_RPlusR</a> = 1 &lt;&lt; 11,           <span class="comment">// Sum of two variables.</span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a85dc8483654345136c685a2ea5e1289c">  719</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a85dc8483654345136c685a2ea5e1289c">MOF_PCRel</a> = 1 &lt;&lt; 12,            <span class="comment">// PC-Relative relocation.</span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ad344a01b52e5179abac75ab1b8dd1206">  720</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ad344a01b52e5179abac75ab1b8dd1206">MOF_AddrIsSImm32</a> = 1 &lt;&lt; 13,     <span class="comment">// A simple 32-bit constant.</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      <span class="comment">// The in-memory type.</span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a96449374a0e05655d2d6629086c3987f">  723</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a96449374a0e05655d2d6629086c3987f">MOF_SubWordInt</a> = 1 &lt;&lt; 15,</div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ae2be36186859286206cbd97dc615c8e8">  724</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ae2be36186859286206cbd97dc615c8e8">MOF_WordInt</a> = 1 &lt;&lt; 16,</div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a77745d9235db1594c3fc34ccfda3a328">  725</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a77745d9235db1594c3fc34ccfda3a328">MOF_DoubleWordInt</a> = 1 &lt;&lt; 17,</div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a211da1f8a39e74696bc1ed77a6e4ae53">  726</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a211da1f8a39e74696bc1ed77a6e4ae53">MOF_ScalarFloat</a> = 1 &lt;&lt; 18, <span class="comment">// Scalar single or double precision.</span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a65a49a9801dc3ddde68d360e5ccacc26">  727</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a65a49a9801dc3ddde68d360e5ccacc26">MOF_Vector</a> = 1 &lt;&lt; 19,      <span class="comment">// Vector types and quad precision scalars.</span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a69d80889b6dd8adc73d19c115248c4bf">  728</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a69d80889b6dd8adc73d19c115248c4bf">MOF_Vector256</a> = 1 &lt;&lt; 20,</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160; </div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      <span class="comment">// Subtarget features.</span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a7242650bdadf1b93569ad54074062ea1">  731</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a7242650bdadf1b93569ad54074062ea1">MOF_SubtargetBeforeP9</a> = 1 &lt;&lt; 22,</div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ad3634a8cd9f1aea8b0195b90947a03dd">  732</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ad3634a8cd9f1aea8b0195b90947a03dd">MOF_SubtargetP9</a> = 1 &lt;&lt; 23,</div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a0693f1a70645b32307928b28df4ed5c9">  733</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a0693f1a70645b32307928b28df4ed5c9">MOF_SubtargetP10</a> = 1 &lt;&lt; 24,</div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80afbbf2421c7a07379ce4e1b2c5d819e28">  734</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80afbbf2421c7a07379ce4e1b2c5d819e28">MOF_SubtargetSPE</a> = 1 &lt;&lt; 25</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    };</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160; </div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="comment">// The addressing modes for loads and stores.</span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcd">  738</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcd">AddrMode</a> {</div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda319ec6c4a7dda0fbaf3b177aa1dd57a5">  739</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda319ec6c4a7dda0fbaf3b177aa1dd57a5">AM_None</a>,</div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda14463e6ffd7cc9fd0b93c79fe4856931">  740</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda14463e6ffd7cc9fd0b93c79fe4856931">AM_DForm</a>,</div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcdafbe45acde65a4870e22102ab63f4643c">  741</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcdafbe45acde65a4870e22102ab63f4643c">AM_DSForm</a>,</div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda40a73e5d0d8196bfe33b2866c06d870d">  742</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda40a73e5d0d8196bfe33b2866c06d870d">AM_DQForm</a>,</div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda5615f105433d37ceb5557243c2ff09cb">  743</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda5615f105433d37ceb5557243c2ff09cb">AM_PrefixDForm</a>,</div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcdaaac3056a5c906602555ed94a3636077c">  744</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcdaaac3056a5c906602555ed94a3636077c">AM_XForm</a>,</div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcdab748f1b6c866a08f2b1e5a2216e8e73d">  745</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcdab748f1b6c866a08f2b1e5a2216e8e73d">AM_PCRel</a></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    };</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  } <span class="comment">// end namespace PPC</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; </div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html">  749</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1PPCTargetLowering.html">PPCTargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160; </div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ac6cddb4c330de0e51a5977de243a3ded">PPCTargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCTargetMachine.html">PPCTargetMachine</a> &amp;<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;STI);</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">    /// getTargetNodeName() - This method returns the name of a target specific</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">    /// DAG node.</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a22040a96a01d1504b931efe54483505b">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160; </div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a3e60bf8e76e27b02eaccac58a62993f4">  760</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a3e60bf8e76e27b02eaccac58a62993f4">isSelectSupported</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a> Kind)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;      <span class="comment">// PowerPC does not support scalar condition selects on vectors.</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      <span class="keywordflow">return</span> (Kind != SelectSupportKind::ScalarCondVectorVal);</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    }</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">    /// getPreferredVectorAction - The code we generate when vector types are</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">    /// legalized by promoting the integer element type is often much worse</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">    /// than code we generate if we widen the type for applicable vector types.</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">    /// The issue with promoting is that the vector is scalaraized, individual</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">    /// elements promoted and then the vector is rebuilt. So say we load a pair</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">    /// of v4i8&#39;s and shuffle them. This will turn into a mess of 8 extending</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">    /// loads, moves back into VSR&#39;s (or memory ops if we don&#39;t have moves) and</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">    /// then the VPERM for the shuffle. All in all a very slow sequence.</span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#ab02131f91a9d9a10d8aa800bb662d681">  773</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ab02131f91a9d9a10d8aa800bb662d681">getPreferredVectorAction</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT)<span class="keyword"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="keyword">      const override </span>{</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      <span class="comment">// Default handling for scalable and single-element vectors.</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>() || VT.<a class="code" href="classllvm_1_1MVT.html#a3a371e99982e3168caf644d82298fcac">getVectorNumElements</a>() == 1)</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">TargetLoweringBase::getPreferredVectorAction</a>(VT);</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160; </div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      <span class="comment">// Split and promote vNi1 vectors so we don&#39;t produce v256i1/v512i1</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;      <span class="comment">// types as those are only for MMA instructions.</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a2e101ce5736aa0643639fd3adae18088">getScalarSizeInBits</a>() == 1 &amp;&amp; VT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() &gt; 16)</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a40cd81ebfaf97cef327ad65d37b816da">TypeSplitVector</a>;</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a2e101ce5736aa0643639fd3adae18088">getScalarSizeInBits</a>() == 1)</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a26f35604723482a1aee6514940c2987d">TypePromoteInteger</a>;</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160; </div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;      <span class="comment">// Widen vectors that have reasonably sized elements.</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a2e101ce5736aa0643639fd3adae18088">getScalarSizeInBits</a>() % 8 == 0)</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e">TypeWidenVector</a>;</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">TargetLoweringBase::getPreferredVectorAction</a>(VT);</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    }</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160; </div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a61d752ab70921f29e5c50f5fb75b8c0c">useSoftFloat</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160; </div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a44135eb0a79dfbd49c8235956342fcf7">hasSPE</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a010fe1720a71b30574703fec238e5cab">  796</a></span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a010fe1720a71b30574703fec238e5cab">getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="code" href="structllvm_1_1EVT.html">EVT</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    }</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160; </div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a44cdcb4d20bf8b1fdcaa0f856fd1b312">  800</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a44cdcb4d20bf8b1fdcaa0f856fd1b312">isCheapToSpeculateCttz</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    }</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160; </div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a21f8412bb8c563691c11c966432f0d0b">  804</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a21f8412bb8c563691c11c966432f0d0b">isCheapToSpeculateCtlz</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    }</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160; </div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a3a0cf06e062ec0b758d186411b440d90">  808</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a3a0cf06e062ec0b758d186411b440d90">isCtlzFast</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    }</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160; </div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#aaa3913c1ef2c5af7a66a953752888f67">  812</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aaa3913c1ef2c5af7a66a953752888f67">isEqualityCmpFoldedWithSignedCmp</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    }</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160; </div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a551288909ccbfb41e573e1f31222a605">  816</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a551288909ccbfb41e573e1f31222a605">hasAndNotCompare</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    }</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160; </div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a79450c12a2b980587b2b71d175b15f11">preferIncOfAddToSubOfNot</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160; </div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a91d45f6f637b1db940277d23e6d471db">  822</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a91d45f6f637b1db940277d23e6d471db">convertSetCCLogicToBitwiseLogic</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;      <span class="keywordflow">return</span> VT.<a class="code" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    }</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160; </div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a2fd734bb5606f5c8bd7bd6ef49683e1e">getNegatedExpression</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> LegalOps,</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                                 <span class="keywordtype">bool</span> OptForSize, <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84">NegatibleCost</a> &amp;Cost,</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;                                 <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">    /// getSetCCResultType - Return the ISD::SETCC ValueType</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"></span>    <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aea8d3912f4a0d003d32577f1098a8b44">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                           <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">    /// Return true if target always benefits from combining into FMA for a</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">    /// given value type. This must typically return false on targets where FMA</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">    /// takes more cycles to execute than FADD.</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a6f3484a5a16158cba22281a95a187e38">enableAggressiveFMAFusion</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">    /// getPreIndexedAddressParts - returns true by value, base pointer and</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">    /// offset pointer and addressing mode by reference if the node&#39;s address</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">    /// can be legally represented as pre-indexed load / store address.</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a7e08a461c58c82e0564d2cd25c6d9990">getPreIndexedAddressParts</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;                                   <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">    /// SelectAddressEVXRegReg - Given the specified addressed, check to see if</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">    /// it can be more efficiently represented as [r+imm].</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aec3b0201c5cd00acf45cc4eb33708687">SelectAddressEVXRegReg</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                                <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">    /// SelectAddressRegReg - Given the specified addressed, check to see if it</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">    /// can be more efficiently represented as [r+imm]. If \p EncodingAlignment</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">    /// is non-zero, only accept displacement which is not suitable for [r+imm].</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">    /// Returns false if it can be represented by [r+imm], which are preferred.</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a521dc9b8649af234d8bf514085b9a640">SelectAddressRegReg</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                             <a class="code" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a> EncodingAlignment = std::nullopt) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">    /// SelectAddressRegImm - Returns true if the address N can be represented</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">    /// by a base register plus a signed 16-bit displacement [r+imm], and if it</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">    /// is not better represented as reg+reg. If \p EncodingAlignment is</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">    /// non-zero, only accept displacements suitable for instruction encoding</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">    /// requirement, i.e. multiples of 4 for DS form.</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a312de8232fec3e0e128f4a34b7ddc55d">SelectAddressRegImm</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Disp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                             <a class="code" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a> EncodingAlignment) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#adaf95509430b29d867f49362e176027d">SelectAddressRegImm34</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Disp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">    /// SelectAddressRegRegOnly - Given the specified addressed, force it to be</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">    /// represented as an indexed [r+r] operation.</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a5dc501f0601464ff8459b49b60b29140">SelectAddressRegRegOnly</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">    /// SelectAddressPCRel - Represent the specified address as pc relative to</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">    /// be represented as [pc+imm]</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ae882b4864ba6e86e417710e0b990b6d6">SelectAddressPCRel</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160; </div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a62d8f9b1392945a99d900e55b9a2727f">getSchedulingPreference</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">    /// LowerOperation - Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ae03fd553a0f5e640324a7cdddbffb6b8">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">    /// ReplaceNodeResults - Replace the results of node with an illegal result</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">    /// type with new values built out of custom code.</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a49eedef79b249eb098470debb9601eb7">ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a>&amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160; </div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a414d9dfa6f85f8ad371a510821713e61">expandVSXLoadForLE</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#abf2cd323dcdc4b2b0a4741c62b30d0ba">expandVSXStoreForLE</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160; </div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ab4ccdcee4c7a2e0892715d0a8094b86e">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160; </div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a5583b4d2c0c7813f44df3fe6d42d20e1">BuildSDIVPow2</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;Created) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160; </div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a6fae73b0e495a895c3ce49f127bf8ef7">getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> VT,</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160; </div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a5be8668f644eaefda25f6905908bd9f3">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                                       <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                                       <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160; </div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <a class="code" href="structllvm_1_1Align.html">Align</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#af601ca614bf9dbae090272eddc645f50">getPrefLoopAlignment</a>(<a class="code" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *ML) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160; </div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a35b2d5bd709014ea612750859328b7f3">  911</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a35b2d5bd709014ea612750859328b7f3">shouldInsertFencesForAtomic</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    }</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160; </div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#aff4c3b2eec63855bda40615dece5853f">emitLeadingFence</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                                  <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a1c68a6f0cdbdeb8a431791ad286109a0">emitTrailingFence</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                                   <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160; </div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aff42b7a0251319665ac35b24de49a9f3">shouldInlineQuadwordAtomics</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160; </div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <a class="code" href="classllvm_1_1PPCTargetLowering.html#a5047a95accb91898b9135182491d547c">shouldExpandAtomicRMWInIR</a>(<a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160; </div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <a class="code" href="classllvm_1_1PPCTargetLowering.html#acf15eefe45c9e2c4a90a40a7a9a779f3">shouldExpandAtomicCmpXchgInIR</a>(<a class="code" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160; </div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a0e0d3c023e19c20fbf01b40d36aced80">emitMaskedAtomicRMWIntrinsic</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>,</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                                        <a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI, <a class="code" href="classllvm_1_1Value.html">Value</a> *AlignedAddr,</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                                        <a class="code" href="classllvm_1_1Value.html">Value</a> *Incr, <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>,</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                                        <a class="code" href="classllvm_1_1Value.html">Value</a> *ShiftAmt,</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;                                        <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a683761fbb11ed0969edf7eee08b08bf3">emitMaskedAtomicCmpXchgIntrinsic</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>,</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;                                            <a class="code" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *CI,</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                                            <a class="code" href="classllvm_1_1Value.html">Value</a> *AlignedAddr, <a class="code" href="classllvm_1_1Value.html">Value</a> *CmpVal,</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                                            <a class="code" href="classllvm_1_1Value.html">Value</a> *NewVal, <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>,</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                                            <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160; </div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <a class="code" href="classllvm_1_1PPCTargetLowering.html#a10d6f09e62a827099ec8b54efb4c035d">EmitInstrWithCustomInserter</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a541b354a6386df6d03fcdc656d7d9db7">EmitAtomicBinary</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;                                        <span class="keywordtype">unsigned</span> AtomicSize,</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;                                        <span class="keywordtype">unsigned</span> BinOpcode,</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                                        <span class="keywordtype">unsigned</span> CmpOpcode = 0,</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                                        <span class="keywordtype">unsigned</span> CmpPred = 0) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a2e99e64e510ba34954d7fe85b1e30119">EmitPartwordAtomicBinary</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;                                                <span class="keywordtype">bool</span> is8bit,</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;                                                <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;                                                <span class="keywordtype">unsigned</span> CmpOpcode = 0,</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;                                                <span class="keywordtype">unsigned</span> CmpPred = 0) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160; </div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a212384cdd746eaffedb7edc7a16a1cef">emitEHSjLjSetJmp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160; </div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a056f22c11083630d8bcc82299cb783af">emitEHSjLjLongJmp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160; </div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a2cb46b1ded73af4c2924bd2d1d8db334">emitProbedAlloca</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160; </div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a20e0ba2c46bef474e31cf8c2f9322db0">hasInlineStackProbe</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160; </div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ac4e23bdb97cbb1eebd9ddd6606a1006f">getStackProbeSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160; </div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a97e1f4e021dcba5a7795f823781e04df">getConstraintType</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">    /// Examine constraint string and operand type and determine a weight value.</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">    /// The operand object must already have been set up with the operand type.</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a685bfe474ca920468f17fc82cf4664e6">getSingleConstraintMatchWeight</a>(</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;      AsmOperandInfo &amp;<a class="code" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160; </div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <a class="code" href="classllvm_1_1PPCTargetLowering.html#add923d3128dce4cad95ce5ad642f6946">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;                                 <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">    /// getByValTypeAlignment - Return the desired alignment for ByVal aggregate</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">    /// function arguments in the caller parameter area.  This is the actual</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">    /// alignment, not its logarithm.</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment"></span>    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a68b809c739b0671fc1b2611e1e3d1a58">getByValTypeAlignment</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">    /// LowerAsmOperandForConstraint - Lower the specified operand into the Ops</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">    /// vector.  If it is invalid, don&#39;t add anything to Ops.</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a7e3dbf1ce1122add34e8c6e2e0702f92">LowerAsmOperandForConstraint</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                                      std::string &amp;Constraint,</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                                      std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160; </div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#af14a8c78bfc30d674ff99092dfccbd51">  993</a></span>&#160;    <a class="code" href="classllvm_1_1PPCTargetLowering.html#af14a8c78bfc30d674ff99092dfccbd51">getInlineAsmMemConstraint</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;      <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;es&quot;</span>)</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa483b7f06cba83d337501881b49e0b311">InlineAsm::Constraint_es</a>;</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Q&quot;</span>)</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa2537727b3f0b8b545a1180bfa088ff70">InlineAsm::Constraint_Q</a>;</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Z&quot;</span>)</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa3e1bcb4164cc5411446f42f3aa16b957">InlineAsm::Constraint_Z</a>;</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Zy&quot;</span>)</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baab95f49adf9bbe66a763a8b8622b97c59">InlineAsm::Constraint_Zy</a>;</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">TargetLowering::getInlineAsmMemConstraint</a>(ConstraintCode);</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    }</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160; </div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ac05ba7b36777c445fb76f15011abf487">CollectTargetIntrinsicOperands</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;Ops,</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">    /// isLegalAddressingMode - Return true if the addressing mode represented</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">    /// by AM is legal for this target, for a load/store of the specified type.</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a7747bd26b2eea5f7c32012e5dcdbd61a">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM,</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;                               <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;                               <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">    /// isLegalICmpImmediate - Return true if the specified immediate is legal</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">    /// icmp immediate, that is the target has icmp instructions which can</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">    /// compare a register against the immediate without having to materialize</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aeda0b757f19cd0c67deb589e0ce0cdb9">isLegalICmpImmediate</a>(int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">    /// isLegalAddImmediate - Return true if the specified immediate is legal</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">    /// add immediate, that is the target has add instructions which can</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">    /// add a register and the immediate without having to materialize</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aff5e1ccebed969088d63237834e19817">isLegalAddImmediate</a>(int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">    /// isTruncateFree - Return true if it&#39;s free to truncate a value of</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">    /// type Ty1 to type Ty2. e.g. On PPC it&#39;s free to truncate a i64 value in</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">    /// register X1 to i32 by referencing its sub-register R1.</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a0c9601934baa227ce802de96110b47bc">isTruncateFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a0c9601934baa227ce802de96110b47bc">isTruncateFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160; </div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a2d0ce4ee513f57d110efb8247ea59afb">isZExtFree</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160; </div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a19198578d08502db0acb9cd75ccbcae0">isFPExtFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> DestVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">    /// Returns true if it is beneficial to convert a load of a constant</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">    /// to just the constant itself.</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a7a61d6d5c09da51b4448488e38bd90b5">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;                                           <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160; </div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a8bce339379d3a541ec57b178e6deeca0"> 1042</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a8bce339379d3a541ec57b178e6deeca0">convertSelectOfConstantsToMath</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    }</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160; </div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a700728edd4a6a3ebe5797715cb535874">decomposeMulByConstant</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160; </div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#aa6ccf4330a7bedc48475a8ec562fe5ed"> 1049</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aa6ccf4330a7bedc48475a8ec562fe5ed">isDesirableToTransformToIntegerOp</a>(<span class="keywordtype">unsigned</span> Opc,</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;                                           <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;      <span class="comment">// Only handle float load/store pair because float(fpr) load/store</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;      <span class="comment">// instruction has more cycles than integer(gpr) load/store in PPC.</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;      <span class="keywordflow">if</span> (Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a> &amp;&amp; Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>)</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;      <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>)</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160; </div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    }</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160; </div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="comment">// Returns true if the address of the global is stored in TOC entry.</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#af2168b4e8c9abe5efab1acc532d50feb">isAccessedAsGotIndirect</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160; </div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a26daafd86d9f5f03a8963dcc9e9b5804">isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160; </div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a3f04233ae02eabefa03b17d72ff73601">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;                            <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;                            <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">    /// It returns EVT::Other if the type should be determined using generic</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">    /// target-independent logic.</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment"></span>    <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#aae7a66849fd8b672b9c9f6897d6326a1">getOptimalMemOpType</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">    /// Is unaligned memory access allowed for the given type, and is it fast</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">    /// relative to software emulation.</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ad5d9213c39b2fc64eaed3639539e8f65">allowsMisalignedMemoryAccesses</a>(</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;        <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(1),</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;        <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;        <span class="keywordtype">unsigned</span> *Fast = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">    /// isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">    /// than a pair of fmul and fadd instructions. fmuladd intrinsics will be</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">    /// expanded to FMAs when this method returns true, otherwise fmuladd is</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">    /// expanded to fmul + fadd.</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ad357707a4ab97832b2f9ad24490b4376">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;                                    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160; </div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ad357707a4ab97832b2f9ad24490b4376">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">    /// isProfitableToHoist - Check if it is profitable to hoist instruction</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">    /// \p I to its dominator block.</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">    /// For example, it is not profitable if \p I and it&#39;s only user can form a</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">    /// FMA instruction, because Powerpc prefers FMADD.</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a857dba88c2223d0a509b5d390f7144f0">isProfitableToHoist</a>(<a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160; </div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a7b947e723a15a56090d5a4d0f030f44f">getScratchRegisters</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160; </div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="comment">// Should we expand the build vector with shuffles?</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <span class="keywordtype">bool</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <a class="code" href="classllvm_1_1PPCTargetLowering.html#ad6a695102bd6d1036b8c1e5f5dcdf815">shouldExpandBuildVectorWithShuffles</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;                                        <span class="keywordtype">unsigned</span> DefinedValues) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160; </div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="comment">// Keep the zero-extensions for arguments to libcalls.</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#ad343d343b05ea16280e147de626fa46d"> 1106</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ad343d343b05ea16280e147de626fa46d">shouldKeepZExtForFP16Conv</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">    /// createFastISel - This method returns a target-specific FastISel object,</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">    /// or null if the target does not support &quot;fast&quot; instruction selection.</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#afb9a1efd115f87d617c4bd692181df4c">createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FuncInfo,</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">    /// Returns true if an argument of type Ty needs to be passed in a</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">    /// contiguous block of registers in calling convention CallConv.</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#a3bf9bca8a4d7246c83bbfa566a51165e"> 1115</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a3bf9bca8a4d7246c83bbfa566a51165e">functionArgumentNeedsConsecutiveRegisters</a>(</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;        <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;      <span class="comment">// We support any array type as &quot;consecutive&quot; block in the parameter</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;      <span class="comment">// save area.  The element type defines the alignment requirement and</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;      <span class="comment">// whether the argument should go in GPRs, FPRs, or VRs if available.</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;      <span class="comment">//</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      <span class="comment">// Note that clang uses this capability both to implement the ELFv2</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;      <span class="comment">// homogeneous float/vector aggregate ABI, and to avoid having to use</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;      <span class="comment">// &quot;byval&quot; when passing aggregates that might fully fit in registers.</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      <span class="keywordflow">return</span> Ty-&gt;<a class="code" href="classllvm_1_1Type.html#a2a394517076e7dd2bdcd7dde33dfcb7d">isArrayTy</a>();</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    }</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">    /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">    /// exception address on entry to an EH pad.</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <a class="code" href="classllvm_1_1PPCTargetLowering.html#ae00d7eb852ec09ae630c49f5b9454aff">getExceptionPointerRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">    /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">    /// exception typeid on entry to a landing pad.</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <a class="code" href="classllvm_1_1PPCTargetLowering.html#ade9eaaa949a3aeb305931cbde5cae365">getExceptionSelectorRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">    /// Override to support customized stack guard loading.</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ac22ec92c41f728443e5aea105a88ff5d">useLoadStackGuardNode</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a6651f5dc988cb00064896052b5f7a42d">insertSSPDeclarations</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#ae56627ff3e9d2a5c7fdde625fd55fb97">getSDagStackGuard</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160; </div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a90186243528cfcd7b02837f130da5de2">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;                      <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160; </div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a76ee5e788bf1969bd98f670b3471a12b">getJumpTableEncoding</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#adf6c939e7121ecf6c9339ef40eb8bbde">isJumpTableRelative</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a64ca42c56843a34b11476e34d5941628">getPICJumpTableRelocBase</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Table,</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a9e8d81b42a228a0a2e89454cf7a3d017">getPICJumpTableRelocBaseExpr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF,</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;                                               <span class="keywordtype">unsigned</span> JTI,</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;                                               <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">    /// SelectOptimalAddrMode - Based on a node N and it&#39;s Parent (a MemSDNode),</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">    /// compute the address flags of the node, get the optimal address mode</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">    /// based on the flags, and set the Base and Disp based on the address mode.</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcd">PPC::AddrMode</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ae058898e63ec72af7e4ed9b50ac8fbec">SelectOptimalAddrMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Parent, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;                                        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Disp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                                        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;                                        <a class="code" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a> <a class="code" href="structllvm_1_1Align.html">Align</a>) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">    /// SelectForceXFormMode - Given the specified address, force it to be</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">    /// represented as an indexed [r+r] operation (an XForm instruction).</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcd">PPC::AddrMode</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a19ee5344b14a547e1ede7370b62402ce">SelectForceXFormMode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Disp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;                                       <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160; </div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html#a468544509fb441c63f6f75f53470cf30">splitValueIntoRegisterParts</a>(</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp; DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *Parts,</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;        <span class="keywordtype">unsigned</span> NumParts, <a class="code" href="classllvm_1_1MVT.html">MVT</a> PartVT, std::optional&lt;CallingConv::ID&gt; <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;        <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">    /// Structure that collects some common arguments that get passed around</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">    /// between the functions for call lowering.</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html"> 1172</a></span>&#160;<span class="comment"></span>    <span class="keyword">struct </span><a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html">CallFlags</a> {</div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#af2db3e19dc2ffa8c67cf481a8f197dd5"> 1173</a></span>&#160;      <span class="keyword">const</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#af2db3e19dc2ffa8c67cf481a8f197dd5">CallConv</a>;</div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#ade4d56b32521a7e9beee5827a349baa4"> 1174</a></span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#ade4d56b32521a7e9beee5827a349baa4">IsTailCall</a> : 1;</div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a35f9d611fd81427bb77bed0744af981e"> 1175</a></span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a35f9d611fd81427bb77bed0744af981e">IsVarArg</a> : 1;</div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a103e605f56024aed192adba2dbb72316"> 1176</a></span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a103e605f56024aed192adba2dbb72316">IsPatchPoint</a> : 1;</div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a2c9e4ca12154076c8da225efd722b48e"> 1177</a></span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a2c9e4ca12154076c8da225efd722b48e">IsIndirect</a> : 1;</div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a74e18bdef06bd9e6b703302ba5ccbdee"> 1178</a></span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a74e18bdef06bd9e6b703302ba5ccbdee">HasNest</a> : 1;</div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#aafbac60b086e1b61c82f471dbd81bf93"> 1179</a></span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#aafbac60b086e1b61c82f471dbd81bf93">NoMerge</a> : 1;</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160; </div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#adbc5ca83d58067e92846f8181257b33b"> 1181</a></span>&#160;      <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#adbc5ca83d58067e92846f8181257b33b">CallFlags</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#ade4d56b32521a7e9beee5827a349baa4">IsTailCall</a>, <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a35f9d611fd81427bb77bed0744af981e">IsVarArg</a>,</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a103e605f56024aed192adba2dbb72316">IsPatchPoint</a>, <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a2c9e4ca12154076c8da225efd722b48e">IsIndirect</a>, <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a74e18bdef06bd9e6b703302ba5ccbdee">HasNest</a>, <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#aafbac60b086e1b61c82f471dbd81bf93">NoMerge</a>)</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;          : <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#af2db3e19dc2ffa8c67cf481a8f197dd5">CallConv</a>(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>), <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#ade4d56b32521a7e9beee5827a349baa4">IsTailCall</a>(<a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#ade4d56b32521a7e9beee5827a349baa4">IsTailCall</a>), <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a35f9d611fd81427bb77bed0744af981e">IsVarArg</a>(<a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a35f9d611fd81427bb77bed0744af981e">IsVarArg</a>),</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;            <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a103e605f56024aed192adba2dbb72316">IsPatchPoint</a>(<a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a103e605f56024aed192adba2dbb72316">IsPatchPoint</a>), <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a2c9e4ca12154076c8da225efd722b48e">IsIndirect</a>(<a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a2c9e4ca12154076c8da225efd722b48e">IsIndirect</a>),</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;            <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a74e18bdef06bd9e6b703302ba5ccbdee">HasNest</a>(<a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a74e18bdef06bd9e6b703302ba5ccbdee">HasNest</a>), <a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#aafbac60b086e1b61c82f471dbd81bf93">NoMerge</a>(<a class="code" href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#aafbac60b086e1b61c82f471dbd81bf93">NoMerge</a>) {}</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    };</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160; </div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code" href="classllvm_1_1PPCTargetLowering.html#a0788f6af8ef22d48e3406bfd67a8d384">ccAssignFnForCall</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keywordtype">bool</span> Return,</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;                                  <span class="keywordtype">bool</span> IsVarArg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160; </div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keyword">private</span>:</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="keyword">struct </span>ReuseLoadInfo {</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>;</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain;</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ResChain;</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> MPI;</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;      <span class="keywordtype">bool</span> IsDereferenceable = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;      <span class="keywordtype">bool</span> IsInvariant = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;      <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment;</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;      <a class="code" href="structllvm_1_1AAMDNodes.html">AAMDNodes</a> AAInfo;</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Ranges = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160; </div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;      ReuseLoadInfo() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160; </div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> MMOFlags()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;        <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>;</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;        <span class="keywordflow">if</span> (IsDereferenceable)</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;          <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> |= <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a>;</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;        <span class="keywordflow">if</span> (IsInvariant)</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;          <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> |= <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>;</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>;</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;      }</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    };</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160; </div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <span class="comment">// Map that relates a set of common address flags to PPC addressing modes.</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    std::map&lt;PPC::AddrMode, SmallVector&lt;unsigned, 16&gt;&gt; AddrModesMap;</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordtype">void</span> initializeAddrModeMap();</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160; </div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="keywordtype">bool</span> canReuseLoadAddress(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, EVT MemVT, ReuseLoadInfo &amp;RLI,</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;                             SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;                             <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ET = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <span class="keywordtype">void</span> spliceIntoChain(SDValue ResChain, SDValue NewResChain,</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;                         SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160; </div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <span class="keywordtype">void</span> LowerFP_TO_INTForReuse(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, ReuseLoadInfo &amp;RLI,</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;                                SelectionDAG &amp;DAG, <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    SDValue LowerFP_TO_INTDirectMove(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;                                     <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160; </div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keywordtype">bool</span> directMoveIsProfitable(<span class="keyword">const</span> SDValue &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    SDValue LowerINT_TO_FPDirectMove(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;                                     <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160; </div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    SDValue LowerINT_TO_FPVector(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;                                 <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160; </div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    SDValue LowerTRUNCATEVector(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160; </div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    SDValue getFramePointerFrameIndex(SelectionDAG &amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    SDValue getReturnAddrFrameIndex(SelectionDAG &amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160; </div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <span class="keywordtype">bool</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    IsEligibleForTailCallOptimization(SDValue Callee,</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;                                      <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC,</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;                                      <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;                                      <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;                                      SelectionDAG&amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160; </div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    <span class="keywordtype">bool</span> IsEligibleForTailCallOptimization_64SVR4(</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;        SDValue Callee, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC, <span class="keyword">const</span> CallBase *CB,</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;        <span class="keywordtype">bool</span> isVarArg, <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160; </div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    SDValue EmitTailCallLoadFPAndRetAddr(SelectionDAG &amp;DAG, <span class="keywordtype">int</span> SPDiff,</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;                                         SDValue Chain, SDValue &amp;LROpOut,</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;                                         SDValue &amp;FPOpOut,</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;                                         <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160; </div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    SDValue getTOCEntry(SelectionDAG &amp;DAG, <span class="keyword">const</span> SDLoc &amp;dl, SDValue GA) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160; </div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    SDValue LowerRETURNADDR(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    SDValue LowerFRAMEADDR(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    SDValue LowerConstantPool(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    SDValue LowerBlockAddress(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    SDValue LowerGlobalTLSAddress(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    SDValue LowerGlobalTLSAddressAIX(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    SDValue LowerGlobalTLSAddressLinux(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    SDValue LowerGlobalAddress(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    SDValue LowerJumpTable(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    SDValue LowerSETCC(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    SDValue LowerINIT_TRAMPOLINE(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    SDValue LowerADJUST_TRAMPOLINE(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    SDValue LowerINLINEASM(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    SDValue LowerVASTART(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    SDValue LowerVAARG(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    SDValue LowerVACOPY(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    SDValue LowerSTACKRESTORE(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    SDValue LowerGET_DYNAMIC_AREA_OFFSET(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    SDValue LowerDYNAMIC_STACKALLOC(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    SDValue LowerEH_DWARF_CFA(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    SDValue LowerLOAD(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    SDValue LowerSTORE(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    SDValue LowerTRUNCATE(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    SDValue LowerSELECT_CC(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    SDValue LowerFP_TO_INT(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;                           <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    SDValue LowerINT_TO_FP(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    SDValue LowerGET_ROUNDING(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    SDValue LowerSHL_PARTS(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    SDValue LowerSRL_PARTS(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    SDValue LowerSRA_PARTS(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    SDValue LowerFunnelShift(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    SDValue LowerBUILD_VECTOR(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    SDValue LowerVECTOR_SHUFFLE(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    SDValue LowerVPERM(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG, ArrayRef&lt;int&gt; PermMask,</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;                       EVT VT, SDValue V1, SDValue <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    SDValue LowerINSERT_VECTOR_ELT(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    SDValue LowerINTRINSIC_WO_CHAIN(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    SDValue LowerINTRINSIC_VOID(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    SDValue LowerBSWAP(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    SDValue LowerATOMIC_CMP_SWAP(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    SDValue lowerToLibCall(<span class="keyword">const</span> <span class="keywordtype">char</span> *LibCallName, SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;                           SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    SDValue lowerLibCallBasedOnType(<span class="keyword">const</span> <span class="keywordtype">char</span> *LibCallFloatName,</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;                                    <span class="keyword">const</span> <span class="keywordtype">char</span> *LibCallDoubleName, SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;                                    SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <span class="keywordtype">bool</span> isLowringToMASSFiniteSafe(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    <span class="keywordtype">bool</span> isLowringToMASSSafe(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <span class="keywordtype">bool</span> isScalarMASSConversionEnabled() <span class="keyword">const</span>;</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    SDValue lowerLibCallBase(<span class="keyword">const</span> <span class="keywordtype">char</span> *LibCallDoubleName,</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;                             <span class="keyword">const</span> <span class="keywordtype">char</span> *LibCallFloatName,</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;                             <span class="keyword">const</span> <span class="keywordtype">char</span> *LibCallDoubleNameFinite,</div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;                             <span class="keyword">const</span> <span class="keywordtype">char</span> *LibCallFloatNameFinite, SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;                             SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    SDValue lowerPow(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    SDValue lowerSin(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    SDValue lowerCos(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    SDValue lowerLog(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    SDValue lowerLog10(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    SDValue lowerExp(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    SDValue LowerATOMIC_LOAD_STORE(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    SDValue LowerSCALAR_TO_VECTOR(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    SDValue LowerMUL(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    SDValue LowerFP_EXTEND(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    SDValue LowerFP_ROUND(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    SDValue LowerROTL(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160; </div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    SDValue LowerVectorLoad(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    SDValue LowerVectorStore(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160; </div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    SDValue LowerCallResult(SDValue Chain, SDValue InFlag,</div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;                            <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;                            <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;                            <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;                            SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160; </div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    SDValue FinishCall(CallFlags CFlags, <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;                       <a class="code" href="namespacellvm.html#a8fc529c79977cdd01e187986f960a07f">SmallVector</a>&lt;std::pair&lt;unsigned, SDValue&gt;, 8&gt; &amp;RegsToPass,</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;                       SDValue InFlag, SDValue Chain, SDValue CallSeqStart,</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                       SDValue &amp;Callee, <span class="keywordtype">int</span> SPDiff, <span class="keywordtype">unsigned</span> NumBytes,</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;                       <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;                       SmallVectorImpl&lt;SDValue&gt; &amp;InVals,</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;                       <span class="keyword">const</span> CallBase *CB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160; </div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    SDValue</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    LowerFormalArguments(SDValue Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;                         <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;                         <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;                         SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160; </div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    SDValue LowerCall(TargetLowering::CallLoweringInfo &amp;CLI,</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;                      SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160; </div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    <span class="keywordtype">bool</span> CanLowerReturn(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, MachineFunction &amp;MF,</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;                        <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;                        LLVMContext &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160; </div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;    SDValue LowerReturn(SDValue Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;                        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;                        <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;                        <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160; </div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    SDValue extendArgForPPC64(ISD::ArgFlagsTy Flags, EVT ObjectVT,</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;                              SelectionDAG &amp;DAG, SDValue ArgVal,</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;                              <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160; </div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    SDValue LowerFormalArguments_AIX(</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;        SDValue Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;        SelectionDAG &amp;DAG, SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    SDValue LowerFormalArguments_64SVR4(</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;        SDValue Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;        SelectionDAG &amp;DAG, SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    SDValue LowerFormalArguments_32SVR4(</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;        SDValue Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;        SelectionDAG &amp;DAG, SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160; </div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    SDValue createMemcpyOutsideCallSeq(SDValue <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, SDValue PtrOff,</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;                                       SDValue CallSeqStart,</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;                                       ISD::ArgFlagsTy Flags, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;                                       <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160; </div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    SDValue LowerCall_64SVR4(SDValue Chain, SDValue Callee, CallFlags CFlags,</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;                             <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;                             <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;                             SmallVectorImpl&lt;SDValue&gt; &amp;InVals,</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;                             <span class="keyword">const</span> CallBase *CB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    SDValue LowerCall_32SVR4(SDValue Chain, SDValue Callee, CallFlags CFlags,</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;                             <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;                             <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;                             SmallVectorImpl&lt;SDValue&gt; &amp;InVals,</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;                             <span class="keyword">const</span> CallBase *CB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    SDValue LowerCall_AIX(SDValue Chain, SDValue Callee, CallFlags CFlags,</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;                          <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;                          <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;                          <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;                          <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;                          SmallVectorImpl&lt;SDValue&gt; &amp;InVals,</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;                          <span class="keyword">const</span> CallBase *CB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160; </div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    SDValue lowerEH_SJLJ_SETJMP(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    SDValue lowerEH_SJLJ_LONGJMP(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    SDValue LowerBITCAST(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160; </div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    SDValue DAGCombineExtBoolTrunc(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    SDValue DAGCombineBuildVector(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    SDValue DAGCombineTruncBoolExt(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    SDValue combineStoreFPToInt(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    SDValue combineFPToIntToFP(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    SDValue combineSHL(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    SDValue combineSRA(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    SDValue combineSRL(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    SDValue combineMUL(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    SDValue combineADD(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    SDValue combineFMALike(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    SDValue combineTRUNCATE(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    SDValue combineSetCC(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    SDValue combineABS(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    SDValue combineVSelect(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    SDValue combineVectorShuffle(ShuffleVectorSDNode *SVN,</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;                                 SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    SDValue combineVReverseMemOP(ShuffleVectorSDNode *SVN, LSBaseSDNode *LSBase,</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;                                 DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment">    /// ConvertSETCCToSubtract - looks at SETCC that compares ints. It replaces</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">    /// SETCC with integer subtraction when (1) there is a legal way of doing it</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">    /// (2) keeping the result of comparison in GPR has performance benefit.</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment"></span>    SDValue ConvertSETCCToSubtract(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160; </div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    SDValue getSqrtEstimate(SDValue Operand, SelectionDAG &amp;DAG, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;                            <span class="keywordtype">int</span> &amp;RefinementSteps, <span class="keywordtype">bool</span> &amp;UseOneConstNR,</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;                            <span class="keywordtype">bool</span> Reciprocal) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    SDValue getRecipEstimate(SDValue Operand, SelectionDAG &amp;DAG, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;                             <span class="keywordtype">int</span> &amp;RefinementSteps) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    SDValue getSqrtInputTest(SDValue Operand, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;                             <span class="keyword">const</span> DenormalMode &amp;<a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    SDValue getSqrtResultForDenormInput(SDValue Operand,</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;                                        SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    <span class="keywordtype">unsigned</span> combineRepeatedFPDivisors() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160; </div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    SDValue</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    combineElementTruncationToVectorTruncation(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;                                               DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">    /// lowerToVINSERTH - Return the SDValue if this VECTOR_SHUFFLE can be</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">    /// handled by the VINSERTH instruction introduced in ISA 3.0. This is</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">    /// essentially any shuffle of v8i16 vectors that just inserts one element</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">    /// from one vector into the other.</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment"></span>    SDValue lowerToVINSERTH(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">    /// lowerToVINSERTB - Return the SDValue if this VECTOR_SHUFFLE can be</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment">    /// handled by the VINSERTB instruction introduced in ISA 3.0. This is</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">    /// essentially v16i8 vector version of VINSERTH.</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment"></span>    SDValue lowerToVINSERTB(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">    /// lowerToXXSPLTI32DX - Return the SDValue if this VECTOR_SHUFFLE can be</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">    /// handled by the XXSPLTI32DX instruction introduced in ISA 3.1.</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment"></span>    SDValue lowerToXXSPLTI32DX(ShuffleVectorSDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160; </div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <span class="comment">// Return whether the call instruction can potentially be optimized to a</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;    <span class="comment">// tail call. This will cause the optimizers to attempt to move, or</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    <span class="comment">// duplicate return instructions to help enable tail call optimizations.</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    <span class="keywordtype">bool</span> mayBeEmittedAsTailCall(<span class="keyword">const</span> CallInst *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    <span class="keywordtype">bool</span> isMaskAndCmp0FoldingBeneficial(<span class="keyword">const</span> Instruction &amp;AndI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">    /// getAddrModeForFlags - Based on the set of address flags, select the most</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">    /// optimal instruction format to match by.</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcd">PPC::AddrMode</a> getAddrModeForFlags(<span class="keywordtype">unsigned</span> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">    /// computeMOFlags - Given a node N and it&#39;s Parent (a MemSDNode), compute</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">    /// the address flags of the load/store instruction that is to be matched.</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">    /// The address flags are stored in a map, which is then searched</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">    /// through to determine the optimal load/store instruction format.</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> computeMOFlags(<span class="keyword">const</span> SDNode *Parent, SDValue <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;                            SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  }; <span class="comment">// end class PPCTargetLowering</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160; </div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <span class="keyword">namespace </span><a class="code" href="lib_2Target_2ARM_2README_8txt.html#a853716015b99747c10b31bfb4241df91">PPC</a> {</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160; </div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    FastISel *<a class="code" href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">createFastISel</a>(FunctionLoweringInfo &amp;FuncInfo,</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;                             <span class="keyword">const</span> TargetLibraryInfo *LibInfo);</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160; </div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  } <span class="comment">// end namespace PPC</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160; </div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a267dbd8fce711ee4a1adc8ee2b42fa0a">isIntS16Immediate</a>(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, int16_t &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a267dbd8fce711ee4a1adc8ee2b42fa0a">isIntS16Immediate</a>(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, int16_t &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a9ee9da8b28b365034ec4d2be17184ba7">isIntS34Immediate</a>(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, int64_t &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a9ee9da8b28b365034ec4d2be17184ba7">isIntS34Immediate</a>(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, int64_t &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160; </div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a6f470dbe853f135f9dc2cf67d6f2e8fe">convertToNonDenormSingle</a>(APInt &amp;ArgAPInt);</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a6f470dbe853f135f9dc2cf67d6f2e8fe">convertToNonDenormSingle</a>(<a class="code" href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">APFloat</a> &amp;ArgAPFloat);</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a12143601a4f0bcae30a2f017fbe6bbd7">checkConvertToNonDenormSingle</a>(<a class="code" href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">APFloat</a> &amp;ArgAPFloat);</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160; </div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160; </div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a">llvm::PPCISD::READ_TIME_BASE</a></div><div class="ttdeci">@ READ_TIME_BASE</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00269">PPCISelLowering.h:269</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a59ae7f93fccb0ae431e82f8d74ba443c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">llvm::TargetLoweringBase::getPreferredVectorAction</a></div><div class="ttdeci">virtual TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const</div><div class="ttdoc">Return the preferred vector type legalization action.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00479">TargetLowering.h:479</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f">llvm::PPCISD::MTCTR</a></div><div class="ttdeci">@ MTCTR</div><div class="ttdoc">CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a MTCTR instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00194">PPCISelLowering.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1lltok_html_af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a"><div class="ttname"><a href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">llvm::lltok::APFloat</a></div><div class="ttdeci">@ APFloat</div><div class="ttdef"><b>Definition:</b> <a href="LLToken_8h_source.html#l00461">LLToken.h:461</a></div></div>
<div class="ttc" id="aValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_acb2d86096213925077b7a8b248745e34"><div class="ttname"><a href="namespacellvm_1_1PPC.html#acb2d86096213925077b7a8b248745e34">llvm::PPC::isXXINSERTWMask</a></div><div class="ttdeci">bool isXXINSERTWMask(ShuffleVectorSDNode *N, unsigned &amp;ShiftElts, unsigned &amp;InsertAtByte, bool &amp;Swap, bool IsLE)</div><div class="ttdoc">isXXINSERTWMask - Return true if this VECTOR_SHUFFLE can be handled by the XXINSERTW instruction intr...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02228">PPCISelLowering.cpp:2228</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a64ca42c56843a34b11476e34d5941628"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a64ca42c56843a34b11476e34d5941628">llvm::PPCTargetLowering::getPICJumpTableRelocBase</a></div><div class="ttdeci">SDValue getPICJumpTableRelocBase(SDValue Table, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Returns relocation base for the given PIC jumptable.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l03194">PPCISelLowering.cpp:3194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01383">ISDOpcodes.h:1383</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a76ee5e788bf1969bd98f670b3471a12b"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a76ee5e788bf1969bd98f670b3471a12b">llvm::PPCTargetLowering::getJumpTableEncoding</a></div><div class="ttdeci">unsigned getJumpTableEncoding() const override</div><div class="ttdoc">Return the entry encoding for a jump table in the current function.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l03179">PPCISelLowering.cpp:3179</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a96447619c3b90a88e75aed44d332114c"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a96447619c3b90a88e75aed44d332114c">llvm::PPC::isXXSLDWIShuffleMask</a></div><div class="ttdeci">bool isXXSLDWIShuffleMask(ShuffleVectorSDNode *N, unsigned &amp;ShiftElts, bool &amp;Swap, bool IsLE)</div><div class="ttdoc">isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable for a XXSLDWI instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02303">PPCISelLowering.cpp:2303</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b">llvm::PPCISD::FCTIDZ</a></div><div class="ttdeci">@ FCTIDZ</div><div class="ttdoc">FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64 operand, producing an f64 value...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00073">PPCISelLowering.h:73</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00149">ValueTypes.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0742f4312740e5a3d92ed2dfbadc3572"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0742f4312740e5a3d92ed2dfbadc3572">llvm::PPCISD::FSQRT</a></div><div class="ttdeci">@ FSQRT</div><div class="ttdoc">Square root instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00097">PPCISelLowering.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01106">SelectionDAGNodes.h:1106</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="astructllvm_1_1PPCTargetLowering_1_1CallFlags_html_aafbac60b086e1b61c82f471dbd81bf93"><div class="ttname"><a href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#aafbac60b086e1b61c82f471dbd81bf93">llvm::PPCTargetLowering::CallFlags::NoMerge</a></div><div class="ttdeci">const bool NoMerge</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01179">PPCISelLowering.h:1179</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a3b16216732bca028b1c75cf3d662966a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3b16216732bca028b1c75cf3d662966a">llvm::PPCISD::STORE_COND</a></div><div class="ttdeci">@ STORE_COND</div><div class="ttdoc">CHAIN,Glue = STORE_COND CHAIN, GPR, Ptr The store conditional instruction ST[BHWD]ARX that produces a...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00602">PPCISelLowering.h:602</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">llvm::PPCISD::BDNZ</a></div><div class="ttdeci">@ BDNZ</div><div class="ttdoc">CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based loops.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00298">PPCISelLowering.h:298</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333">llvm::PPCISD::RFEBB</a></div><div class="ttdeci">@ RFEBB</div><div class="ttdoc">CHAIN = RFEBB CHAIN, State - Return from event-based branch.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00430">PPCISelLowering.h:430</a></div></div>
<div class="ttc" id="aMetadata_8h_html"><div class="ttname"><a href="Metadata_8h.html">Metadata.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a2a25cc9341eead72b29eb9646e631244"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a2a25cc9341eead72b29eb9646e631244">llvm::PPC::isXXBRDShuffleMask</a></div><div class="ttdeci">bool isXXBRDShuffleMask(ShuffleVectorSDNode *N)</div><div class="ttdoc">isXXBRDShuffleMask - Return true if this is a shuffle mask suitable for a XXBRD instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02386">PPCISelLowering.cpp:2386</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04620">TargetLowering.h:4620</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">llvm::ISD::NON_EXTLOAD</a></div><div class="ttdeci">@ NON_EXTLOAD</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01414">ISDOpcodes.h:1414</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a7e08a461c58c82e0564d2cd25c6d9990"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7e08a461c58c82e0564d2cd25c6d9990">llvm::PPCTargetLowering::getPreIndexedAddressParts</a></div><div class="ttdeci">bool getPreIndexedAddressParts(SDNode *N, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">getPreIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mod...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02995">PPCISelLowering.cpp:2995</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac9eb1f199dbf096dc303ec84b69537f0"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac9eb1f199dbf096dc303ec84b69537f0">llvm::PPCISD::FP_EXTEND_HALF</a></div><div class="ttdeci">@ FP_EXTEND_HALF</div><div class="ttdoc">FP_EXTEND_HALF(VECTOR, IDX) - Custom extend upper (IDX=0) half or lower (IDX=1) half of v4f32 to v2f6...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00460">PPCISelLowering.h:460</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a6965a3973aa13b20ebaee31424136dcda5615f105433d37ceb5557243c2ff09cb"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda5615f105433d37ceb5557243c2ff09cb">llvm::PPC::AM_PrefixDForm</a></div><div class="ttdeci">@ AM_PrefixDForm</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00743">PPCISelLowering.h:743</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8">llvm::PPCISD::VABSD</a></div><div class="ttdeci">@ VABSD</div><div class="ttdoc">An SDNode for Power9 vector absolute value difference.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00456">PPCISelLowering.h:456</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9ee9da8b28b365034ec4d2be17184ba7"><div class="ttname"><a href="namespacellvm.html#a9ee9da8b28b365034ec4d2be17184ba7">llvm::isIntS34Immediate</a></div><div class="ttdeci">bool isIntS34Immediate(SDNode *N, int64_t &amp;Imm)</div><div class="ttdoc">isIntS34Immediate - This method tests if value of node given can be accurately represented as a sign ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02635">PPCISelLowering.cpp:2635</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00076">MCContext.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0">llvm::PPCISD::CLRBHRB</a></div><div class="ttdeci">@ CLRBHRB</div><div class="ttdoc">CHAIN = CLRBHRB CHAIN - Clear branch history rolling buffer.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00423">PPCISelLowering.h:423</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ad343d343b05ea16280e147de626fa46d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ad343d343b05ea16280e147de626fa46d">llvm::PPCTargetLowering::shouldKeepZExtForFP16Conv</a></div><div class="ttdeci">bool shouldKeepZExtForFP16Conv() const override</div><div class="ttdoc">Does this target require the clearing of high-order bits in a register passed to the fp16 to fp conve...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01106">PPCISelLowering.h:1106</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a6965a3973aa13b20ebaee31424136dcda14463e6ffd7cc9fd0b93c79fe4856931"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda14463e6ffd7cc9fd0b93c79fe4856931">llvm::PPC::AM_DForm</a></div><div class="ttdeci">@ AM_DForm</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00740">PPCISelLowering.h:740</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80ad3634a8cd9f1aea8b0195b90947a03dd"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ad3634a8cd9f1aea8b0195b90947a03dd">llvm::PPC::MOF_SubtargetP9</a></div><div class="ttdeci">@ MOF_SubtargetP9</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00732">PPCISelLowering.h:732</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ab02131f91a9d9a10d8aa800bb662d681"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ab02131f91a9d9a10d8aa800bb662d681">llvm::PPCTargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const override</div><div class="ttdoc">getPreferredVectorAction - The code we generate when vector types are legalized by promoting the inte...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00773">PPCISelLowering.h:773</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a5047a95accb91898b9135182491d547c"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a5047a95accb91898b9135182491d547c">llvm::PPCTargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">TargetLowering::AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l18333">PPCISelLowering.cpp:18333</a></div></div>
<div class="ttc" id="aInlineAsm_8h_html"><div class="ttname"><a href="InlineAsm_8h.html">InlineAsm.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_af2168b4e8c9abe5efab1acc532d50feb"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#af2168b4e8c9abe5efab1acc532d50feb">llvm::PPCTargetLowering::isAccessedAsGotIndirect</a></div><div class="ttdeci">bool isAccessedAsGotIndirect(SDValue N) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16609">PPCISelLowering.cpp:16609</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003">llvm::PPCISD::MTVSRA</a></div><div class="ttdeci">@ MTVSRA</div><div class="ttdoc">Direct move from a GPR to a VSX register (algebraic)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00225">PPCISelLowering.h:225</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a01e7f48b2ccc0aed9c6f66314b23af32"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a01e7f48b2ccc0aed9c6f66314b23af32">llvm::PPCISD::SEXT_LD_SPLAT</a></div><div class="ttdeci">@ SEXT_LD_SPLAT</div><div class="ttdoc">VSRC, CHAIN = SEXT_LD_SPLAT, CHAIN, Ptr - a splatting load memory that sign-extends.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00578">PPCISelLowering.h:578</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a3a0cf06e062ec0b758d186411b440d90"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a3a0cf06e062ec0b758d186411b440d90">llvm::PPCTargetLowering::isCtlzFast</a></div><div class="ttdeci">bool isCtlzFast() const override</div><div class="ttdoc">Return true if ctlz instruction is fast.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00808">PPCISelLowering.h:808</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a6965a3973aa13b20ebaee31424136dcda319ec6c4a7dda0fbaf3b177aa1dd57a5"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda319ec6c4a7dda0fbaf3b177aa1dd57a5">llvm::PPC::AM_None</a></div><div class="ttdeci">@ AM_None</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00739">PPCISelLowering.h:739</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a39dce6c6e9c3f0bca83f48faf02267a3"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a39dce6c6e9c3f0bca83f48faf02267a3">llvm::PPC::MOF_NotAddNorCst</a></div><div class="ttdeci">@ MOF_NotAddNorCst</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00712">PPCISelLowering.h:712</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a57dec08b9c245de78b203b5ce73a85a3"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a57dec08b9c245de78b203b5ce73a85a3">llvm::PPCISD::MAT_PCREL_ADDR</a></div><div class="ttdeci">@ MAT_PCREL_ADDR</div><div class="ttdoc">MAT_PCREL_ADDR = Materialize a PC Relative address.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00465">PPCISelLowering.h:465</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdeci">@ MOInvariant</div><div class="ttdoc">The memory access always returns the same value (or traps).</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00144">MachineMemOperand.h:144</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a9d22d6055af16a92989e3413db5c61e4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9d22d6055af16a92989e3413db5c61e4">llvm::PPCISD::ACC_BUILD</a></div><div class="ttdeci">@ ACC_BUILD</div><div class="ttdoc">ACC_BUILD = Build an accumulator register from 4 VSX registers.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00478">PPCISelLowering.h:478</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a414d9dfa6f85f8ad371a510821713e61"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a414d9dfa6f85f8ad371a510821713e61">llvm::PPCTargetLowering::expandVSXLoadForLE</a></div><div class="ttdeci">SDValue expandVSXLoadForLE(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14707">PPCISelLowering.cpp:14707</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd">llvm::PPCISD::VPERM</a></div><div class="ttdeci">@ VPERM</div><div class="ttdoc">VPERM - The PPC VPERM Instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00101">PPCISelLowering.h:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aae7a66849fd8b672b9c9f6897d6326a1"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aae7a66849fd8b672b9c9f6897d6326a1">llvm::PPCTargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">It returns EVT::Other if the type should be determined using generic target-independent logic.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16798">PPCISelLowering.cpp:16798</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a24a8014075c447b950e6ae5b5dec8587"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a24a8014075c447b950e6ae5b5dec8587">llvm::PPC::MOF_RPlusSImm16Mult16</a></div><div class="ttdeci">@ MOF_RPlusSImm16Mult16</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00716">PPCISelLowering.h:716</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4">llvm::PPCISD::STXSIX</a></div><div class="ttdeci">@ STXSIX</div><div class="ttdoc">STXSIX - The STXSI[bh]X instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00546">PPCISelLowering.h:546</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a3f04233ae02eabefa03b17d72ff73601"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a3f04233ae02eabefa03b17d72ff73601">llvm::PPCTargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (tou...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16641">PPCISelLowering.cpp:16641</a></div></div>
<div class="ttc" id="astructllvm_1_1MemOp_html"><div class="ttname"><a href="structllvm_1_1MemOp.html">llvm::MemOp</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00112">TargetLowering.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a685bfe474ca920468f17fc82cf4664e6"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a685bfe474ca920468f17fc82cf4664e6">llvm::PPCTargetLowering::getSingleConstraintMatchWeight</a></div><div class="ttdeci">ConstraintWeight getSingleConstraintMatchWeight(AsmOperandInfo &amp;info, const char *constraint) const override</div><div class="ttdoc">Examine constraint string and operand type and determine a weight value.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16194">PPCISelLowering.cpp:16194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_adf912033ee385662cb4e40bd06206b67"><div class="ttname"><a href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">llvm::PPC::isSplatShuffleMask</a></div><div class="ttdeci">bool isSplatShuffleMask(ShuffleVectorSDNode *N, unsigned EltSize)</div><div class="ttdoc">isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a singl...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02156">PPCISelLowering.cpp:2156</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16">llvm::PPCISD::BUILD_SPE64</a></div><div class="ttdeci">@ BUILD_SPE64</div><div class="ttdoc">BUILD_SPE64 and EXTRACT_SPE are analogous to BUILD_PAIR and EXTRACT_ELEMENT but take f64 arguments in...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00237">PPCISelLowering.h:237</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="astructllvm_1_1AAMDNodes_html"><div class="ttname"><a href="structllvm_1_1AAMDNodes.html">llvm::AAMDNodes</a></div><div class="ttdoc">A collection of metadata nodes that might be associated with a memory access used by the alias-analys...</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00651">Metadata.h:651</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a8bbd98a4e85245f40c2ef2ea6f14e7c6"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a8bbd98a4e85245f40c2ef2ea6f14e7c6">llvm::PPC::isXXPERMDIShuffleMask</a></div><div class="ttdeci">bool isXXPERMDIShuffleMask(ShuffleVectorSDNode *N, unsigned &amp;ShiftElts, bool &amp;Swap, bool IsLE)</div><div class="ttdoc">isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable for a XXPERMDI instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02402">PPCISelLowering.cpp:2402</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2">llvm::PPCISD::FADDRTZ</a></div><div class="ttdeci">@ FADDRTZ</div><div class="ttdoc">F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding towards zero.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00304">PPCISelLowering.h:304</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb">llvm::PPCISD::Lo</a></div><div class="ttdeci">@ Lo</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00138">PPCISelLowering.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a0788f6af8ef22d48e3406bfd67a8d384"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a0788f6af8ef22d48e3406bfd67a8d384">llvm::PPCTargetLowering::ccAssignFnForCall</a></div><div class="ttdeci">CCAssignFn * ccAssignFnForCall(CallingConv::ID CC, bool Return, bool IsVarArg) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l18313">PPCISelLowering.cpp:18313</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a68b809c739b0671fc1b2611e1e3d1a58"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a68b809c739b0671fc1b2611e1e3d1a58">llvm::PPCTargetLowering::getByValTypeAlignment</a></div><div class="ttdeci">uint64_t getByValTypeAlignment(Type *Ty, const DataLayout &amp;DL) const override</div><div class="ttdoc">getByValTypeAlignment - Return the desired alignment for ByVal aggregate function arguments in the ca...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01594">PPCISelLowering.cpp:1594</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00432">Attributes.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22">llvm::PPCISD::XXSPLT</a></div><div class="ttdeci">@ XXSPLT</div><div class="ttdoc">XXSPLT - The PPC VSX splat instructions.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00105">PPCISelLowering.h:105</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026">llvm::PPCISD::LD_GOT_TPREL_L</a></div><div class="ttdeci">@ LD_GOT_TPREL_L</div><div class="ttdoc">G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec TLS model, produces a LD instruction ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00337">PPCISelLowering.h:337</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d">llvm::PPCISD::FCFIDU</a></div><div class="ttdeci">@ FCFIDU</div><div class="ttdoc">Newer FCFID[US] integer-to-floating-point conversion instructions for unsigned integers and single-pr...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00066">PPCISelLowering.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdeci">@ MODereferenceable</div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn't trap).</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00142">MachineMemOperand.h:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad00a593b7d71618f307d171781f5558d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad00a593b7d71618f307d171781f5558d">llvm::PPCISD::STRICT_FCTIDZ</a></div><div class="ttdeci">@ STRICT_FCTIDZ</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00493">PPCISelLowering.h:493</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a24c65ae2b770c0b178a4c2458586b058"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a24c65ae2b770c0b178a4c2458586b058">llvm::PPCISD::FNMSUB</a></div><div class="ttdeci">@ FNMSUB</div><div class="ttdoc">FNMSUB - Negated multiply-subtract instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00172">PPCISelLowering.h:172</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a5be8668f644eaefda25f6905908bd9f3"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a5be8668f644eaefda25f6905908bd9f3">llvm::PPCTargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16054">PPCISelLowering.cpp:16054</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a31d181189194ec87162affcc5e92b150"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a31d181189194ec87162affcc5e92b150">llvm::PPCISD::XXSPLTI32DX</a></div><div class="ttdeci">@ XXSPLTI32DX</div><div class="ttdoc">XXSPLTI32DX - The PPC XXSPLTI32DX instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00114">PPCISelLowering.h:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a9b668ad2bc8ce251393fad3ee3243948"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a9b668ad2bc8ce251393fad3ee3243948">llvm::PPC::MOF_RPlusSImm34</a></div><div class="ttdeci">@ MOF_RPlusSImm34</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00717">PPCISelLowering.h:717</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a6965a3973aa13b20ebaee31424136dcda40a73e5d0d8196bfe33b2866c06d870d"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda40a73e5d0d8196bfe33b2866c06d870d">llvm::PPC::AM_DQForm</a></div><div class="ttdeci">@ AM_DQForm</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00742">PPCISelLowering.h:742</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a212384cdd746eaffedb7edc7a16a1cef"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a212384cdd746eaffedb7edc7a16a1cef">llvm::PPCTargetLowering::emitEHSjLjSetJmp</a></div><div class="ttdeci">MachineBasicBlock * emitEHSjLjSetJmp(MachineInstr &amp;MI, MachineBasicBlock *MBB) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l11925">PPCISelLowering.cpp:11925</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a6965a3973aa13b20ebaee31424136dcdafbe45acde65a4870e22102ab63f4643c"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcdafbe45acde65a4870e22102ab63f4643c">llvm::PPC::AM_DSForm</a></div><div class="ttdeci">@ AM_DSForm</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00741">PPCISelLowering.h:741</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54">llvm::PPCISD::DYNALLOC</a></div><div class="ttdeci">@ DYNALLOC</div><div class="ttdoc">The following two target-specific nodes are used for calls through function pointers in the 64-bit SV...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00146">PPCISelLowering.h:146</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00769">AliasAnalysis.cpp:769</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a2e99e64e510ba34954d7fe85b1e30119"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a2e99e64e510ba34954d7fe85b1e30119">llvm::PPCTargetLowering::EmitPartwordAtomicBinary</a></div><div class="ttdeci">MachineBasicBlock * EmitPartwordAtomicBinary(MachineInstr &amp;MI, MachineBasicBlock *MBB, bool is8bit, unsigned Opcode, unsigned CmpOpcode=0, unsigned CmpPred=0) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l11711">PPCISelLowering.cpp:11711</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c">llvm::PPCISD::MFBHRBE</a></div><div class="ttdeci">@ MFBHRBE</div><div class="ttdoc">GPRC, CHAIN = MFBHRBE CHAIN, Entry, Dummy - Move from branch history rolling buffer entry.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00427">PPCISelLowering.h:427</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aff4c3b2eec63855bda40615dece5853f"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aff4c3b2eec63855bda40615dece5853f">llvm::PPCTargetLowering::emitLeadingFence</a></div><div class="ttdeci">Instruction * emitLeadingFence(IRBuilderBase &amp;Builder, Instruction *Inst, AtomicOrdering Ord) const override</div><div class="ttdoc">Inserts in the IR a target-specific intrinsic specifying a fence.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l11506">PPCISelLowering.cpp:11506</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a551288909ccbfb41e573e1f31222a605"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a551288909ccbfb41e573e1f31222a605">llvm::PPCTargetLowering::hasAndNotCompare</a></div><div class="ttdeci">bool hasAndNotCompare(SDValue) const override</div><div class="ttdoc">Return true if the target should transform: (X &amp; Y) == Y —&gt; (~X &amp; Y) == 0 (X &amp; Y) !...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00816">PPCISelLowering.h:816</a></div></div>
<div class="ttc" id="astructllvm_1_1PPCTargetLowering_1_1CallFlags_html_a103e605f56024aed192adba2dbb72316"><div class="ttname"><a href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a103e605f56024aed192adba2dbb72316">llvm::PPCTargetLowering::CallFlags::IsPatchPoint</a></div><div class="ttdeci">const bool IsPatchPoint</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01176">PPCISelLowering.h:1176</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad423fc6dce425d3b017dea23db96a20b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad423fc6dce425d3b017dea23db96a20b">llvm::PPCISD::ZEXT_LD_SPLAT</a></div><div class="ttdeci">@ ZEXT_LD_SPLAT</div><div class="ttdoc">VSRC, CHAIN = ZEXT_LD_SPLAT, CHAIN, Ptr - a splatting load memory that zero-extends.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00574">PPCISelLowering.h:574</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a0693f1a70645b32307928b28df4ed5c9"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a0693f1a70645b32307928b28df4ed5c9">llvm::PPC::MOF_SubtargetP10</a></div><div class="ttdeci">@ MOF_SubtargetP10</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00733">PPCISelLowering.h:733</a></div></div>
<div class="ttc" id="aSelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ad6a695102bd6d1036b8c1e5f5dcdf815"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ad6a695102bd6d1036b8c1e5f5dcdf815">llvm::PPCTargetLowering::shouldExpandBuildVectorWithShuffles</a></div><div class="ttdeci">bool shouldExpandBuildVectorWithShuffles(EVT VT, unsigned DefinedValues) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l17041">PPCISelLowering.cpp:17041</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599">llvm::PPCISD::LBRX</a></div><div class="ttdeci">@ LBRX</div><div class="ttdoc">GPRC, CHAIN = LBRX CHAIN, Ptr, Type - This is a byte-swapping load instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00522">PPCISelLowering.h:522</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892">llvm::PPCISD::FCFID</a></div><div class="ttdeci">@ FCFID</div><div class="ttdoc">FCFID - The FCFID instruction, taking an f64 operand and producing and f64 value containing the FP re...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00062">PPCISelLowering.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_abf2cd323dcdc4b2b0a4741c62b30d0ba"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#abf2cd323dcdc4b2b0a4741c62b30d0ba">llvm::PPCTargetLowering::expandVSXStoreForLE</a></div><div class="ttdeci">SDValue expandVSXStoreForLE(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l14773">PPCISelLowering.cpp:14773</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_aee91c58b3a130d49788e05c85b12dce4"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">llvm::PPC::isVPKUHUMShuffleMask</a></div><div class="ttdeci">bool isVPKUHUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01833">PPCISelLowering.cpp:1833</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6f470dbe853f135f9dc2cf67d6f2e8fe"><div class="ttname"><a href="namespacellvm.html#a6f470dbe853f135f9dc2cf67d6f2e8fe">llvm::convertToNonDenormSingle</a></div><div class="ttdeci">bool convertToNonDenormSingle(APInt &amp;ArgAPInt)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09117">PPCISelLowering.cpp:9117</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">llvm::PPCISD::BDZ</a></div><div class="ttdeci">@ BDZ</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00299">PPCISelLowering.h:299</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ac6cddb4c330de0e51a5977de243a3ded"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ac6cddb4c330de0e51a5977de243a3ded">llvm::PPCTargetLowering::PPCTargetLowering</a></div><div class="ttdeci">PPCTargetLowering(const PPCTargetMachine &amp;TM, const PPCSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00154">PPCISelLowering.cpp:154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431">llvm::PPCISD::ADDI_TLSLD_L</a></div><div class="ttdeci">@ ADDI_TLSLD_L</div><div class="ttdoc">x3 = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction tha...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00386">PPCISelLowering.h:386</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a447ebcc5de7a1d9bc163862bf2c78e41"><div class="ttname"><a href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">llvm::MVT::isScalableVector</a></div><div class="ttdeci">bool isScalableVector() const</div><div class="ttdoc">Return true if this is a vector value type where the runtime length is machine dependent.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00399">MachineValueType.h:399</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aaa3913c1ef2c5af7a66a953752888f67"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aaa3913c1ef2c5af7a66a953752888f67">llvm::PPCTargetLowering::isEqualityCmpFoldedWithSignedCmp</a></div><div class="ttdeci">bool isEqualityCmpFoldedWithSignedCmp() const override</div><div class="ttdoc">Return true if instruction generated for equality comparison is folded with instruction generated for...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00812">PPCISelLowering.h:812</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80afbbf2421c7a07379ce4e1b2c5d819e28"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80afbbf2421c7a07379ce4e1b2c5d819e28">llvm::PPC::MOF_SubtargetSPE</a></div><div class="ttdeci">@ MOF_SubtargetSPE</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00734">PPCISelLowering.h:734</a></div></div>
<div class="ttc" id="aMachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a88c93b88a2a89e226d5312299a4e1790"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a88c93b88a2a89e226d5312299a4e1790">llvm::PPC::isXXBRWShuffleMask</a></div><div class="ttdeci">bool isXXBRWShuffleMask(ShuffleVectorSDNode *N)</div><div class="ttdoc">isXXBRWShuffleMask - Return true if this is a shuffle mask suitable for a XXBRW instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02382">PPCISelLowering.cpp:2382</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00066">NVVMIntrRange.cpp:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a21f8412bb8c563691c11c966432f0d0b"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a21f8412bb8c563691c11c966432f0d0b">llvm::PPCTargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz(Type *Ty) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00804">PPCISelLowering.h:804</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2">llvm::PPCISD::UINT_VEC_TO_FP</a></div><div class="ttdeci">@ UINT_VEC_TO_FP</div><div class="ttdoc">Extract a subvector from unsigned integer vector and convert to FP.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00250">PPCISelLowering.h:250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2f5e9e30846196a91f11a3e45e802eb7"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2f5e9e30846196a91f11a3e45e802eb7">llvm::PPCISD::ANDI_rec_1_GT_BIT</a></div><div class="ttdeci">@ ANDI_rec_1_GT_BIT</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00265">PPCISelLowering.h:265</a></div></div>
<div class="ttc" id="astructllvm_1_1PPCTargetLowering_1_1CallFlags_html_a74e18bdef06bd9e6b703302ba5ccbdee"><div class="ttname"><a href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a74e18bdef06bd9e6b703302ba5ccbdee">llvm::PPCTargetLowering::CallFlags::HasNest</a></div><div class="ttdeci">const bool HasNest</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01178">PPCISelLowering.h:1178</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00187">AMDGPULibCalls.cpp:187</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a91efa71de05b0c2d00730a0279f58658"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension).</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01414">ISDOpcodes.h:1414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a">llvm::PPCISD::STXVD2X</a></div><div class="ttdeci">@ STXVD2X</div><div class="ttdoc">CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00583">PPCISelLowering.h:583</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html_a2a394517076e7dd2bdcd7dde33dfcb7d"><div class="ttname"><a href="classllvm_1_1Type.html#a2a394517076e7dd2bdcd7dde33dfcb7d">llvm::Type::isArrayTy</a></div><div class="ttdeci">bool isArrayTy() const</div><div class="ttdoc">True if this is an instance of ArrayType.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00246">Type.h:246</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a8a5acab2f34e1b806efaa3ee64c5a3aa"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8a5acab2f34e1b806efaa3ee64c5a3aa">llvm::PPCISD::STRICT_FCTIDUZ</a></div><div class="ttdeci">@ STRICT_FCTIDUZ</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00495">PPCISelLowering.h:495</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ae03fd553a0f5e640324a7cdddbffb6b8"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ae03fd553a0f5e640324a7cdddbffb6b8">llvm::PPCTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">LowerOperation - Provide custom lowering hooks for some operations.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l11297">PPCISelLowering.cpp:11297</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315">llvm::PPCISD::STFIWX</a></div><div class="ttdeci">@ STFIWX</div><div class="ttdoc">STFIWX - The STFIWX instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00526">PPCISelLowering.h:526</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80ad559259939478cfc1e6b96bffd48e984"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ad559259939478cfc1e6b96bffd48e984">llvm::PPC::MOF_RPlusLo</a></div><div class="ttdeci">@ MOF_RPlusLo</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00714">PPCISelLowering.h:714</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81">llvm::PPCISD::CR6SET</a></div><div class="ttdeci">@ CR6SET</div><div class="ttdoc">ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00317">PPCISelLowering.h:317</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8fc529c79977cdd01e187986f960a07f"><div class="ttname"><a href="namespacellvm.html#a8fc529c79977cdd01e187986f960a07f">llvm::SmallVector</a></div><div class="ttdeci">class LLVM_GSL_OWNER SmallVector</div><div class="ttdoc">Forward declaration of SmallVector so that calculateSmallVectorDefaultInlinedElements can reference s...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01126">SmallVector.h:1126</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa2537727b3f0b8b545a1180bfa088ff70"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa2537727b3f0b8b545a1180bfa088ff70">llvm::InlineAsm::Constraint_Q</a></div><div class="ttdeci">@ Constraint_Q</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00263">InlineAsm.h:263</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a7a61d6d5c09da51b4448488e38bd90b5"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7a61d6d5c09da51b4448488e38bd90b5">llvm::PPCTargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Returns true if it is beneficial to convert a load of a constant to just the constant itself.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16818">PPCISelLowering.cpp:16818</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06">llvm::PPCISD::TC_RETURN</a></div><div class="ttdeci">@ TC_RETURN</div><div class="ttdoc">TC_RETURN - A tail call return.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00314">PPCISelLowering.h:314</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ab58ea28e66ebad19b7718055fc998f08"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab58ea28e66ebad19b7718055fc998f08">llvm::PPCISD::STRICT_FCFIDUS</a></div><div class="ttdeci">@ STRICT_FCFIDUS</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00502">PPCISelLowering.h:502</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a79450c12a2b980587b2b71d175b15f11"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a79450c12a2b980587b2b71d175b15f11">llvm::PPCTargetLowering::preferIncOfAddToSubOfNot</a></div><div class="ttdeci">bool preferIncOfAddToSubOfNot(EVT VT) const override</div><div class="ttdoc">These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add's is IR...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01612">PPCISelLowering.cpp:1612</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdeci">@ SC</div><div class="ttdoc">CHAIN = SC CHAIN, Imm128 - System call.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00420">PPCISelLowering.h:420</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="aSelectionDAGNodes_8h_html"><div class="ttname"><a href="SelectionDAGNodes_8h.html">SelectionDAGNodes.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">llvm::PPCISD::GlobalBaseReg</a></div><div class="ttdeci">@ GlobalBaseReg</div><div class="ttdoc">The result of the mflr at function entry, used for PIC code.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00158">PPCISelLowering.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a90186243528cfcd7b02837f130da5de2"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a90186243528cfcd7b02837f130da5de2">llvm::PPCTargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l17169">PPCISelLowering.cpp:17169</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCSubtarget_html"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html">llvm::PPCSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00071">PPCSubtarget.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a44135eb0a79dfbd49c8235956342fcf7"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a44135eb0a79dfbd49c8235956342fcf7">llvm::PPCTargetLowering::hasSPE</a></div><div class="ttdeci">bool hasSPE() const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01608">PPCISelLowering.cpp:1608</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aa6ccf4330a7bedc48475a8ec562fe5ed"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aa6ccf4330a7bedc48475a8ec562fe5ed">llvm::PPCTargetLowering::isDesirableToTransformToIntegerOp</a></div><div class="ttdeci">bool isDesirableToTransformToIntegerOp(unsigned Opc, EVT VT) const override</div><div class="ttdoc">Return true if it is profitable for dag combiner to transform a floating point op of specified opcode...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01049">PPCISelLowering.h:1049</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa92d1e6695bd2774d420cfbf25f381b5"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa92d1e6695bd2774d420cfbf25f381b5">llvm::PPCISD::XSMINC</a></div><div class="ttdeci">@ XSMINC</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00057">PPCISelLowering.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9">llvm::PPCISD::LFIWZX</a></div><div class="ttdeci">@ LFIWZX</div><div class="ttdoc">GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point load which zero-extends from a 32-bit inte...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00536">PPCISelLowering.h:536</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a8ab07220ca2843f4957418b71b270feb"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a8ab07220ca2843f4957418b71b270feb">llvm::PPC::MOF_RPlusR</a></div><div class="ttdeci">@ MOF_RPlusR</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00718">PPCISelLowering.h:718</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a34a67c2b0e58a27b547fc3f6edab50fa"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a34a67c2b0e58a27b547fc3f6edab50fa">llvm::PPC::MOF_ZExt</a></div><div class="ttdeci">@ MOF_ZExt</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00708">PPCISelLowering.h:708</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdeci">@ f64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00058">MachineValueType.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac0436a181d9ba4cb7067186d26e52f56"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0436a181d9ba4cb7067186d26e52f56">llvm::PPCISD::XXSPLTI_SP_TO_DP</a></div><div class="ttdeci">@ XXSPLTI_SP_TO_DP</div><div class="ttdoc">XXSPLTI_SP_TO_DP - The PPC VSX splat instructions for immediates for converting immediate single prec...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00110">PPCISelLowering.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03515">TargetLowering.h:3515</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a49eedef79b249eb098470debb9601eb7"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a49eedef79b249eb098470debb9601eb7">llvm::PPCTargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">ReplaceNodeResults - Replace the results of node with an illegal result type with new values built ou...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l11389">PPCISelLowering.cpp:11389</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a2e101ce5736aa0643639fd3adae18088"><div class="ttname"><a href="classllvm_1_1MVT.html#a2e101ce5736aa0643639fd3adae18088">llvm::MVT::getScalarSizeInBits</a></div><div class="ttdeci">uint64_t getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l01144">MachineValueType.h:1144</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aaa7a0554c16e55d6c686d04418d15108"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aaa7a0554c16e55d6c686d04418d15108">llvm::PPCISD::VCMP_rec</a></div><div class="ttdeci">@ VCMP_rec</div><div class="ttdoc">RESVEC, OUTFLAG = VCMP_rec(LHS, RHS, OPC) - Represents one of the altivec VCMP*_rec instructions.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00287">PPCISelLowering.h:287</a></div></div>
<div class="ttc" id="astructllvm_1_1PPCTargetLowering_1_1CallFlags_html_af2db3e19dc2ffa8c67cf481a8f197dd5"><div class="ttname"><a href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#af2db3e19dc2ffa8c67cf481a8f197dd5">llvm::PPCTargetLowering::CallFlags::CallConv</a></div><div class="ttdeci">const CallingConv::ID CallConv</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01173">PPCISelLowering.h:1173</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a7747bd26b2eea5f7c32012e5dcdbd61a"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7747bd26b2eea5f7c32012e5dcdbd61a">llvm::PPCTargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16477">PPCISelLowering.cpp:16477</a></div></div>
<div class="ttc" id="astructllvm_1_1PPCTargetLowering_1_1CallFlags_html"><div class="ttname"><a href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html">llvm::PPCTargetLowering::CallFlags</a></div><div class="ttdoc">Structure that collects some common arguments that get passed around between the functions for call l...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01172">PPCISelLowering.h:1172</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ad5d9213c39b2fc64eaed3639539e8f65"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ad5d9213c39b2fc64eaed3639539e8f65">llvm::PPCTargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace, Align Alignment=Align(1), MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned *Fast=nullptr) const override</div><div class="ttdoc">Is unaligned memory access allowed for the given type, and is it fast relative to software emulation.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16879">PPCISelLowering.cpp:16879</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a35b2d5bd709014ea612750859328b7f3"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a35b2d5bd709014ea612750859328b7f3">llvm::PPCTargetLowering::shouldInsertFencesForAtomic</a></div><div class="ttdeci">bool shouldInsertFencesForAtomic(const Instruction *I) const override</div><div class="ttdoc">Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00911">PPCISelLowering.h:911</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2">llvm::PPCISD::ATOMIC_CMP_SWAP_8</a></div><div class="ttdeci">@ ATOMIC_CMP_SWAP_8</div><div class="ttdoc">ATOMIC_CMP_SWAP - the exact same as the target-independent nodes except they ensure that the compare ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00596">PPCISelLowering.h:596</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a">llvm::PPCISD::VADD_SPLAT</a></div><div class="ttdeci">@ VADD_SPLAT</div><div class="ttdoc">VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded during instruction selection to optimi...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00416">PPCISelLowering.h:416</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="astructllvm_1_1MaybeAlign_html"><div class="ttname"><a href="structllvm_1_1MaybeAlign.html">llvm::MaybeAlign</a></div><div class="ttdoc">This struct is a compact representation of a valid (power of two) or undefined (0) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00117">Alignment.h:117</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a65a49a9801dc3ddde68d360e5ccacc26"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a65a49a9801dc3ddde68d360e5ccacc26">llvm::PPC::MOF_Vector</a></div><div class="ttdeci">@ MOF_Vector</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00727">PPCISelLowering.h:727</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a97e1f4e021dcba5a7795f823781e04df"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a97e1f4e021dcba5a7795f823781e04df">llvm::PPCTargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(StringRef Constraint) const override</div><div class="ttdoc">getConstraintType - Given a constraint, return the type of constraint it is for this target.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16160">PPCISelLowering.cpp:16160</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a2fd734bb5606f5c8bd7bd6ef49683e1e"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a2fd734bb5606f5c8bd7bd6ef49683e1e">llvm::PPCTargetLowering::getNegatedExpression</a></div><div class="ttdeci">SDValue getNegatedExpression(SDValue Op, SelectionDAG &amp;DAG, bool LegalOps, bool OptForSize, NegatibleCost &amp;Cost, unsigned Depth=0) const override</div><div class="ttdoc">Return the newly negated expression if the cost is not expensive and set the cost in Cost to indicate...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l17079">PPCISelLowering.cpp:17079</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa483b7f06cba83d337501881b49e0b311"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa483b7f06cba83d337501881b49e0b311">llvm::InlineAsm::Constraint_es</a></div><div class="ttdeci">@ Constraint_es</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00256">InlineAsm.h:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00041">Instruction.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a0e0d3c023e19c20fbf01b40d36aced80"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a0e0d3c023e19c20fbf01b40d36aced80">llvm::PPCTargetLowering::emitMaskedAtomicRMWIntrinsic</a></div><div class="ttdeci">Value * emitMaskedAtomicRMWIntrinsic(IRBuilderBase &amp;Builder, AtomicRMWInst *AI, Value *AlignedAddr, Value *Incr, Value *Mask, Value *ShiftAmt, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a masked atomicrmw using a target-specific intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l18379">PPCISelLowering.cpp:18379</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a857dba88c2223d0a509b5d390f7144f0"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a857dba88c2223d0a509b5d390f7144f0">llvm::PPCTargetLowering::isProfitableToHoist</a></div><div class="ttdeci">bool isProfitableToHoist(Instruction *I) const override</div><div class="ttdoc">isProfitableToHoist - Check if it is profitable to hoist instruction I to its dominator block.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16966">PPCISelLowering.cpp:16966</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c">llvm::PPCISD::SRA_ADDZE</a></div><div class="ttdeci">@ SRA_ADDZE</div><div class="ttdoc">The combination of sra[wd]i and addze used to implemented signed integer division by a power of 2.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00182">PPCISelLowering.h:182</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a">llvm::PPCISD::MFVSR</a></div><div class="ttdeci">@ MFVSR</div><div class="ttdoc">Direct move from a VSX register to a GPR.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00222">PPCISelLowering.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ae882b4864ba6e86e417710e0b990b6d6"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ae882b4864ba6e86e417710e0b990b6d6">llvm::PPCTargetLowering::SelectAddressPCRel</a></div><div class="ttdeci">bool SelectAddressPCRel(SDValue N, SDValue &amp;Base) const</div><div class="ttdoc">SelectAddressPCRel - Represent the specified address as pc relative to be represented as [pc+imm].</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02935">PPCISelLowering.cpp:2935</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a521dc9b8649af234d8bf514085b9a640"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a521dc9b8649af234d8bf514085b9a640">llvm::PPCTargetLowering::SelectAddressRegReg</a></div><div class="ttdeci">bool SelectAddressRegReg(SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG, MaybeAlign EncodingAlignment=std::nullopt) const</div><div class="ttdoc">SelectAddressRegReg - Given the specified addressed, check to see if it can be more efficiently repre...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02652">PPCISelLowering.cpp:2652</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add">llvm::PPCISD::PPC32_GOT</a></div><div class="ttdeci">@ PPC32_GOT</div><div class="ttdoc">GPRC = address of GLOBAL_OFFSET_TABLE.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00322">PPCISelLowering.h:322</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_aa45ea0323da7012ed4e0f58aef3619bb"><div class="ttname"><a href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">llvm::PPC::isVSLDOIShuffleMask</a></div><div class="ttdeci">int isVSLDOIShuffleMask(SDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02112">PPCISelLowering.cpp:2112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a77745d9235db1594c3fc34ccfda3a328"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a77745d9235db1594c3fc34ccfda3a328">llvm::PPC::MOF_DoubleWordInt</a></div><div class="ttdeci">@ MOF_DoubleWordInt</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00725">PPCISelLowering.h:725</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49">llvm::PPCISD::XXSWAPD</a></div><div class="ttdeci">@ XXSWAPD</div><div class="ttdoc">VSRC, CHAIN = XXSWAPD CHAIN, VSRC - Occurs only for little endian.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00437">PPCISelLowering.h:437</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="astructllvm_1_1PPCTargetLowering_1_1CallFlags_html_a2c9e4ca12154076c8da225efd722b48e"><div class="ttname"><a href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a2c9e4ca12154076c8da225efd722b48e">llvm::PPCTargetLowering::CallFlags::IsIndirect</a></div><div class="ttdeci">const bool IsIndirect</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01177">PPCISelLowering.h:1177</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29">llvm::PPCISD::ADDIS_GOT_TPREL_HA</a></div><div class="ttdeci">@ ADDIS_GOT_TPREL_HA</div><div class="ttdoc">G8RC = ADDIS_GOT_TPREL_HA x2, Symbol - Used by the initial-exec TLS model, produces an ADDIS8 instruc...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00331">PPCISelLowering.h:331</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e">llvm::TargetLoweringBase::TypeWidenVector</a></div><div class="ttdeci">@ TypeWidenVector</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00214">TargetLowering.h:214</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522">llvm::PPCISD::SRL</a></div><div class="ttdeci">@ SRL</div><div class="ttdoc">These nodes represent PPC shifts.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00167">PPCISelLowering.h:167</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45">llvm::PPCISD::MTVSRZ</a></div><div class="ttdeci">@ MTVSRZ</div><div class="ttdoc">Direct move from a GPR to a VSX register (zero)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00228">PPCISelLowering.h:228</a></div></div>
<div class="ttc" id="aType_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ab8bc34e0a04f9698bc188b3d75488d38"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab8bc34e0a04f9698bc188b3d75488d38">llvm::PPCISD::XXPERM</a></div><div class="ttdeci">@ XXPERM</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00127">PPCISelLowering.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ae058898e63ec72af7e4ed9b50ac8fbec"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ae058898e63ec72af7e4ed9b50ac8fbec">llvm::PPCTargetLowering::SelectOptimalAddrMode</a></div><div class="ttdeci">PPC::AddrMode SelectOptimalAddrMode(const SDNode *Parent, SDValue N, SDValue &amp;Disp, SDValue &amp;Base, SelectionDAG &amp;DAG, MaybeAlign Align) const</div><div class="ttdoc">SelectOptimalAddrMode - Based on a node N and it's Parent (a MemSDNode), compute the address flags of...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l18178">PPCISelLowering.cpp:18178</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8">llvm::PPCISD::LFIWAX</a></div><div class="ttdeci">@ LFIWAX</div><div class="ttdoc">GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point load which sign-extends from a 32-bit inte...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00531">PPCISelLowering.h:531</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a1587d1d239eb39b23bdc1d173ccef453"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1587d1d239eb39b23bdc1d173ccef453">llvm::PPCISD::STORE_VEC_BE</a></div><div class="ttdeci">@ STORE_VEC_BE</div><div class="ttdoc">CHAIN = STORE_VEC_BE CHAIN, VSRC, Ptr - Occurs only for little endian.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00588">PPCISelLowering.h:588</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ae56627ff3e9d2a5c7fdde625fd55fb97"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ae56627ff3e9d2a5c7fdde625fd55fb97">llvm::PPCTargetLowering::getSDagStackGuard</a></div><div class="ttdeci">Value * getSDagStackGuard(const Module &amp;M) const override</div><div class="ttdoc">Return the variable that's previously inserted by insertSSPDeclarations, if any, otherwise return nul...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l17163">PPCISelLowering.cpp:17163</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89">llvm::PPCISD::FP_TO_SINT_IN_VSR</a></div><div class="ttdeci">@ FP_TO_SINT_IN_VSR</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00083">PPCISelLowering.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a683761fbb11ed0969edf7eee08b08bf3"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a683761fbb11ed0969edf7eee08b08bf3">llvm::PPCTargetLowering::emitMaskedAtomicCmpXchgIntrinsic</a></div><div class="ttdeci">Value * emitMaskedAtomicCmpXchgIntrinsic(IRBuilderBase &amp;Builder, AtomicCmpXchgInst *CI, Value *AlignedAddr, Value *CmpVal, Value *NewVal, Value *Mask, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a masked cmpxchg using a target-specific intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l18403">PPCISelLowering.cpp:18403</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_af601ca614bf9dbae090272eddc645f50"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#af601ca614bf9dbae090272eddc645f50">llvm::PPCTargetLowering::getPrefLoopAlignment</a></div><div class="ttdeci">Align getPrefLoopAlignment(MachineLoop *ML) const override</div><div class="ttdoc">Return the preferred loop alignment.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16109">PPCISelLowering.cpp:16109</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00154">CallingConvLower.h:154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a93f8e78c9b32393c5190960b84dc3a57"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a93f8e78c9b32393c5190960b84dc3a57">llvm::PPCISD::XXMFACC</a></div><div class="ttdeci">@ XXMFACC</div><div class="ttdoc">XXMFACC = This corresponds to the xxmfacc instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00490">PPCISelLowering.h:490</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec">llvm::PPCISD::FCTIWZ</a></div><div class="ttdeci">@ FCTIWZ</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00074">PPCISelLowering.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a2352da11a2bf61ae32dd447ab28ef2d7"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a2352da11a2bf61ae32dd447ab28ef2d7">llvm::PPC::MOF_None</a></div><div class="ttdeci">@ MOF_None</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00704">PPCISelLowering.h:704</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9bccbe67aaab722783ca4e7c504aaaa7"><div class="ttname"><a href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a5dc501f0601464ff8459b49b60b29140"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a5dc501f0601464ff8459b49b60b29140">llvm::PPCTargetLowering::SelectAddressRegRegOnly</a></div><div class="ttdeci">bool SelectAddressRegRegOnly(SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG) const</div><div class="ttdoc">SelectAddressRegRegOnly - Given the specified addressed, force it to be represented as an indexed [r+...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02897">PPCISelLowering.cpp:2897</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e">llvm::PPCISD::CALL_NOP</a></div><div class="ttdeci">@ CALL_NOP</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00189">PPCISelLowering.h:189</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a8bc23d2b734425aad94289c4dc5df21f"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a8bc23d2b734425aad94289c4dc5df21f">llvm::PPC::isXXBRHShuffleMask</a></div><div class="ttdeci">bool isXXBRHShuffleMask(ShuffleVectorSDNode *N)</div><div class="ttdoc">isXXBRHShuffleMask - Return true if this is a shuffle mask suitable for a XXBRH instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02378">PPCISelLowering.cpp:2378</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f">llvm::PPCISD::ADD_TLS</a></div><div class="ttdeci">@ ADD_TLS</div><div class="ttdoc">G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS model, produces an ADD instruction that ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00345">PPCISelLowering.h:345</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00744">APFloat.h:744</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a9e8d81b42a228a0a2e89454cf7a3d017"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a9e8d81b42a228a0a2e89454cf7a3d017">llvm::PPCTargetLowering::getPICJumpTableRelocBaseExpr</a></div><div class="ttdeci">const MCExpr * getPICJumpTableRelocBaseExpr(const MachineFunction *MF, unsigned JTI, MCContext &amp;Ctx) const override</div><div class="ttdoc">This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase,...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l03210">PPCISelLowering.cpp:3210</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ade9eaaa949a3aeb305931cbde5cae365"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ade9eaaa949a3aeb305931cbde5cae365">llvm::PPCTargetLowering::getExceptionSelectorRegister</a></div><div class="ttdeci">Register getExceptionSelectorRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception typeid on entry to a la...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l17035">PPCISelLowering.cpp:17035</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineLoop_html"><div class="ttname"><a href="classllvm_1_1MachineLoop.html">llvm::MachineLoop</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00044">MachineLoopInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d">llvm::PPCISD::LXSIZX</a></div><div class="ttdeci">@ LXSIZX</div><div class="ttdoc">GPRC, CHAIN = LXSIZX, CHAIN, Ptr, ByteWidth - This is a load of an integer smaller than 64 bits into ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00541">PPCISelLowering.h:541</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a211da1f8a39e74696bc1ed77a6e4ae53"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a211da1f8a39e74696bc1ed77a6e4ae53">llvm::PPC::MOF_ScalarFloat</a></div><div class="ttdeci">@ MOF_ScalarFloat</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00726">PPCISelLowering.h:726</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0ca86fac87a16ac9aa26f6ab3625a5aa"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0ca86fac87a16ac9aa26f6ab3625a5aa">llvm::PPCISD::CALL_RM</a></div><div class="ttdeci">@ CALL_RM</div><div class="ttdoc">The variants that implicitly define rounding mode for calls with strictfp semantics.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00207">PPCISelLowering.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac12e5034984d1e706d2a8b89dc3e9394"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac12e5034984d1e706d2a8b89dc3e9394">llvm::ISD::FIRST_TARGET_STRICTFP_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_STRICTFP_OPCODE</div><div class="ttdoc">FIRST_TARGET_STRICTFP_OPCODE - Target-specific pre-isel operations which cannot raise FP exceptions s...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01317">ISDOpcodes.h:1317</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a468544509fb441c63f6f75f53470cf30"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a468544509fb441c63f6f75f53470cf30">llvm::PPCTargetLowering::splitValueIntoRegisterParts</a></div><div class="ttdeci">bool splitValueIntoRegisterParts(SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Val, SDValue *Parts, unsigned NumParts, MVT PartVT, std::optional&lt; CallingConv::ID &gt; CC) const override</div><div class="ttdoc">Target-specific splitting of values into parts that fit a register storing a legal type.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l18034">PPCISelLowering.cpp:18034</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">llvm::ISD::LOAD</a></div><div class="ttdeci">@ LOAD</div><div class="ttdoc">LOAD and STORE have token chains as their first operand, then the same operands as an LLVM load/store...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00965">ISDOpcodes.h:965</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25">llvm::PPCISD::MFFS</a></div><div class="ttdeci">@ MFFS</div><div class="ttdoc">F8RC = MFFS - This moves the FPSCR (not modeled) into the register.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00307">PPCISelLowering.h:307</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36">llvm::PPCISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00049">PPCISelLowering.h:49</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a3f48ceee4d4e7b13efb21c415b8fc330"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">llvm::PPC::isVMRGHShuffleMask</a></div><div class="ttdeci">bool isVMRGHShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH* instruction with the ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01993">PPCISelLowering.cpp:1993</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681a26f35604723482a1aee6514940c2987d"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a26f35604723482a1aee6514940c2987d">llvm::TargetLoweringBase::TypePromoteInteger</a></div><div class="ttdeci">@ TypePromoteInteger</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00208">TargetLowering.h:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a7e3dbf1ce1122add34e8c6e2e0702f92"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7e3dbf1ce1122add34e8c6e2e0702f92">llvm::PPCTargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">LowerAsmOperandForConstraint - Lower the specified operand into the Ops vector.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16383">PPCISelLowering.cpp:16383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80aa0e9765faa99e16f3f77891096e1a4c0"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80aa0e9765faa99e16f3f77891096e1a4c0">llvm::PPC::MOF_SExt</a></div><div class="ttdeci">@ MOF_SExt</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00707">PPCISelLowering.h:707</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a01495b70fc5bd028897c0b297fa2438f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a01495b70fc5bd028897c0b297fa2438f">llvm::PPCISD::CALL_NOTOC_RM</a></div><div class="ttdeci">@ CALL_NOTOC_RM</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00209">PPCISelLowering.h:209</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00039">MachineMemOperand.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a010fe1720a71b30574703fec238e5cab"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a010fe1720a71b30574703fec238e5cab">llvm::PPCTargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;, EVT) const override</div><div class="ttdoc">Return the type to use for a scalar shift opcode, given the shifted amount type.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00796">PPCISelLowering.h:796</a></div></div>
<div class="ttc" id="aPPCInstrInfo_8h_html"><div class="ttname"><a href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a6965a3973aa13b20ebaee31424136dcd"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcd">llvm::PPC::AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00738">PPCISelLowering.h:738</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a6fae73b0e495a895c3ce49f127bf8ef7"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a6fae73b0e495a895c3ce49f127bf8ef7">llvm::PPCTargetLowering::getRegisterByName</a></div><div class="ttdeci">Register getRegisterByName(const char *RegName, LLT VT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Return the register ID of the name passed in.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16590">PPCISelLowering.cpp:16590</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a44cdcb4d20bf8b1fdcaa0f856fd1b312"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a44cdcb4d20bf8b1fdcaa0f856fd1b312">llvm::PPCTargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz(Type *Ty) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00800">PPCISelLowering.h:800</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a6f3484a5a16158cba22281a95a187e38"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a6f3484a5a16158cba22281a95a187e38">llvm::PPCTargetLowering::enableAggressiveFMAFusion</a></div><div class="ttdeci">bool enableAggressiveFMAFusion(EVT VT) const override</div><div class="ttdoc">Return true if target always benefits from combining into FMA for a given value type.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01799">PPCISelLowering.cpp:1799</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_ad717707a2df4226d0388460e87c8cd84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84">llvm::TargetLoweringBase::NegatibleCost</a></div><div class="ttdeci">NegatibleCost</div><div class="ttdoc">Enum that specifies when a float negation is beneficial.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00279">TargetLowering.h:279</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62">llvm::PPCISD::SRA</a></div><div class="ttdeci">@ SRA</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00168">PPCISelLowering.h:168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de">llvm::PPCISD::Hi</a></div><div class="ttdeci">@ Hi</div><div class="ttdoc">Hi/Lo - These represent the high and low 16-bit parts of a global address respectively.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00137">PPCISelLowering.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00130">MachineMemOperand.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a3a371e99982e3168caf644d82298fcac"><div class="ttname"><a href="classllvm_1_1MVT.html#a3a371e99982e3168caf644d82298fcac">llvm::MVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00911">MachineValueType.h:911</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a93beacf6ed2253988c2898d81ff02a48"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a93beacf6ed2253988c2898d81ff02a48">llvm::PPCISD::PROBED_ALLOCA</a></div><div class="ttdeci">@ PROBED_ALLOCA</div><div class="ttdoc">To avoid stack clash, allocation is performed by block and each block is probed.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00155">PPCISelLowering.h:155</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f">llvm::PPCISD::EXTRACT_SPE</a></div><div class="ttdeci">@ EXTRACT_SPE</div><div class="ttdoc">Extract SPE register component, second argument is high or low.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00240">PPCISelLowering.h:240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd">llvm::PPCISD::EH_SJLJ_LONGJMP</a></div><div class="ttdeci">@ EH_SJLJ_LONGJMP</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00275">PPCISelLowering.h:275</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00052">FunctionLoweringInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a7be7c6dd92efc0d6f866d4a3b433eed0"><div class="ttname"><a href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">llvm::MVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the size of the specified MVT in bits.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00925">MachineValueType.h:925</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a85dc8483654345136c685a2ea5e1289c"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a85dc8483654345136c685a2ea5e1289c">llvm::PPC::MOF_PCRel</a></div><div class="ttdeci">@ MOF_PCRel</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00719">PPCISelLowering.h:719</a></div></div>
<div class="ttc" id="aTargetLibraryInfo_8cpp_html_aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053"><div class="ttname"><a href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a></div><div class="ttdeci">@ Ptr</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8cpp_source.html#l00062">TargetLibraryInfo.cpp:62</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439">llvm::PPCISD::BUILD_FP128</a></div><div class="ttdeci">@ BUILD_FP128</div><div class="ttdoc">Direct move of 2 consecutive GPR to a VSX register.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00231">PPCISelLowering.h:231</a></div></div>
<div class="ttc" id="aSIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00262">SIWholeQuadMode.cpp:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aea8d3912f4a0d003d32577f1098a8b44"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aea8d3912f4a0d003d32577f1098a8b44">llvm::PPCTargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">getSetCCResultType - Return the ISD::SETCC ValueType</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01791">PPCISelLowering.cpp:1791</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4d78018aab544301aaa95d949c194cb3"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4d78018aab544301aaa95d949c194cb3">llvm::PPCISD::EXTRACT_VSX_REG</a></div><div class="ttdeci">@ EXTRACT_VSX_REG</div><div class="ttdoc">EXTRACT_VSX_REG = Extract one of the underlying vsx registers of an accumulator or pair register.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00487">PPCISelLowering.h:487</a></div></div>
<div class="ttc" id="aclassllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn't support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00066">FastISel.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html">llvm::PPCTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00749">PPCISelLowering.h:749</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ae00d7eb852ec09ae630c49f5b9454aff"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ae00d7eb852ec09ae630c49f5b9454aff">llvm::PPCTargetLowering::getExceptionPointerRegister</a></div><div class="ttdeci">Register getExceptionPointerRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception address on entry to an ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l17030">PPCISelLowering.cpp:17030</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80">llvm::PPC::MemOpFlags</a></div><div class="ttdeci">MemOpFlags</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00703">PPCISelLowering.h:703</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682">llvm::PPCISD::DYNAREAOFFSET</a></div><div class="ttdeci">@ DYNAREAOFFSET</div><div class="ttdoc">This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to compute an offset from native ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00151">PPCISelLowering.h:151</a></div></div>
<div class="ttc" id="aclassllvm_1_1MDNode_html"><div class="ttname"><a href="classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">Metadata node.</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00943">Metadata.h:943</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a9ff59d0440e169de36176333f9905ec7"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9ff59d0440e169de36176333f9905ec7">llvm::PPCISD::XSMAXC</a></div><div class="ttdeci">@ XSMAXC</div><div class="ttdoc">XSMAXC[DQ]P, XSMINC[DQ]P - C-type min/max instructions.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00056">PPCISelLowering.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a26daafd86d9f5f03a8963dcc9e9b5804"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a26daafd86d9f5f03a8963dcc9e9b5804">llvm::PPCTargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdoc">Return true if folding a constant offset with the given GlobalAddress is legal.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16636">PPCISelLowering.cpp:16636</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a5abe83e8c9d9553cfc708a024c204807"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a5abe83e8c9d9553cfc708a024c204807">llvm::PPC::isVMRGEOShuffleMask</a></div><div class="ttdeci">bool isVMRGEOShuffleMask(ShuffleVectorSDNode *N, bool CheckEven, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for a VMRGEW or VMRGOW instructi...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02083">PPCISelLowering.cpp:2083</a></div></div>
<div class="ttc" id="aLazyValueInfo_8cpp_html_add11cb1bc38847ce70e526af765dcce7"><div class="ttname"><a href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00058">LazyValueInfo.cpp:58</a></div></div>
<div class="ttc" id="aAssumeBundleBuilder_8cpp_html_afb136e0532bcaed86521b462e6538d62"><div class="ttname"><a href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a></div><div class="ttdeci">assume Assume Builder</div><div class="ttdef"><b>Definition:</b> <a href="AssumeBundleBuilder_8cpp_source.html#l00651">AssumeBundleBuilder.cpp:651</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_html_a267dbd8fce711ee4a1adc8ee2b42fa0a"><div class="ttname"><a href="namespacellvm.html#a267dbd8fce711ee4a1adc8ee2b42fa0a">llvm::isIntS16Immediate</a></div><div class="ttdeci">bool isIntS16Immediate(SDNode *N, int16_t &amp;Imm)</div><div class="ttdoc">isIntS16Immediate - This method tests to see if the node is either a 32-bit or 64-bit immediate,...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02586">PPCISelLowering.cpp:2586</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a4b53fee9c411b207317f688e141e9128"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4b53fee9c411b207317f688e141e9128">llvm::PPCISD::SCALAR_TO_VECTOR_PERMUTED</a></div><div class="ttdeci">@ SCALAR_TO_VECTOR_PERMUTED</div><div class="ttdoc">PowerPC instructions that have SCALAR_TO_VECTOR semantics tend to place the value into the least sign...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00258">PPCISelLowering.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a72a662f3bbd13bf94bf0262ac1d4e868"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a72a662f3bbd13bf94bf0262ac1d4e868">llvm::PPCISD::STRICT_FCFIDU</a></div><div class="ttdeci">@ STRICT_FCFIDU</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00500">PPCISelLowering.h:500</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a056f22c11083630d8bcc82299cb783af"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a056f22c11083630d8bcc82299cb783af">llvm::PPCTargetLowering::emitEHSjLjLongJmp</a></div><div class="ttdeci">MachineBasicBlock * emitEHSjLjLongJmp(MachineInstr &amp;MI, MachineBasicBlock *MBB) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l12067">PPCISelLowering.cpp:12067</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a3bf9bca8a4d7246c83bbfa566a51165e"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a3bf9bca8a4d7246c83bbfa566a51165e">llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters</a></div><div class="ttdeci">bool functionArgumentNeedsConsecutiveRegisters(Type *Ty, CallingConv::ID CallConv, bool isVarArg, const DataLayout &amp;DL) const override</div><div class="ttdoc">Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calli...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01115">PPCISelLowering.h:1115</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60">llvm::PPCISD::VCMP</a></div><div class="ttdeci">@ VCMP</div><div class="ttdoc">RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP* instructions.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00281">PPCISelLowering.h:281</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac81afec4bdfa40303000449f212d7ac3"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac81afec4bdfa40303000449f212d7ac3">llvm::PPCISD::STRICT_FADDRTZ</a></div><div class="ttdeci">@ STRICT_FADDRTZ</div><div class="ttdoc">Constrained floating point add in round-to-zero mode.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00505">PPCISelLowering.h:505</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a746850a5fa94a4ce3e8071b6219121f6"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a746850a5fa94a4ce3e8071b6219121f6">llvm::PPCISD::STRICT_FCFIDS</a></div><div class="ttdeci">@ STRICT_FCFIDS</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00501">PPCISelLowering.h:501</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aec3b0201c5cd00acf45cc4eb33708687"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aec3b0201c5cd00acf45cc4eb33708687">llvm::PPCTargetLowering::SelectAddressEVXRegReg</a></div><div class="ttdeci">bool SelectAddressEVXRegReg(SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG) const</div><div class="ttdoc">SelectAddressEVXRegReg - Given the specified addressed, check to see if it can be more efficiently re...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02617">PPCISelLowering.cpp:2617</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRBuilderBase_html"><div class="ttname"><a href="classllvm_1_1IRBuilderBase.html">llvm::IRBuilderBase</a></div><div class="ttdoc">Common base class shared among various IRBuilders.</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00094">IRBuilder.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_adaf95509430b29d867f49362e176027d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#adaf95509430b29d867f49362e176027d">llvm::PPCTargetLowering::SelectAddressRegImm34</a></div><div class="ttdeci">bool SelectAddressRegImm34(SDValue N, SDValue &amp;Disp, SDValue &amp;Base, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Similar to the 16-bit case but for instructions that take a 34-bit displacement field (prefixed loads...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02848">PPCISelLowering.cpp:2848</a></div></div>
<div class="ttc" id="astructllvm_1_1PPCTargetLowering_1_1CallFlags_html_ade4d56b32521a7e9beee5827a349baa4"><div class="ttname"><a href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#ade4d56b32521a7e9beee5827a349baa4">llvm::PPCTargetLowering::CallFlags::IsTailCall</a></div><div class="ttdeci">const bool IsTailCall</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01174">PPCISelLowering.h:1174</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090">llvm::PPCISD::FCFIDUS</a></div><div class="ttdeci">@ FCFIDUS</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00068">PPCISelLowering.h:68</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01311">ISDOpcodes.h:1311</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c">llvm::PPCISD::PPC32_PICGOT</a></div><div class="ttdeci">@ PPC32_PICGOT</div><div class="ttdoc">GPRC = address of GLOBAL_OFFSET_TABLE.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00326">PPCISelLowering.h:326</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ae507654c72e23edbb1c74349cb5cfe33"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae507654c72e23edbb1c74349cb5cfe33">llvm::PPCISD::LXVRZX</a></div><div class="ttdeci">@ LXVRZX</div><div class="ttdoc">LXVRZX - Load VSX Vector Rightmost and Zero Extend This node represents v1i128 BUILD_VECTOR of a zero...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00557">PPCISelLowering.h:557</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395">llvm::PPCISD::LD_VSX_LH</a></div><div class="ttdeci">@ LD_VSX_LH</div><div class="ttdoc">VSRC, CHAIN = LD_VSX_LH CHAIN, Ptr - This is a floating-point load of a v2f32 value into the lower ha...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00566">PPCISelLowering.h:566</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a93d85169d871f169e06ab00673048741"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a93d85169d871f169e06ab00673048741">llvm::PPC::getSplatIdxForPPCMnemonics</a></div><div class="ttdeci">unsigned getSplatIdxForPPCMnemonics(SDNode *N, unsigned EltSize, SelectionDAG &amp;DAG)</div><div class="ttdoc">getSplatIdxForPPCMnemonics - Return the splat index as a value that is appropriate for PPC mnemonics ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02458">PPCISelLowering.cpp:2458</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_adf6c939e7121ecf6c9339ef40eb8bbde"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#adf6c939e7121ecf6c9339ef40eb8bbde">llvm::PPCTargetLowering::isJumpTableRelative</a></div><div class="ttdeci">bool isJumpTableRelative() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l03186">PPCISelLowering.cpp:3186</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ab0724ba8c987cd526c269d09bb5b2bf7"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0724ba8c987cd526c269d09bb5b2bf7">llvm::PPCISD::PADDI_DTPREL</a></div><div class="ttdeci">@ PADDI_DTPREL</div><div class="ttdoc">G8RC = PADDI_DTPREL x3, Symbol - For the pc-rel based local-dynamic TLS model, produces a PADDI8 inst...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00410">PPCISelLowering.h:410</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00718">Instructions.h:718</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a541b354a6386df6d03fcdc656d7d9db7"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a541b354a6386df6d03fcdc656d7d9db7">llvm::PPCTargetLowering::EmitAtomicBinary</a></div><div class="ttdeci">MachineBasicBlock * EmitAtomicBinary(MachineInstr &amp;MI, MachineBasicBlock *MBB, unsigned AtomicSize, unsigned BinOpcode, unsigned CmpOpcode=0, unsigned CmpPred=0) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l11536">PPCISelLowering.cpp:11536</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a6965a3973aa13b20ebaee31424136dcdaaac3056a5c906602555ed94a3636077c"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcdaaac3056a5c906602555ed94a3636077c">llvm::PPC::AM_XForm</a></div><div class="ttdeci">@ AM_XForm</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00744">PPCISelLowering.h:744</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a7b947e723a15a56090d5a4d0f030f44f"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a7b947e723a15a56090d5a4d0f030f44f">llvm::PPCTargetLowering::getScratchRegisters</a></div><div class="ttdeci">const MCPhysReg * getScratchRegisters(CallingConv::ID CC) const override</div><div class="ttdoc">Returns a 0 terminated array of registers that can be safely used as scratch registers.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l17018">PPCISelLowering.cpp:17018</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f">llvm::PPCISD::LXVD2X</a></div><div class="ttdeci">@ LXVD2X</div><div class="ttdoc">VSRC, CHAIN = LXVD2X_LE CHAIN, Ptr - Occurs only for little endian.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00551">PPCISelLowering.h:551</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162">llvm::PPCISD::ADDIS_TLSGD_HA</a></div><div class="ttdeci">@ ADDIS_TLSGD_HA</div><div class="ttdoc">G8RC = ADDIS_TLSGD_HA x2, Symbol - For the general-dynamic TLS model, produces an ADDIS8 instruction ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00350">PPCISelLowering.h:350</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0a587e32cccf298ed32dfcefa59d08d9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a587e32cccf298ed32dfcefa59d08d9">llvm::PPCISD::CALL_NOP_RM</a></div><div class="ttdeci">@ CALL_NOP_RM</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00208">PPCISelLowering.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc">llvm::PPCISD::ADDI_DTPREL_L</a></div><div class="ttdeci">@ ADDI_DTPREL_L</div><div class="ttdoc">G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00406">PPCISelLowering.h:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ac4e23bdb97cbb1eebd9ddd6606a1006f"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ac4e23bdb97cbb1eebd9ddd6606a1006f">llvm::PPCTargetLowering::getStackProbeSize</a></div><div class="ttdeci">unsigned getStackProbeSize(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l12176">PPCISelLowering.cpp:12176</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a43b885afb337e155a5f9e5257081de8b"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a43b885afb337e155a5f9e5257081de8b">llvm::PPC::isVPKUDUMShuffleMask</a></div><div class="ttdeci">bool isVPKUDUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01901">PPCISelLowering.cpp:1901</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9">llvm::PPCISD::FCTIWUZ</a></div><div class="ttdeci">@ FCTIWUZ</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00079">PPCISelLowering.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a19198578d08502db0acb9cd75ccbcae0"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a19198578d08502db0acb9cd75ccbcae0">llvm::PPCTargetLowering::isFPExtFree</a></div><div class="ttdeci">bool isFPExtFree(EVT DestVT, EVT SrcVT) const override</div><div class="ttdoc">Return true if an fpext operation is free (for instance, because single-precision floating-point numb...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16862">PPCISelLowering.cpp:16862</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42">llvm::PPCISD::ADDI_TLSLD_L_ADDR</a></div><div class="ttdeci">@ ADDI_TLSLD_L_ADDR</div><div class="ttdoc">G8RC = ADDI_TLSLD_L_ADDR G8RReg, Symbol, Symbol - Op that combines ADDI_TLSLD_L and GET_TLSLD_ADDR un...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00396">PPCISelLowering.h:396</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAttributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ac05ba7b36777c445fb76f15011abf487"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ac05ba7b36777c445fb76f15011abf487">llvm::PPCTargetLowering::CollectTargetIntrinsicOperands</a></div><div class="ttdeci">void CollectTargetIntrinsicOperands(const CallInst &amp;I, SmallVectorImpl&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16457">PPCISelLowering.cpp:16457</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a">llvm::PPCISD::FSEL</a></div><div class="ttdeci">@ FSEL</div><div class="ttdoc">FSEL - Traditional three-operand fsel node.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00053">PPCISelLowering.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924">llvm::PPCISD::RET_FLAG</a></div><div class="ttdeci">@ RET_FLAG</div><div class="ttdoc">Return with a flag operand, matched by 'blr'.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00214">PPCISelLowering.h:214</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6">llvm::PPCISD::TOC_ENTRY</a></div><div class="ttdeci">@ TOC_ENTRY</div><div class="ttdoc">GPRC = TOC_ENTRY GA, TOC Loads the entry for GA from the TOC, where the TOC base is given by the last...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00607">PPCISelLowering.h:607</a></div></div>
<div class="ttc" id="anamespacellvm_1_1NVPTX_1_1PTXLdStInstCode_html_a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">llvm::NVPTX::PTXLdStInstCode::V2</a></div><div class="ttdeci">@ V2</div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00124">NVPTX.h:124</a></div></div>
<div class="ttc" id="astructllvm_1_1PPCTargetLowering_1_1CallFlags_html_a35f9d611fd81427bb77bed0744af981e"><div class="ttname"><a href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#a35f9d611fd81427bb77bed0744af981e">llvm::PPCTargetLowering::CallFlags::IsVarArg</a></div><div class="ttdeci">const bool IsVarArg</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01175">PPCISelLowering.h:1175</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a6e40fdad18c650272628e91ecadce173"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a6e40fdad18c650272628e91ecadce173">llvm::PPC::isXXBRQShuffleMask</a></div><div class="ttdeci">bool isXXBRQShuffleMask(ShuffleVectorSDNode *N)</div><div class="ttdoc">isXXBRQShuffleMask - Return true if this is a shuffle mask suitable for a XXBRQ instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02390">PPCISelLowering.cpp:2390</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a553b2f3eaf318b2455673f16cb396baf"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a553b2f3eaf318b2455673f16cb396baf">llvm::PPCISD::STRICT_FCTIWUZ</a></div><div class="ttdeci">@ STRICT_FCTIWUZ</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00496">PPCISelLowering.h:496</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a2cd7fb94f62f409bc4faf2a20e0904eb"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">llvm::PPC::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;FuncInfo, const TargetLibraryInfo *LibInfo)</div><div class="ttdef"><b>Definition:</b> <a href="PPCFastISel_8cpp_source.html#l02466">PPCFastISel.cpp:2466</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a312de8232fec3e0e128f4a34b7ddc55d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a312de8232fec3e0e128f4a34b7ddc55d">llvm::PPCTargetLowering::SelectAddressRegImm</a></div><div class="ttdeci">bool SelectAddressRegImm(SDValue N, SDValue &amp;Disp, SDValue &amp;Base, SelectionDAG &amp;DAG, MaybeAlign EncodingAlignment) const</div><div class="ttdoc">SelectAddressRegImm - Returns true if the address N can be represented by a base register plus a sign...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02743">PPCISelLowering.cpp:2743</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01763">SelectionDAGNodes.h:1763</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a8733bcf440af126f3cd4df36ec026da6"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8733bcf440af126f3cd4df36ec026da6">llvm::PPCISD::BCTRL_LOAD_TOC_RM</a></div><div class="ttdeci">@ BCTRL_LOAD_TOC_RM</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00211">PPCISelLowering.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00250">TargetLowering.h:250</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0">llvm::PPCISD::STBRX</a></div><div class="ttdeci">@ STBRX</div><div class="ttdoc">CHAIN = STBRX CHAIN, GPRC, Ptr, Type - This is a byte-swapping store instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00516">PPCISelLowering.h:516</a></div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ac22ec92c41f728443e5aea105a88ff5d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ac22ec92c41f728443e5aea105a88ff5d">llvm::PPCTargetLowering::useLoadStackGuardNode</a></div><div class="ttdeci">bool useLoadStackGuardNode() const override</div><div class="ttdoc">Override to support customized stack guard loading.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l17145">PPCISelLowering.cpp:17145</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04630">TargetLowering.h:4630</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331">llvm::PPCISD::FCTIDUZ</a></div><div class="ttdeci">@ FCTIDUZ</div><div class="ttdoc">Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for unsigned integers with round ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00078">PPCISelLowering.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34">llvm::PPCISD::ADDIS_DTPREL_HA</a></div><div class="ttdeci">@ ADDIS_DTPREL_HA</div><div class="ttdoc">G8RC = ADDIS_DTPREL_HA x3, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction t...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00401">PPCISelLowering.h:401</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a320d58aba8e7aee5461dbb44378a83ba"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a320d58aba8e7aee5461dbb44378a83ba">llvm::PPCISD::ANDI_rec_1_EQ_BIT</a></div><div class="ttdeci">@ ANDI_rec_1_EQ_BIT</div><div class="ttdoc">i1 = ANDI_rec_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the eq or gt bit of CR0 after ex...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00264">PPCISelLowering.h:264</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a5583b4d2c0c7813f44df3fe6d42d20e1"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a5583b4d2c0c7813f44df3fe6d42d20e1">llvm::PPCTargetLowering::BuildSDIVPow2</a></div><div class="ttdeci">SDValue BuildSDIVPow2(SDNode *N, const APInt &amp;Divisor, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDNode * &gt; &amp;Created) const override</div><div class="ttdoc">Targets may override this function to provide custom SDIV lowering for power-of-2 denominators.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16021">PPCISelLowering.cpp:16021</a></div></div>
<div class="ttc" id="aFunction_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aff5e1ccebed969088d63237834e19817"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aff5e1ccebed969088d63237834e19817">llvm::PPCTargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t Imm) const override</div><div class="ttdoc">isLegalAddImmediate - Return true if the specified immediate is legal add immediate,...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16875">PPCISelLowering.cpp:16875</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a96449374a0e05655d2d6629086c3987f"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a96449374a0e05655d2d6629086c3987f">llvm::PPC::MOF_SubWordInt</a></div><div class="ttdeci">@ MOF_SubWordInt</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00723">PPCISelLowering.h:723</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976">llvm::PPCISD::SWAP_NO_CHAIN</a></div><div class="ttdeci">@ SWAP_NO_CHAIN</div><div class="ttdoc">An SDNode for swaps that are not associated with any loads/stores and thereby have no chain.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00441">PPCISelLowering.h:441</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdeci">@ i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00048">MachineValueType.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdoc">This enum indicates whether a types are legal for a target, and if not, what action should be used to...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00206">TargetLowering.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdoc">Provides information about what library functions are available for the current target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00234">TargetLibraryInfo.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19">llvm::PPCISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00047">PPCISelLowering.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00145">SelectionDAGNodes.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_ae9f806005e684e4cbd25d76849ee1775"><div class="ttname"><a href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">llvm::PPC::isVPKUWUMShuffleMask</a></div><div class="ttdeci">bool isVPKUWUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01864">PPCISelLowering.cpp:1864</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c">llvm::PPCISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdoc">CALL - A direct function call.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00188">PPCISelLowering.h:188</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181">llvm::PPCISD::CR6UNSET</a></div><div class="ttdeci">@ CR6UNSET</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00318">PPCISelLowering.h:318</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a6651f5dc988cb00064896052b5f7a42d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a6651f5dc988cb00064896052b5f7a42d">llvm::PPCTargetLowering::insertSSPDeclarations</a></div><div class="ttdeci">void insertSSPDeclarations(Module &amp;M) const override</div><div class="ttdoc">Inserts necessary declarations for SSP (stack protection) purpose.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l17153">PPCISelLowering.cpp:17153</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a62d8f9b1392945a99d900e55b9a2727f"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a62d8f9b1392945a99d900e55b9a2727f">llvm::TargetLoweringBase::getSchedulingPreference</a></div><div class="ttdeci">Sched::Preference getSchedulingPreference() const</div><div class="ttdoc">Return target scheduling preference.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00878">TargetLowering.h:878</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca">llvm::PPCISD::BCTRL_LOAD_TOC</a></div><div class="ttdeci">@ BCTRL_LOAD_TOC</div><div class="ttdoc">CHAIN,FLAG = BCTRL(CHAIN, ADDR, INFLAG) - The combination of a bctrl instruction and the TOC reload r...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00203">PPCISelLowering.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a9da404662425b672e194e163961479a3"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a9da404662425b672e194e163961479a3">llvm::PPC::MOF_RPlusSImm16Mult4</a></div><div class="ttdeci">@ MOF_RPlusSImm16Mult4</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00715">PPCISelLowering.h:715</a></div></div>
<div class="ttc" id="astructllvm_1_1PPCTargetLowering_1_1CallFlags_html_adbc5ca83d58067e92846f8181257b33b"><div class="ttname"><a href="structllvm_1_1PPCTargetLowering_1_1CallFlags.html#adbc5ca83d58067e92846f8181257b33b">llvm::PPCTargetLowering::CallFlags::CallFlags</a></div><div class="ttdeci">CallFlags(CallingConv::ID CC, bool IsTailCall, bool IsVarArg, bool IsPatchPoint, bool IsIndirect, bool HasNest, bool NoMerge)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01181">PPCISelLowering.h:1181</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa82b0f1a7296f1ae77fe7a79dcd8631c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa82b0f1a7296f1ae77fe7a79dcd8631c">llvm::PPCISD::BCTRL_RM</a></div><div class="ttdeci">@ BCTRL_RM</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00210">PPCISelLowering.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aeff91ba7f74fec449108bf0c7bcac818"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeff91ba7f74fec449108bf0c7bcac818">llvm::PPCISD::LOAD_VEC_BE</a></div><div class="ttdeci">@ LOAD_VEC_BE</div><div class="ttdoc">VSRC, CHAIN = LOAD_VEC_BE CHAIN, Ptr - Occurs only for little endian.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00562">PPCISelLowering.h:562</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetMachine_html"><div class="ttname"><a href="classllvm_1_1PPCTargetMachine.html">llvm::PPCTargetMachine</a></div><div class="ttdoc">Common code between 32-bit and 64-bit PowerPC targets.</div><div class="ttdef"><b>Definition:</b> <a href="PPCTargetMachine_8h_source.html#l00026">PPCTargetMachine.h:26</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">llvm::ISD::STORE</a></div><div class="ttdeci">@ STORE</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00966">ISDOpcodes.h:966</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea">llvm::PPCISD::ADDIS_TLSLD_HA</a></div><div class="ttdeci">@ ADDIS_TLSLD_HA</div><div class="ttdoc">G8RC = ADDIS_TLSLD_HA x2, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction th...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00380">PPCISelLowering.h:380</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80ae2be36186859286206cbd97dc615c8e8"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ae2be36186859286206cbd97dc615c8e8">llvm::PPC::MOF_WordInt</a></div><div class="ttdeci">@ MOF_WordInt</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00724">PPCISelLowering.h:724</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692">llvm::PPCISD::ADDI_TLSGD_L</a></div><div class="ttdeci">@ ADDI_TLSGD_L</div><div class="ttdoc">x3 = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS model, produces an ADDI8 instruction t...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00356">PPCISelLowering.h:356</a></div></div>
<div class="ttc" id="anamespacellvm_html_a12143601a4f0bcae30a2f017fbe6bbd7"><div class="ttname"><a href="namespacellvm.html#a12143601a4f0bcae30a2f017fbe6bbd7">llvm::checkConvertToNonDenormSingle</a></div><div class="ttdeci">bool checkConvertToNonDenormSingle(APFloat &amp;ArgAPFloat)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l09127">PPCISelLowering.cpp:9127</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a0c9601934baa227ce802de96110b47bc"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a0c9601934baa227ce802de96110b47bc">llvm::PPCTargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">isTruncateFree - Return true if it's free to truncate a value of type Ty1 to type Ty2.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16826">PPCISelLowering.cpp:16826</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3">llvm::PPCISD::EXTSWSLI</a></div><div class="ttdeci">@ EXTSWSLI</div><div class="ttdoc">EXTSWSLI = The PPC extswsli instruction, which does an extend-sign word and shift left immediate.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00176">PPCISelLowering.h:176</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19addcc7a7066b3355e80163ae36bdac00e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addcc7a7066b3355e80163ae36bdac00e">llvm::PPCISD::TLSGD_AIX</a></div><div class="ttdeci">@ TLSGD_AIX</div><div class="ttdoc">GPRC = TLSGD_AIX, TOC_ENTRY, TOC_ENTRY G8RC = TLSGD_AIX, TOC_ENTRY, TOC_ENTRY Op that combines two re...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00375">PPCISelLowering.h:375</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a3d549266ccdcd583d15c88dfaa9e7e4a"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a3d549266ccdcd583d15c88dfaa9e7e4a">llvm::PPC::MOF_RPlusSImm16</a></div><div class="ttdeci">@ MOF_RPlusSImm16</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00713">PPCISelLowering.h:713</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">llvm::PPCISD::MFOCRF</a></div><div class="ttdeci">@ MFOCRF</div><div class="ttdoc">R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00219">PPCISelLowering.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_ab27448838ea5635fa836a68c3aa97b29"><div class="ttname"><a href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">llvm::PPC::isVMRGLShuffleMask</a></div><div class="ttdeci">bool isVMRGLShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &amp;DAG)</div><div class="ttdoc">isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL* instruction with the ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01968">PPCISelLowering.cpp:1968</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03">llvm::PPCISD::VECINSERT</a></div><div class="ttdeci">@ VECINSERT</div><div class="ttdoc">VECINSERT - The PPC vector insert instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00118">PPCISelLowering.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ab9d1ecf80764a45e6761396dfb71efdb"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab9d1ecf80764a45e6761396dfb71efdb">llvm::PPCISD::CALL_NOTOC</a></div><div class="ttdeci">@ CALL_NOTOC</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00190">PPCISelLowering.h:190</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a1c68a6f0cdbdeb8a431791ad286109a0"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a1c68a6f0cdbdeb8a431791ad286109a0">llvm::PPCTargetLowering::emitTrailingFence</a></div><div class="ttdeci">Instruction * emitTrailingFence(IRBuilderBase &amp;Builder, Instruction *Inst, AtomicOrdering Ord) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l11516">PPCISelLowering.cpp:11516</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4">llvm::PPCISD::SINT_VEC_TO_FP</a></div><div class="ttdeci">@ SINT_VEC_TO_FP</div><div class="ttdoc">Extract a subvector from signed integer vector and convert to FP.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00246">PPCISelLowering.h:246</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a6965a3973aa13b20ebaee31424136dcdab748f1b6c866a08f2b1e5a2216e8e73d"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcdab748f1b6c866a08f2b1e5a2216e8e73d">llvm::PPC::AM_PCRel</a></div><div class="ttdeci">@ AM_PCRel</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00745">PPCISelLowering.h:745</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa95297a81ed350b1df6d0e322be12e23"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa95297a81ed350b1df6d0e322be12e23">llvm::PPCISD::LD_SPLAT</a></div><div class="ttdeci">@ LD_SPLAT</div><div class="ttdoc">VSRC, CHAIN = LD_SPLAT, CHAIN, Ptr - a splatting load memory instructions such as LXVDSX,...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00570">PPCISelLowering.h:570</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4">llvm::PPCISD::SHL</a></div><div class="ttdeci">@ SHL</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00169">PPCISelLowering.h:169</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3">llvm::PPCISD::VEXTS</a></div><div class="ttdeci">@ VEXTS</div><div class="ttdoc">VEXTS, ByteWidth - takes an input in VSFRC and produces an output in VSFRC that is sign-extended from...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00087">PPCISelLowering.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01323">ISDOpcodes.h:1323</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a700728edd4a6a3ebe5797715cb535874"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a700728edd4a6a3ebe5797715cb535874">llvm::PPCTargetLowering::decomposeMulByConstant</a></div><div class="ttdeci">bool decomposeMulByConstant(LLVMContext &amp;Context, EVT VT, SDValue C) const override</div><div class="ttdoc">Return true if it is profitable to transform an integer multiplication-by-constant into simpler opera...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16917">PPCISelLowering.cpp:16917</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a19ee5344b14a547e1ede7370b62402ce"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a19ee5344b14a547e1ede7370b62402ce">llvm::PPCTargetLowering::SelectForceXFormMode</a></div><div class="ttdeci">PPC::AddrMode SelectForceXFormMode(SDValue N, SDValue &amp;Disp, SDValue &amp;Base, SelectionDAG &amp;DAG) const</div><div class="ttdoc">SelectForceXFormMode - Given the specified address, force it to be represented as an indexed [r+r] op...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l18000">PPCISelLowering.cpp:18000</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a10d6f09e62a827099ec8b54efb4c035d"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a10d6f09e62a827099ec8b54efb4c035d">llvm::PPCTargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *MBB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l12360">PPCISelLowering.cpp:12360</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a2d0ce4ee513f57d110efb8247ea59afb"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a2d0ce4ee513f57d110efb8247ea59afb">llvm::PPCTargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(SDValue Val, EVT VT2) const override</div><div class="ttdoc">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicit...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16842">PPCISelLowering.cpp:16842</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac677b8b728cb9be271ba1e5c69c4a323"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac677b8b728cb9be271ba1e5c69c4a323">llvm::PPCISD::PAIR_BUILD</a></div><div class="ttdeci">@ PAIR_BUILD</div><div class="ttdoc">PAIR_BUILD = Build a vector pair register from 2 VSX registers.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00481">PPCISelLowering.h:481</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a81c2ce31f2561bc76682f4a76f1ba0f0"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">llvm::TargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">virtual unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04722">TargetLowering.h:4722</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a61d752ab70921f29e5c50f5fb75b8c0c"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a61d752ab70921f29e5c50f5fb75b8c0c">llvm::PPCTargetLowering::useSoftFloat</a></div><div class="ttdeci">bool useSoftFloat() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01604">PPCISelLowering.cpp:1604</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9">llvm::PPCISD::FRE</a></div><div class="ttdeci">@ FRE</div><div class="ttdoc">Reciprocal estimate instructions (unary FP ops).</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00090">PPCISelLowering.h:90</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756">llvm::PPCISD::ST_VSR_SCAL_INT</a></div><div class="ttdeci">@ ST_VSR_SCAL_INT</div><div class="ttdoc">Store scalar integers from VSR.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00591">PPCISelLowering.h:591</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_acf15eefe45c9e2c4a90a40a7a9a779f3"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#acf15eefe45c9e2c4a90a40a7a9a779f3">llvm::PPCTargetLowering::shouldExpandAtomicCmpXchgInIR</a></div><div class="ttdeci">TargetLowering::AtomicExpansionKind shouldExpandAtomicCmpXchgInIR(AtomicCmpXchgInst *AI) const override</div><div class="ttdoc">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l18350">PPCISelLowering.cpp:18350</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">llvm::PPCISD::XXPERMDI</a></div><div class="ttdeci">@ XXPERMDI</div><div class="ttdoc">XXPERMDI - The PPC XXPERMDI instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00126">PPCISelLowering.h:126</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a853716015b99747c10b31bfb4241df91"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a853716015b99747c10b31bfb4241df91">PPC</a></div><div class="ttdeci">should just be implemented with a CLZ instruction Since there are other e PPC</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00709">README.txt:709</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdeci">@ Ins</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00160">MipsISelLowering.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a5888d77039ff78746d9ea8e4e218dfda"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a5888d77039ff78746d9ea8e4e218dfda">llvm::PPC::MOF_NoExt</a></div><div class="ttdeci">@ MOF_NoExt</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00709">PPCISelLowering.h:709</a></div></div>
<div class="ttc" id="aMachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a69d80889b6dd8adc73d19c115248c4bf"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a69d80889b6dd8adc73d19c115248c4bf">llvm::PPC::MOF_Vector256</a></div><div class="ttdeci">@ MOF_Vector256</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00728">PPCISelLowering.h:728</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422">llvm::PPCISD::GET_TLS_ADDR</a></div><div class="ttdeci">@ GET_TLS_ADDR</div><div class="ttdoc">x3 = GET_TLS_ADDR x3, Symbol - For the general-dynamic TLS model, produces a call to __tls_get_addr(s...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00361">PPCISelLowering.h:361</a></div></div>
<div class="ttc" id="aLVLGen_8cpp_html_a0a198e38a5def54ba58bebc655eda8e7"><div class="ttname"><a href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a></div><div class="ttdeci">#define RegName(no)</div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">llvm::PPCISD::BCTRL</a></div><div class="ttdeci">@ BCTRL</div><div class="ttdoc">CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a BCTRL instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00198">PPCISelLowering.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_afb9a1efd115f87d617c4bd692181df4c"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#afb9a1efd115f87d617c4bd692181df4c">llvm::PPCTargetLowering::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;FuncInfo, const TargetLibraryInfo *LibInfo) const override</div><div class="ttdoc">createFastISel - This method returns a target-specific FastISel object, or null if the target does no...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l17061">PPCISelLowering.cpp:17061</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_af14a8c78bfc30d674ff99092dfccbd51"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#af14a8c78bfc30d674ff99092dfccbd51">llvm::PPCTargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00993">PPCISelLowering.h:993</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80ad344a01b52e5179abac75ab1b8dd1206"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ad344a01b52e5179abac75ab1b8dd1206">llvm::PPC::MOF_AddrIsSImm32</a></div><div class="ttdeci">@ MOF_AddrIsSImm32</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00720">PPCISelLowering.h:720</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">llvm::TargetLoweringBase::Enabled</a></div><div class="ttdeci">@ Enabled</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00532">TargetLowering.h:532</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01485">Instructions.h:1485</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d">llvm::PPCISD::CMPB</a></div><div class="ttdeci">@ CMPB</div><div class="ttdoc">The CMPB instruction (takes two operands of i32 or i64).</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00130">PPCISelLowering.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379">llvm::PPCISD::GET_TLSLD_ADDR</a></div><div class="ttdeci">@ GET_TLSLD_ADDR</div><div class="ttdoc">x3 = GET_TLSLD_ADDR x3, Symbol - For the local-dynamic TLS model, produces a call to __tls_get_addr(s...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00391">PPCISelLowering.h:391</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a8bce339379d3a541ec57b178e6deeca0"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a8bce339379d3a541ec57b178e6deeca0">llvm::PPCTargetLowering::convertSelectOfConstantsToMath</a></div><div class="ttdeci">bool convertSelectOfConstantsToMath(EVT VT) const override</div><div class="ttdoc">Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l01042">PPCISelLowering.h:1042</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832">llvm::PPCISD::ATOMIC_CMP_SWAP_16</a></div><div class="ttdeci">@ ATOMIC_CMP_SWAP_16</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00597">PPCISelLowering.h:597</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa3e1bcb4164cc5411446f42f3aa16b957"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa3e1bcb4164cc5411446f42f3aa16b957">llvm::InlineAsm::Constraint_Z</a></div><div class="ttdeci">@ Constraint_Z</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00275">InlineAsm.h:275</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a91d45f6f637b1db940277d23e6d471db"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a91d45f6f637b1db940277d23e6d471db">llvm::PPCTargetLowering::convertSetCCLogicToBitwiseLogic</a></div><div class="ttdeci">bool convertSetCCLogicToBitwiseLogic(EVT VT) const override</div><div class="ttdoc">Use bitwise logic to make pairs of compares more efficient.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00822">PPCISelLowering.h:822</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73">llvm::PPCISD::FP_TO_UINT_IN_VSR</a></div><div class="ttdeci">@ FP_TO_UINT_IN_VSR</div><div class="ttdoc">Floating-point-to-integer conversion instructions.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00082">PPCISelLowering.h:82</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309e"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">llvm::Sched::Preference</a></div><div class="ttdeci">Preference</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00098">TargetLowering.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_a1a14301103c8d97e52ed0ca117ea6b65"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">llvm::PPC::get_VSPLTI_elt</a></div><div class="ttdeci">SDValue get_VSPLTI_elt(SDNode *N, unsigned ByteSize, SelectionDAG &amp;DAG)</div><div class="ttdoc">get_VSPLTI_elt - If this is a build_vector of constants which can be formed by using a vspltis[bhw] i...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l02478">PPCISelLowering.cpp:2478</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_add923d3128dce4cad95ce5ad642f6946"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#add923d3128dce4cad95ce5ad642f6946">llvm::PPCTargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const override</div><div class="ttdoc">Given a physical register constraint (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16250">PPCISelLowering.cpp:16250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPC_html_abdd78226dbbe3ffe081cffb3c9e76d80a7242650bdadf1b93569ad54074062ea1"><div class="ttname"><a href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a7242650bdadf1b93569ad54074062ea1">llvm::PPC::MOF_SubtargetBeforeP9</a></div><div class="ttdeci">@ MOF_SubtargetBeforeP9</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00731">PPCISelLowering.h:731</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681a40cd81ebfaf97cef327ad65d37b816da"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a40cd81ebfaf97cef327ad65d37b816da">llvm::TargetLoweringBase::TypeSplitVector</a></div><div class="ttdeci">@ TypeSplitVector</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00213">TargetLowering.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a07c87149008709f85754a38b4f22adaf"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a07c87149008709f85754a38b4f22adaf">llvm::PPCISD::STRICT_FCFID</a></div><div class="ttdeci">@ STRICT_FCFID</div><div class="ttdoc">Constrained integer-to-floating-point conversion instructions.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00499">PPCISelLowering.h:499</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ac92e8ccc748c33e78a958b4a590abf42"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac92e8ccc748c33e78a958b4a590abf42">llvm::PPCISD::FTSQRT</a></div><div class="ttdeci">@ FTSQRT</div><div class="ttdoc">Test instruction for software square root.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00094">PPCISelLowering.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a22040a96a01d1504b931efe54483505b"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a22040a96a01d1504b931efe54483505b">llvm::PPCTargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">getTargetNodeName() - This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01616">PPCISelLowering.cpp:1616</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21">llvm::PPCISD::EH_SJLJ_SETJMP</a></div><div class="ttdeci">@ EH_SJLJ_SETJMP</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00272">PPCISelLowering.h:272</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aeda0b757f19cd0c67deb589e0ce0cdb9"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aeda0b757f19cd0c67deb589e0ce0cdb9">llvm::PPCTargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t Imm) const override</div><div class="ttdoc">isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate,...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16871">PPCISelLowering.cpp:16871</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">llvm::MachineMemOperand::MONone</a></div><div class="ttdeci">@ MONone</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00132">MachineMemOperand.h:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ad357707a4ab97832b2f9ad24490b4376"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ad357707a4ab97832b2f9ad24490b4376">llvm::PPCTargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(const MachineFunction &amp;MF, EVT VT) const override</div><div class="ttdoc">isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster than a pair of fmul and fadd i...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l16944">PPCISelLowering.cpp:16944</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_aff42b7a0251319665ac35b24de49a9f3"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#aff42b7a0251319665ac35b24de49a9f3">llvm::PPCTargetLowering::shouldInlineQuadwordAtomics</a></div><div class="ttdeci">bool shouldInlineQuadwordAtomics() const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l18324">PPCISelLowering.cpp:18324</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_ab4ccdcee4c7a2e0892715d0a8094b86e"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ab4ccdcee4c7a2e0892715d0a8094b86e">llvm::PPCTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l15266">PPCISelLowering.cpp:15266</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdeci">@ f32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00057">MachineValueType.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baab95f49adf9bbe66a763a8b8622b97c59"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baab95f49adf9bbe66a763a8b8622b97c59">llvm::InlineAsm::Constraint_Zy</a></div><div class="ttdeci">@ Constraint_Zy</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00278">InlineAsm.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a3e60bf8e76e27b02eaccac58a62993f4"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a3e60bf8e76e27b02eaccac58a62993f4">llvm::PPCTargetLowering::isSelectSupported</a></div><div class="ttdeci">bool isSelectSupported(SelectSupportKind Kind) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00760">PPCISelLowering.h:760</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicCmpXchgInst_html"><div class="ttname"><a href="classllvm_1_1AtomicCmpXchgInst.html">llvm::AtomicCmpXchgInst</a></div><div class="ttdoc">An instruction that atomically checks whether a specified value is in a memory location,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00513">Instructions.h:513</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ab46d5355de307e34ab21c677c7c7c7db"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab46d5355de307e34ab21c677c7c7c7db">llvm::PPCISD::TLS_LOCAL_EXEC_MAT_ADDR</a></div><div class="ttdeci">@ TLS_LOCAL_EXEC_MAT_ADDR</div><div class="ttdoc">TLS_LOCAL_EXEC_MAT_ADDR = Materialize an address for TLS global address when using local exec access ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00475">PPCISelLowering.h:475</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing.</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca">llvm::PPCISD::ADDI_TLSGD_L_ADDR</a></div><div class="ttdeci">@ ADDI_TLSGD_L_ADDR</div><div class="ttdoc">G8RC = ADDI_TLSGD_L_ADDR G8RReg, Symbol, Symbol - Op that combines ADDI_TLSGD_L and GET_TLS_ADDR unti...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00366">PPCISelLowering.h:366</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a8a852db39a510adbbbadbbdede7aa648"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8a852db39a510adbbbadbbdede7aa648">llvm::PPCISD::STRICT_FCTIWZ</a></div><div class="ttdeci">@ STRICT_FCTIWZ</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00494">PPCISelLowering.h:494</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a575e134a5e8414029a5c4a284858e6cd"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">llvm::TargetLoweringBase::SelectSupportKind</a></div><div class="ttdeci">SelectSupportKind</div><div class="ttdoc">Enum that describes what type of support for selects the target has.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00238">TargetLowering.h:238</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613">llvm::PPCISD::COND_BRANCH</a></div><div class="ttdeci">@ COND_BRANCH</div><div class="ttdoc">CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This corresponds to the COND_BRANCH pseudo ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00294">PPCISelLowering.h:294</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a2cb46b1ded73af4c2924bd2d1d8db334"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a2cb46b1ded73af4c2924bd2d1d8db334">llvm::PPCTargetLowering::emitProbedAlloca</a></div><div class="ttdeci">MachineBasicBlock * emitProbedAlloca(MachineInstr &amp;MI, MachineBasicBlock *MBB) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l12198">PPCISelLowering.cpp:12198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af5d482f504e4591346e162e5cf33faaa"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5d482f504e4591346e162e5cf33faaa">llvm::PPCISD::TLS_DYNAMIC_MAT_PCREL_ADDR</a></div><div class="ttdeci">@ TLS_DYNAMIC_MAT_PCREL_ADDR</div><div class="ttdoc">TLS_DYNAMIC_MAT_PCREL_ADDR = Materialize a PC Relative address for TLS global address when using dyna...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00470">PPCISelLowering.h:470</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030">llvm::PPCISD::FRSQRTE</a></div><div class="ttdeci">@ FRSQRTE</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00091">PPCISelLowering.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCTargetLowering_html_a20e0ba2c46bef474e31cf8c2f9322db0"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#a20e0ba2c46bef474e31cf8c2f9322db0">llvm::PPCTargetLowering::hasInlineStackProbe</a></div><div class="ttdeci">bool hasInlineStackProbe(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l12168">PPCISelLowering.cpp:12168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f">llvm::PPCISD::VECSHL</a></div><div class="ttdeci">@ VECSHL</div><div class="ttdoc">VECSHL - The PPC vector shift left instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00122">PPCISelLowering.h:122</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962">llvm::PPCISD::FCFIDS</a></div><div class="ttdeci">@ FCFIDS</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00067">PPCISelLowering.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:36 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
