// Seed: 3024171097
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    input supply1 id_3,
    input uwire id_4
);
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input uwire id_6,
    output wire id_7,
    output wand id_8,
    input tri id_9,
    input wand id_10,
    input wand id_11,
    input tri0 id_12,
    output wire id_13,
    input wor id_14,
    inout wand id_15,
    input tri id_16,
    output uwire id_17,
    output wand id_18,
    output supply1 id_19,
    input wor id_20,
    input wire id_21,
    output supply1 id_22,
    output supply1 id_23,
    input wand id_24,
    input wor id_25,
    input tri id_26,
    input tri0 id_27,
    output tri id_28,
    input wand id_29,
    input tri id_30,
    output tri0 id_31
);
  assign id_19 = id_6;
  nor (
      id_19,
      id_29,
      id_5,
      id_25,
      id_11,
      id_0,
      id_14,
      id_20,
      id_6,
      id_15,
      id_1,
      id_27,
      id_24,
      id_16,
      id_12,
      id_3,
      id_4,
      id_26,
      id_10,
      id_30,
      id_21
  );
  module_0(
      id_4, id_4, id_27, id_6, id_9
  );
endmodule
