/**********************************************************************************************************************
 * \file ifx_mcmcan_mram.h
 * \copyright Copyright (C) Infineon Technologies AG 2019
 *
 * Use of this file is subject to the terms of use agreed between (i) you or the company in which ordinary course of
 * business you are acting and (ii) Infineon Technologies AG or its licensees. If and as long as no such terms of use
 * are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization obtaining a copy of the software and
 * accompanying documentation covered by this license (the "Software") to use, reproduce, display, distribute, execute,
 * and transmit the Software, and to prepare derivative works of the Software, and to permit third-parties to whom the
 * Software is furnished to do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including the above license grant, this restriction
 * and the following disclaimer, must be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are solely in the form of
 * machine-executable object code generated by a source language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT SHALL THE
 * COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN
 * CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *********************************************************************************************************************/

#ifndef IFX_MCMCAN_MRAM_H
#define IFX_MCMCAN_MRAM_H

#include "_Impl/IfxCan_cfg.h"

/* Miscellaneous macros to calculate the CAN Message RAM partition */
#define SID_FILTER_SIZE                 (4)
#define XID_FILTER_SIZE                 (8)
#define TXEVENT_SIZE                    (8)
#define R0_R1_SIZE                      (8)
#define T0_T1_SIZE                      (8)
#define CRE_FIXED_SIZE                  (96 * 4)
#define CRE_STD_RT_ELEMENT_SIZE         (4)
#define CRE_XTD_RT_ELEMENT_SIZE         (4)
#define CRE_STD_FRT_ELEMENT_SIZE        (4)
#define CRE_XTD_FRT_ELEMENT_SIZE        (4)
#define CRE_STD_TSD_ELEMENT_SIZE        (4)
#define CRE_XTD_TSD_ELEMENT_SIZE        (4)
#define CRE_SA_ALIGN(n)                 ((n + 15) & ~0xf)

#define IfxCan_DataFieldSize_8_SZ       8
#define IfxCan_DataFieldSize_12_SZ      12
#define IfxCan_DataFieldSize_16_SZ      16
#define IfxCan_DataFieldSize_20_SZ      20
#define IfxCan_DataFieldSize_24_SZ      24
#define IfxCan_DataFieldSize_32_SZ      32
#define IfxCan_DataFieldSize_48_SZ      48
#define IfxCan_DataFieldSize_64_SZ      64
#define CONCAT(A, B)                    A ## B
#define EXPAND_CONCAT(A)                CONCAT(A, _SZ)
#define DATA_SIZE_BYTES(n)              EXPAND_CONCAT(n)

#ifndef CAN0_N0_SID_FILTER_LIST_SIZE
#define CAN0_N0_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN0_N0_XID_FILTER_LIST_SIZE
#define CAN0_N0_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN0_N0_RX_FIFO0_SIZE
#define CAN0_N0_RX_FIFO0_SIZE 0
#endif

#ifndef CAN0_N0_RX_FIFO1_SIZE
#define CAN0_N0_RX_FIFO1_SIZE 0
#endif

#ifndef CAN0_N0_RX_BUFFER_SIZE
#define CAN0_N0_RX_BUFFER_SIZE 0
#endif

#ifndef CAN0_N0_TX_EVENT_FIFO_SIZE
#define CAN0_N0_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN0_N0_TX_FIFO_SIZE
#define CAN0_N0_TX_FIFO_SIZE 0
#endif

#ifndef CAN0_N0_TX_DEDICATED_BUFFER_SIZE
#define CAN0_N0_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN0_N0_RX_FIFO0_DATA_SIZE
#define CAN0_N0_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N0_RX_FIFO1_DATA_SIZE
#define CAN0_N0_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N0_RX_BUFFER_DATA_SIZE
#define CAN0_N0_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N0_TX_BUFFER_DATA_SIZE
#define CAN0_N0_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N0_CRE_STD_RT_SIZE
#define CAN0_N0_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN0_N0_CRE_XTD_RT_SIZE
#define CAN0_N0_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN0_N0_CRE_STD_FRT_SIZE
#define CAN0_N0_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN0_N0_CRE_XTD_FRT_SIZE
#define CAN0_N0_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN0_N0_CRE_STD_TSD_SIZE
#define CAN0_N0_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN0_N0_CRE_XTD_TSD_SIZE
#define CAN0_N0_CRE_XTD_TSD_SIZE 0
#endif

#define CAN0_N0_FLSSA                   0
#define CAN0_N0_FLESA                   (CAN0_N0_FLSSA + (CAN0_N0_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN0_N0_F0SA                    (CAN0_N0_FLESA + (CAN0_N0_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN0_N0_F1SA                    (CAN0_N0_F0SA + (CAN0_N0_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN0_N0_RX_FIFO0_DATA_SIZE))))
#define CAN0_N0_RBSA                    (CAN0_N0_F1SA + (CAN0_N0_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN0_N0_RX_FIFO1_DATA_SIZE))))
#define CAN0_N0_EFSA                    (CAN0_N0_RBSA + (CAN0_N0_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN0_N0_RX_BUFFER_DATA_SIZE))))
#define CAN0_N0_TBSA                    (CAN0_N0_EFSA + (CAN0_N0_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN0_N0_CRE_SA                  CRE_SA_ALIGN(CAN0_N0_TBSA + (CAN0_N0_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN0_N0_TX_BUFFER_DATA_SIZE))))
#define CAN0_N0_CRE_STD_RT_SA           (CAN0_N0_CRE_SA + CRE_FIXED_SIZE)
#define CAN0_N0_CRE_XTD_RT_SA           (CAN0_N0_CRE_STD_RT_SA + (CAN0_N0_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN0_N0_CRE_STD_FRT_SA          (CAN0_N0_CRE_XTD_RT_SA + (CAN0_N0_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN0_N0_CRE_XTD_FRT_SA          (CAN0_N0_CRE_STD_FRT_SA + (CAN0_N0_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN0_N0_CRE_STD_TSD_SA          (CAN0_N0_CRE_XTD_FRT_SA + (CAN0_N0_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN0_N0_CRE_XTD_TSD_SA          (CAN0_N0_CRE_STD_TSD_SA + (CAN0_N0_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN0_N1_SID_FILTER_LIST_SIZE
#define CAN0_N1_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN0_N1_XID_FILTER_LIST_SIZE
#define CAN0_N1_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN0_N1_RX_FIFO0_SIZE
#define CAN0_N1_RX_FIFO0_SIZE 0
#endif

#ifndef CAN0_N1_RX_FIFO1_SIZE
#define CAN0_N1_RX_FIFO1_SIZE 0
#endif

#ifndef CAN0_N1_RX_BUFFER_SIZE
#define CAN0_N1_RX_BUFFER_SIZE 0
#endif

#ifndef CAN0_N1_TX_EVENT_FIFO_SIZE
#define CAN0_N1_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN0_N1_TX_FIFO_SIZE
#define CAN0_N1_TX_FIFO_SIZE 0
#endif

#ifndef CAN0_N1_TX_DEDICATED_BUFFER_SIZE
#define CAN0_N1_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN0_N1_RX_FIFO0_DATA_SIZE
#define CAN0_N1_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N1_RX_FIFO1_DATA_SIZE
#define CAN0_N1_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N1_RX_BUFFER_DATA_SIZE
#define CAN0_N1_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N1_TX_BUFFER_DATA_SIZE
#define CAN0_N1_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N1_CRE_STD_RT_SIZE
#define CAN0_N1_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN0_N1_CRE_XTD_RT_SIZE
#define CAN0_N1_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN0_N1_CRE_STD_FRT_SIZE
#define CAN0_N1_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN0_N1_CRE_XTD_FRT_SIZE
#define CAN0_N1_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN0_N1_CRE_STD_TSD_SIZE
#define CAN0_N1_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN0_N1_CRE_XTD_TSD_SIZE
#define CAN0_N1_CRE_XTD_TSD_SIZE 0
#endif

#define CAN0_N1_FLSSA                   (CAN0_N0_CRE_XTD_TSD_SA + (CAN0_N0_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN0_N1_FLESA                   (CAN0_N1_FLSSA + (CAN0_N1_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN0_N1_F0SA                    (CAN0_N1_FLESA + (CAN0_N1_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN0_N1_F1SA                    (CAN0_N1_F0SA + (CAN0_N1_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN0_N1_RX_FIFO0_DATA_SIZE))))
#define CAN0_N1_RBSA                    (CAN0_N1_F1SA + (CAN0_N1_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN0_N1_RX_FIFO1_DATA_SIZE))))
#define CAN0_N1_EFSA                    (CAN0_N1_RBSA + (CAN0_N1_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN0_N1_RX_BUFFER_DATA_SIZE))))
#define CAN0_N1_TBSA                    (CAN0_N1_EFSA + (CAN0_N1_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN0_N1_CRE_SA                  CRE_SA_ALIGN(CAN0_N1_TBSA + (CAN0_N1_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN0_N1_TX_BUFFER_DATA_SIZE))))
#define CAN0_N1_CRE_STD_RT_SA           (CAN0_N1_CRE_SA + CRE_FIXED_SIZE)
#define CAN0_N1_CRE_XTD_RT_SA           (CAN0_N1_CRE_STD_RT_SA + (CAN0_N1_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN0_N1_CRE_STD_FRT_SA          (CAN0_N1_CRE_XTD_RT_SA + (CAN0_N1_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN0_N1_CRE_XTD_FRT_SA          (CAN0_N1_CRE_STD_FRT_SA + (CAN0_N1_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN0_N1_CRE_STD_TSD_SA          (CAN0_N1_CRE_XTD_FRT_SA + (CAN0_N1_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN0_N1_CRE_XTD_TSD_SA          (CAN0_N1_CRE_STD_TSD_SA + (CAN0_N1_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN0_N2_SID_FILTER_LIST_SIZE
#define CAN0_N2_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN0_N2_XID_FILTER_LIST_SIZE
#define CAN0_N2_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN0_N2_RX_FIFO0_SIZE
#define CAN0_N2_RX_FIFO0_SIZE 0
#endif

#ifndef CAN0_N2_RX_FIFO1_SIZE
#define CAN0_N2_RX_FIFO1_SIZE 0
#endif

#ifndef CAN0_N2_RX_BUFFER_SIZE
#define CAN0_N2_RX_BUFFER_SIZE 0
#endif

#ifndef CAN0_N2_TX_EVENT_FIFO_SIZE
#define CAN0_N2_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN0_N2_TX_FIFO_SIZE
#define CAN0_N2_TX_FIFO_SIZE 0
#endif

#ifndef CAN0_N2_TX_DEDICATED_BUFFER_SIZE
#define CAN0_N2_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN0_N2_RX_FIFO0_DATA_SIZE
#define CAN0_N2_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N2_RX_FIFO1_DATA_SIZE
#define CAN0_N2_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N2_RX_BUFFER_DATA_SIZE
#define CAN0_N2_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N2_TX_BUFFER_DATA_SIZE
#define CAN0_N2_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N2_CRE_STD_RT_SIZE
#define CAN0_N2_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN0_N2_CRE_XTD_RT_SIZE
#define CAN0_N2_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN0_N2_CRE_STD_FRT_SIZE
#define CAN0_N2_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN0_N2_CRE_XTD_FRT_SIZE
#define CAN0_N2_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN0_N2_CRE_STD_TSD_SIZE
#define CAN0_N2_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN0_N2_CRE_XTD_TSD_SIZE
#define CAN0_N2_CRE_XTD_TSD_SIZE 0
#endif

#define CAN0_N2_FLSSA                   (CAN0_N1_CRE_XTD_TSD_SA + (CAN0_N1_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN0_N2_FLESA                   (CAN0_N2_FLSSA + (CAN0_N2_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN0_N2_F0SA                    (CAN0_N2_FLESA + (CAN0_N2_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN0_N2_F1SA                    (CAN0_N2_F0SA + (CAN0_N2_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN0_N2_RX_FIFO0_DATA_SIZE))))
#define CAN0_N2_RBSA                    (CAN0_N2_F1SA + (CAN0_N2_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN0_N2_RX_FIFO1_DATA_SIZE))))
#define CAN0_N2_EFSA                    (CAN0_N2_RBSA + (CAN0_N2_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN0_N2_RX_BUFFER_DATA_SIZE))))
#define CAN0_N2_TBSA                    (CAN0_N2_EFSA + (CAN0_N2_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN0_N2_CRE_SA                  CRE_SA_ALIGN(CAN0_N2_TBSA + (CAN0_N2_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN0_N2_TX_BUFFER_DATA_SIZE))))
#define CAN0_N2_CRE_STD_RT_SA           (CAN0_N2_CRE_SA + CRE_FIXED_SIZE)
#define CAN0_N2_CRE_XTD_RT_SA           (CAN0_N2_CRE_STD_RT_SA + (CAN0_N2_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN0_N2_CRE_STD_FRT_SA          (CAN0_N2_CRE_XTD_RT_SA + (CAN0_N2_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN0_N2_CRE_XTD_FRT_SA          (CAN0_N2_CRE_STD_FRT_SA + (CAN0_N2_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN0_N2_CRE_STD_TSD_SA          (CAN0_N2_CRE_XTD_FRT_SA + (CAN0_N2_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN0_N2_CRE_XTD_TSD_SA          (CAN0_N2_CRE_STD_TSD_SA + (CAN0_N2_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN0_N3_SID_FILTER_LIST_SIZE
#define CAN0_N3_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN0_N3_XID_FILTER_LIST_SIZE
#define CAN0_N3_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN0_N3_RX_FIFO0_SIZE
#define CAN0_N3_RX_FIFO0_SIZE 0
#endif

#ifndef CAN0_N3_RX_FIFO1_SIZE
#define CAN0_N3_RX_FIFO1_SIZE 0
#endif

#ifndef CAN0_N3_RX_BUFFER_SIZE
#define CAN0_N3_RX_BUFFER_SIZE 0
#endif

#ifndef CAN0_N3_TX_EVENT_FIFO_SIZE
#define CAN0_N3_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN0_N3_TX_FIFO_SIZE
#define CAN0_N3_TX_FIFO_SIZE 0
#endif

#ifndef CAN0_N3_TX_DEDICATED_BUFFER_SIZE
#define CAN0_N3_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN0_N3_RX_FIFO0_DATA_SIZE
#define CAN0_N3_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N3_RX_FIFO1_DATA_SIZE
#define CAN0_N3_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N3_RX_BUFFER_DATA_SIZE
#define CAN0_N3_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N3_TX_BUFFER_DATA_SIZE
#define CAN0_N3_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN0_N3_CRE_STD_RT_SIZE
#define CAN0_N3_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN0_N3_CRE_XTD_RT_SIZE
#define CAN0_N3_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN0_N3_CRE_STD_FRT_SIZE
#define CAN0_N3_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN0_N3_CRE_XTD_FRT_SIZE
#define CAN0_N3_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN0_N3_CRE_STD_TSD_SIZE
#define CAN0_N3_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN0_N3_CRE_XTD_TSD_SIZE
#define CAN0_N3_CRE_XTD_TSD_SIZE 0
#endif

#define CAN0_N3_FLSSA                   (CAN0_N2_CRE_XTD_TSD_SA + (CAN0_N2_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN0_N3_FLESA                   (CAN0_N3_FLSSA + (CAN0_N3_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN0_N3_F0SA                    (CAN0_N3_FLESA + (CAN0_N3_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN0_N3_F1SA                    (CAN0_N3_F0SA + (CAN0_N3_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN0_N3_RX_FIFO0_DATA_SIZE))))
#define CAN0_N3_RBSA                    (CAN0_N3_F1SA + (CAN0_N3_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN0_N3_RX_FIFO1_DATA_SIZE))))
#define CAN0_N3_EFSA                    (CAN0_N3_RBSA + (CAN0_N3_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN0_N3_RX_BUFFER_DATA_SIZE))))
#define CAN0_N3_TBSA                    (CAN0_N3_EFSA + (CAN0_N3_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN0_N3_CRE_SA                  CRE_SA_ALIGN(CAN0_N3_TBSA + (CAN0_N3_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN0_N3_TX_BUFFER_DATA_SIZE))))
#define CAN0_N3_CRE_STD_RT_SA           (CAN0_N3_CRE_SA + CRE_FIXED_SIZE)
#define CAN0_N3_CRE_XTD_RT_SA           (CAN0_N3_CRE_STD_RT_SA + (CAN0_N3_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN0_N3_CRE_STD_FRT_SA          (CAN0_N3_CRE_XTD_RT_SA + (CAN0_N3_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN0_N3_CRE_XTD_FRT_SA          (CAN0_N3_CRE_STD_FRT_SA + (CAN0_N3_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN0_N3_CRE_STD_TSD_SA          (CAN0_N3_CRE_XTD_FRT_SA + (CAN0_N3_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN0_N3_CRE_XTD_TSD_SA          (CAN0_N3_CRE_STD_TSD_SA + (CAN0_N3_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#if IFXCAN_NUM_MODULES > 1

#ifndef CAN1_N0_SID_FILTER_LIST_SIZE
#define CAN1_N0_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN1_N0_XID_FILTER_LIST_SIZE
#define CAN1_N0_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN1_N0_RX_FIFO0_SIZE
#define CAN1_N0_RX_FIFO0_SIZE 0
#endif

#ifndef CAN1_N0_RX_FIFO1_SIZE
#define CAN1_N0_RX_FIFO1_SIZE 0
#endif

#ifndef CAN1_N0_RX_BUFFER_SIZE
#define CAN1_N0_RX_BUFFER_SIZE 0
#endif

#ifndef CAN1_N0_TX_EVENT_FIFO_SIZE
#define CAN1_N0_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN1_N0_TX_FIFO_SIZE
#define CAN1_N0_TX_FIFO_SIZE 0
#endif

#ifndef CAN1_N0_TX_DEDICATED_BUFFER_SIZE
#define CAN1_N0_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN1_N0_RX_FIFO0_DATA_SIZE
#define CAN1_N0_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N0_RX_FIFO1_DATA_SIZE
#define CAN1_N0_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N0_RX_BUFFER_DATA_SIZE
#define CAN1_N0_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N0_TX_BUFFER_DATA_SIZE
#define CAN1_N0_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N0_CRE_STD_RT_SIZE
#define CAN1_N0_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN1_N0_CRE_XTD_RT_SIZE
#define CAN1_N0_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN1_N0_CRE_STD_FRT_SIZE
#define CAN1_N0_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN1_N0_CRE_XTD_FRT_SIZE
#define CAN1_N0_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN1_N0_CRE_STD_TSD_SIZE
#define CAN1_N0_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN1_N0_CRE_XTD_TSD_SIZE
#define CAN1_N0_CRE_XTD_TSD_SIZE 0
#endif

#define CAN1_N0_FLSSA                   0
#define CAN1_N0_FLESA                   (CAN1_N0_FLSSA + (CAN1_N0_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN1_N0_F0SA                    (CAN1_N0_FLESA + (CAN1_N0_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN1_N0_F1SA                    (CAN1_N0_F0SA + (CAN1_N0_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN1_N0_RX_FIFO0_DATA_SIZE))))
#define CAN1_N0_RBSA                    (CAN1_N0_F1SA + (CAN1_N0_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN1_N0_RX_FIFO1_DATA_SIZE))))
#define CAN1_N0_EFSA                    (CAN1_N0_RBSA + (CAN1_N0_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN1_N0_RX_BUFFER_DATA_SIZE))))
#define CAN1_N0_TBSA                    (CAN1_N0_EFSA + (CAN1_N0_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN1_N0_CRE_SA                  CRE_SA_ALIGN(CAN1_N0_TBSA + (CAN1_N0_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN1_N0_TX_BUFFER_DATA_SIZE))))
#define CAN1_N0_CRE_STD_RT_SA           (CAN1_N0_CRE_SA + CRE_FIXED_SIZE)
#define CAN1_N0_CRE_XTD_RT_SA           (CAN1_N0_CRE_STD_RT_SA + (CAN1_N0_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN1_N0_CRE_STD_FRT_SA          (CAN1_N0_CRE_XTD_RT_SA + (CAN1_N0_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN1_N0_CRE_XTD_FRT_SA          (CAN1_N0_CRE_STD_FRT_SA + (CAN1_N0_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN1_N0_CRE_STD_TSD_SA          (CAN1_N0_CRE_XTD_FRT_SA + (CAN1_N0_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN1_N0_CRE_XTD_TSD_SA          (CAN1_N0_CRE_STD_TSD_SA + (CAN1_N0_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN1_N1_SID_FILTER_LIST_SIZE
#define CAN1_N1_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN1_N1_XID_FILTER_LIST_SIZE
#define CAN1_N1_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN1_N1_RX_FIFO0_SIZE
#define CAN1_N1_RX_FIFO0_SIZE 0
#endif

#ifndef CAN1_N1_RX_FIFO1_SIZE
#define CAN1_N1_RX_FIFO1_SIZE 0
#endif

#ifndef CAN1_N1_RX_BUFFER_SIZE
#define CAN1_N1_RX_BUFFER_SIZE 0
#endif

#ifndef CAN1_N1_TX_EVENT_FIFO_SIZE
#define CAN1_N1_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN1_N1_TX_FIFO_SIZE
#define CAN1_N1_TX_FIFO_SIZE 0
#endif

#ifndef CAN1_N1_TX_DEDICATED_BUFFER_SIZE
#define CAN1_N1_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN1_N1_RX_FIFO0_DATA_SIZE
#define CAN1_N1_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N1_RX_FIFO1_DATA_SIZE
#define CAN1_N1_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N1_RX_BUFFER_DATA_SIZE
#define CAN1_N1_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N1_TX_BUFFER_DATA_SIZE
#define CAN1_N1_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N1_CRE_STD_RT_SIZE
#define CAN1_N1_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN1_N1_CRE_XTD_RT_SIZE
#define CAN1_N1_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN1_N1_CRE_STD_FRT_SIZE
#define CAN1_N1_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN1_N1_CRE_XTD_FRT_SIZE
#define CAN1_N1_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN1_N1_CRE_STD_TSD_SIZE
#define CAN1_N1_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN1_N1_CRE_XTD_TSD_SIZE
#define CAN1_N1_CRE_XTD_TSD_SIZE 0
#endif

#define CAN1_N1_FLSSA                   (CAN1_N0_CRE_XTD_TSD_SA + (CAN1_N0_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN1_N1_FLESA                   (CAN1_N1_FLSSA + (CAN1_N1_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN1_N1_F0SA                    (CAN1_N1_FLESA + (CAN1_N1_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN1_N1_F1SA                    (CAN1_N1_F0SA + (CAN1_N1_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN1_N1_RX_FIFO0_DATA_SIZE))))
#define CAN1_N1_RBSA                    (CAN1_N1_F1SA + (CAN1_N1_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN1_N1_RX_FIFO1_DATA_SIZE))))
#define CAN1_N1_EFSA                    (CAN1_N1_RBSA + (CAN1_N1_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN1_N1_RX_BUFFER_DATA_SIZE))))
#define CAN1_N1_TBSA                    (CAN1_N1_EFSA + (CAN1_N1_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN1_N1_CRE_SA                  CRE_SA_ALIGN(CAN1_N1_TBSA + (CAN1_N1_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN1_N1_TX_BUFFER_DATA_SIZE))))
#define CAN1_N1_CRE_STD_RT_SA           (CAN1_N1_CRE_SA + CRE_FIXED_SIZE)
#define CAN1_N1_CRE_XTD_RT_SA           (CAN1_N1_CRE_STD_RT_SA + (CAN1_N1_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN1_N1_CRE_STD_FRT_SA          (CAN1_N1_CRE_XTD_RT_SA + (CAN1_N1_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN1_N1_CRE_XTD_FRT_SA          (CAN1_N1_CRE_STD_FRT_SA + (CAN1_N1_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN1_N1_CRE_STD_TSD_SA          (CAN1_N1_CRE_XTD_FRT_SA + (CAN1_N1_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN1_N1_CRE_XTD_TSD_SA          (CAN1_N1_CRE_STD_TSD_SA + (CAN1_N1_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN1_N2_SID_FILTER_LIST_SIZE
#define CAN1_N2_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN1_N2_XID_FILTER_LIST_SIZE
#define CAN1_N2_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN1_N2_RX_FIFO0_SIZE
#define CAN1_N2_RX_FIFO0_SIZE 0
#endif

#ifndef CAN1_N2_RX_FIFO1_SIZE
#define CAN1_N2_RX_FIFO1_SIZE 0
#endif

#ifndef CAN1_N2_RX_BUFFER_SIZE
#define CAN1_N2_RX_BUFFER_SIZE 0
#endif

#ifndef CAN1_N2_TX_EVENT_FIFO_SIZE
#define CAN1_N2_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN1_N2_TX_FIFO_SIZE
#define CAN1_N2_TX_FIFO_SIZE 0
#endif

#ifndef CAN1_N2_TX_DEDICATED_BUFFER_SIZE
#define CAN1_N2_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN1_N2_RX_FIFO0_DATA_SIZE
#define CAN1_N2_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N2_RX_FIFO1_DATA_SIZE
#define CAN1_N2_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N2_RX_BUFFER_DATA_SIZE
#define CAN1_N2_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N2_TX_BUFFER_DATA_SIZE
#define CAN1_N2_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N2_CRE_STD_RT_SIZE
#define CAN1_N2_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN1_N2_CRE_XTD_RT_SIZE
#define CAN1_N2_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN1_N2_CRE_STD_FRT_SIZE
#define CAN1_N2_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN1_N2_CRE_XTD_FRT_SIZE
#define CAN1_N2_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN1_N2_CRE_STD_TSD_SIZE
#define CAN1_N2_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN1_N2_CRE_XTD_TSD_SIZE
#define CAN1_N2_CRE_XTD_TSD_SIZE 0
#endif

#define CAN1_N2_FLSSA                   (CAN1_N1_CRE_XTD_TSD_SA + (CAN1_N1_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN1_N2_FLESA                   (CAN1_N2_FLSSA + (CAN1_N2_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN1_N2_F0SA                    (CAN1_N2_FLESA + (CAN1_N2_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN1_N2_F1SA                    (CAN1_N2_F0SA + (CAN1_N2_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN1_N2_RX_FIFO0_DATA_SIZE))))
#define CAN1_N2_RBSA                    (CAN1_N2_F1SA + (CAN1_N2_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN1_N2_RX_FIFO1_DATA_SIZE))))
#define CAN1_N2_EFSA                    (CAN1_N2_RBSA + (CAN1_N2_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN1_N2_RX_BUFFER_DATA_SIZE))))
#define CAN1_N2_TBSA                    (CAN1_N2_EFSA + (CAN1_N2_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN1_N2_CRE_SA                  CRE_SA_ALIGN(CAN1_N2_TBSA + (CAN1_N2_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN1_N2_TX_BUFFER_DATA_SIZE))))
#define CAN1_N2_CRE_STD_RT_SA           (CAN1_N2_CRE_SA + CRE_FIXED_SIZE)
#define CAN1_N2_CRE_XTD_RT_SA           (CAN1_N2_CRE_STD_RT_SA + (CAN1_N2_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN1_N2_CRE_STD_FRT_SA          (CAN1_N2_CRE_XTD_RT_SA + (CAN1_N2_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN1_N2_CRE_XTD_FRT_SA          (CAN1_N2_CRE_STD_FRT_SA + (CAN1_N2_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN1_N2_CRE_STD_TSD_SA          (CAN1_N2_CRE_XTD_FRT_SA + (CAN1_N2_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN1_N2_CRE_XTD_TSD_SA          (CAN1_N2_CRE_STD_TSD_SA + (CAN1_N2_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN1_N3_SID_FILTER_LIST_SIZE
#define CAN1_N3_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN1_N3_XID_FILTER_LIST_SIZE
#define CAN1_N3_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN1_N3_RX_FIFO0_SIZE
#define CAN1_N3_RX_FIFO0_SIZE 0
#endif

#ifndef CAN1_N3_RX_FIFO1_SIZE
#define CAN1_N3_RX_FIFO1_SIZE 0
#endif

#ifndef CAN1_N3_RX_BUFFER_SIZE
#define CAN1_N3_RX_BUFFER_SIZE 0
#endif

#ifndef CAN1_N3_TX_EVENT_FIFO_SIZE
#define CAN1_N3_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN1_N3_TX_FIFO_SIZE
#define CAN1_N3_TX_FIFO_SIZE 0
#endif

#ifndef CAN1_N3_TX_DEDICATED_BUFFER_SIZE
#define CAN1_N3_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN1_N3_RX_FIFO0_DATA_SIZE
#define CAN1_N3_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N3_RX_FIFO1_DATA_SIZE
#define CAN1_N3_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N3_RX_BUFFER_DATA_SIZE
#define CAN1_N3_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N3_TX_BUFFER_DATA_SIZE
#define CAN1_N3_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN1_N3_CRE_STD_RT_SIZE
#define CAN1_N3_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN1_N3_CRE_XTD_RT_SIZE
#define CAN1_N3_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN1_N3_CRE_STD_FRT_SIZE
#define CAN1_N3_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN1_N3_CRE_XTD_FRT_SIZE
#define CAN1_N3_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN1_N3_CRE_STD_TSD_SIZE
#define CAN1_N3_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN1_N3_CRE_XTD_TSD_SIZE
#define CAN1_N3_CRE_XTD_TSD_SIZE 0
#endif

#define CAN1_N3_FLSSA                   (CAN1_N2_CRE_XTD_TSD_SA + (CAN1_N2_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN1_N3_FLESA                   (CAN1_N3_FLSSA + (CAN1_N3_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN1_N3_F0SA                    (CAN1_N3_FLESA + (CAN1_N3_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN1_N3_F1SA                    (CAN1_N3_F0SA + (CAN1_N3_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN1_N3_RX_FIFO0_DATA_SIZE))))
#define CAN1_N3_RBSA                    (CAN1_N3_F1SA + (CAN1_N3_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN1_N3_RX_FIFO1_DATA_SIZE))))
#define CAN1_N3_EFSA                    (CAN1_N3_RBSA + (CAN1_N3_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN1_N3_RX_BUFFER_DATA_SIZE))))
#define CAN1_N3_TBSA                    (CAN1_N3_EFSA + (CAN1_N3_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN1_N3_CRE_SA                  CRE_SA_ALIGN(CAN1_N3_TBSA + (CAN1_N3_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN1_N3_TX_BUFFER_DATA_SIZE))))
#define CAN1_N3_CRE_STD_RT_SA           (CAN1_N3_CRE_SA + CRE_FIXED_SIZE)
#define CAN1_N3_CRE_XTD_RT_SA           (CAN1_N3_CRE_STD_RT_SA + (CAN1_N3_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN1_N3_CRE_STD_FRT_SA          (CAN1_N3_CRE_XTD_RT_SA + (CAN1_N3_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN1_N3_CRE_XTD_FRT_SA          (CAN1_N3_CRE_STD_FRT_SA + (CAN1_N3_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN1_N3_CRE_STD_TSD_SA          (CAN1_N3_CRE_XTD_FRT_SA + (CAN1_N3_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN1_N3_CRE_XTD_TSD_SA          (CAN1_N3_CRE_STD_TSD_SA + (CAN1_N3_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#endif /* #if IFXCAN_NUM_MODULES > 1 */

#if IFXCAN_NUM_MODULES > 2

#ifndef CAN2_N0_SID_FILTER_LIST_SIZE
#define CAN2_N0_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN2_N0_XID_FILTER_LIST_SIZE
#define CAN2_N0_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN2_N0_RX_FIFO0_SIZE
#define CAN2_N0_RX_FIFO0_SIZE 0
#endif

#ifndef CAN2_N0_RX_FIFO1_SIZE
#define CAN2_N0_RX_FIFO1_SIZE 0
#endif

#ifndef CAN2_N0_RX_BUFFER_SIZE
#define CAN2_N0_RX_BUFFER_SIZE 0
#endif

#ifndef CAN2_N0_TX_EVENT_FIFO_SIZE
#define CAN2_N0_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN2_N0_TX_FIFO_SIZE
#define CAN2_N0_TX_FIFO_SIZE 0
#endif

#ifndef CAN2_N0_TX_DEDICATED_BUFFER_SIZE
#define CAN2_N0_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN2_N0_RX_FIFO0_DATA_SIZE
#define CAN2_N0_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N0_RX_FIFO1_DATA_SIZE
#define CAN2_N0_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N0_RX_BUFFER_DATA_SIZE
#define CAN2_N0_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N0_TX_BUFFER_DATA_SIZE
#define CAN2_N0_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N0_CRE_STD_RT_SIZE
#define CAN2_N0_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN2_N0_CRE_XTD_RT_SIZE
#define CAN2_N0_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN2_N0_CRE_STD_FRT_SIZE
#define CAN2_N0_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN2_N0_CRE_XTD_FRT_SIZE
#define CAN2_N0_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN2_N0_CRE_STD_TSD_SIZE
#define CAN2_N0_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN2_N0_CRE_XTD_TSD_SIZE
#define CAN2_N0_CRE_XTD_TSD_SIZE 0
#endif

#define CAN2_N0_FLSSA                   0
#define CAN2_N0_FLESA                   (CAN2_N0_FLSSA + (CAN2_N0_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN2_N0_F0SA                    (CAN2_N0_FLESA + (CAN2_N0_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN2_N0_F1SA                    (CAN2_N0_F0SA + (CAN2_N0_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN2_N0_RX_FIFO0_DATA_SIZE))))
#define CAN2_N0_RBSA                    (CAN2_N0_F1SA + (CAN2_N0_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN2_N0_RX_FIFO1_DATA_SIZE))))
#define CAN2_N0_EFSA                    (CAN2_N0_RBSA + (CAN2_N0_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN2_N0_RX_BUFFER_DATA_SIZE))))
#define CAN2_N0_TBSA                    (CAN2_N0_EFSA + (CAN2_N0_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN2_N0_CRE_SA                  CRE_SA_ALIGN(CAN2_N0_TBSA + (CAN2_N0_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN2_N0_TX_BUFFER_DATA_SIZE))))
#define CAN2_N0_CRE_STD_RT_SA           (CAN2_N0_CRE_SA + CRE_FIXED_SIZE)
#define CAN2_N0_CRE_XTD_RT_SA           (CAN2_N0_CRE_STD_RT_SA + (CAN2_N0_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN2_N0_CRE_STD_FRT_SA          (CAN2_N0_CRE_XTD_RT_SA + (CAN2_N0_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN2_N0_CRE_XTD_FRT_SA          (CAN2_N0_CRE_STD_FRT_SA + (CAN2_N0_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN2_N0_CRE_STD_TSD_SA          (CAN2_N0_CRE_XTD_FRT_SA + (CAN2_N0_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN2_N0_CRE_XTD_TSD_SA          (CAN2_N0_CRE_STD_TSD_SA + (CAN2_N0_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN2_N1_SID_FILTER_LIST_SIZE
#define CAN2_N1_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN2_N1_XID_FILTER_LIST_SIZE
#define CAN2_N1_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN2_N1_RX_FIFO0_SIZE
#define CAN2_N1_RX_FIFO0_SIZE 0
#endif

#ifndef CAN2_N1_RX_FIFO1_SIZE
#define CAN2_N1_RX_FIFO1_SIZE 0
#endif

#ifndef CAN2_N1_RX_BUFFER_SIZE
#define CAN2_N1_RX_BUFFER_SIZE 0
#endif

#ifndef CAN2_N1_TX_EVENT_FIFO_SIZE
#define CAN2_N1_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN2_N1_TX_FIFO_SIZE
#define CAN2_N1_TX_FIFO_SIZE 0
#endif

#ifndef CAN2_N1_TX_DEDICATED_BUFFER_SIZE
#define CAN2_N1_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN2_N1_RX_FIFO0_DATA_SIZE
#define CAN2_N1_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N1_RX_FIFO1_DATA_SIZE
#define CAN2_N1_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N1_RX_BUFFER_DATA_SIZE
#define CAN2_N1_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N1_TX_BUFFER_DATA_SIZE
#define CAN2_N1_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N1_CRE_STD_RT_SIZE
#define CAN2_N1_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN2_N1_CRE_XTD_RT_SIZE
#define CAN2_N1_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN2_N1_CRE_STD_FRT_SIZE
#define CAN2_N1_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN2_N1_CRE_XTD_FRT_SIZE
#define CAN2_N1_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN2_N1_CRE_STD_TSD_SIZE
#define CAN2_N1_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN2_N1_CRE_XTD_TSD_SIZE
#define CAN2_N1_CRE_XTD_TSD_SIZE 0
#endif

#define CAN2_N1_FLSSA                   (CAN2_N0_CRE_XTD_TSD_SA + (CAN2_N0_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN2_N1_FLESA                   (CAN2_N1_FLSSA + (CAN2_N1_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN2_N1_F0SA                    (CAN2_N1_FLESA + (CAN2_N1_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN2_N1_F1SA                    (CAN2_N1_F0SA + (CAN2_N1_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN2_N1_RX_FIFO0_DATA_SIZE))))
#define CAN2_N1_RBSA                    (CAN2_N1_F1SA + (CAN2_N1_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN2_N1_RX_FIFO1_DATA_SIZE))))
#define CAN2_N1_EFSA                    (CAN2_N1_RBSA + (CAN2_N1_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN2_N1_RX_BUFFER_DATA_SIZE))))
#define CAN2_N1_TBSA                    (CAN2_N1_EFSA + (CAN2_N1_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN2_N1_CRE_SA                  CRE_SA_ALIGN(CAN2_N1_TBSA + (CAN2_N1_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN2_N1_TX_BUFFER_DATA_SIZE))))
#define CAN2_N1_CRE_STD_RT_SA           (CAN2_N1_CRE_SA + CRE_FIXED_SIZE)
#define CAN2_N1_CRE_XTD_RT_SA           (CAN2_N1_CRE_STD_RT_SA + (CAN2_N1_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN2_N1_CRE_STD_FRT_SA          (CAN2_N1_CRE_XTD_RT_SA + (CAN2_N1_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN2_N1_CRE_XTD_FRT_SA          (CAN2_N1_CRE_STD_FRT_SA + (CAN2_N1_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN2_N1_CRE_STD_TSD_SA          (CAN2_N1_CRE_XTD_FRT_SA + (CAN2_N1_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN2_N1_CRE_XTD_TSD_SA          (CAN2_N1_CRE_STD_TSD_SA + (CAN2_N1_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN2_N2_SID_FILTER_LIST_SIZE
#define CAN2_N2_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN2_N2_XID_FILTER_LIST_SIZE
#define CAN2_N2_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN2_N2_RX_FIFO0_SIZE
#define CAN2_N2_RX_FIFO0_SIZE 0
#endif

#ifndef CAN2_N2_RX_FIFO1_SIZE
#define CAN2_N2_RX_FIFO1_SIZE 0
#endif

#ifndef CAN2_N2_RX_BUFFER_SIZE
#define CAN2_N2_RX_BUFFER_SIZE 0
#endif

#ifndef CAN2_N2_TX_EVENT_FIFO_SIZE
#define CAN2_N2_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN2_N2_TX_FIFO_SIZE
#define CAN2_N2_TX_FIFO_SIZE 0
#endif

#ifndef CAN2_N2_TX_DEDICATED_BUFFER_SIZE
#define CAN2_N2_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN2_N2_RX_FIFO0_DATA_SIZE
#define CAN2_N2_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N2_RX_FIFO1_DATA_SIZE
#define CAN2_N2_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N2_RX_BUFFER_DATA_SIZE
#define CAN2_N2_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N2_TX_BUFFER_DATA_SIZE
#define CAN2_N2_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N2_CRE_STD_RT_SIZE
#define CAN2_N2_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN2_N2_CRE_XTD_RT_SIZE
#define CAN2_N2_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN2_N2_CRE_STD_FRT_SIZE
#define CAN2_N2_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN2_N2_CRE_XTD_FRT_SIZE
#define CAN2_N2_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN2_N2_CRE_STD_TSD_SIZE
#define CAN2_N2_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN2_N2_CRE_XTD_TSD_SIZE
#define CAN2_N2_CRE_XTD_TSD_SIZE 0
#endif

#define CAN2_N2_FLSSA                   (CAN2_N1_CRE_XTD_TSD_SA + (CAN2_N1_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN2_N2_FLESA                   (CAN2_N2_FLSSA + (CAN2_N2_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN2_N2_F0SA                    (CAN2_N2_FLESA + (CAN2_N2_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN2_N2_F1SA                    (CAN2_N2_F0SA + (CAN2_N2_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN2_N2_RX_FIFO0_DATA_SIZE))))
#define CAN2_N2_RBSA                    (CAN2_N2_F1SA + (CAN2_N2_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN2_N2_RX_FIFO1_DATA_SIZE))))
#define CAN2_N2_EFSA                    (CAN2_N2_RBSA + (CAN2_N2_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN2_N2_RX_BUFFER_DATA_SIZE))))
#define CAN2_N2_TBSA                    (CAN2_N2_EFSA + (CAN2_N2_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN2_N2_CRE_SA                  CRE_SA_ALIGN(CAN2_N2_TBSA + (CAN2_N2_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN2_N2_TX_BUFFER_DATA_SIZE))))
#define CAN2_N2_CRE_STD_RT_SA           (CAN2_N2_CRE_SA + CRE_FIXED_SIZE)
#define CAN2_N2_CRE_XTD_RT_SA           (CAN2_N2_CRE_STD_RT_SA + (CAN2_N2_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN2_N2_CRE_STD_FRT_SA          (CAN2_N2_CRE_XTD_RT_SA + (CAN2_N2_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN2_N2_CRE_XTD_FRT_SA          (CAN2_N2_CRE_STD_FRT_SA + (CAN2_N2_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN2_N2_CRE_STD_TSD_SA          (CAN2_N2_CRE_XTD_FRT_SA + (CAN2_N2_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN2_N2_CRE_XTD_TSD_SA          (CAN2_N2_CRE_STD_TSD_SA + (CAN2_N2_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN2_N3_SID_FILTER_LIST_SIZE
#define CAN2_N3_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN2_N3_XID_FILTER_LIST_SIZE
#define CAN2_N3_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN2_N3_RX_FIFO0_SIZE
#define CAN2_N3_RX_FIFO0_SIZE 0
#endif

#ifndef CAN2_N3_RX_FIFO1_SIZE
#define CAN2_N3_RX_FIFO1_SIZE 0
#endif

#ifndef CAN2_N3_RX_BUFFER_SIZE
#define CAN2_N3_RX_BUFFER_SIZE 0
#endif

#ifndef CAN2_N3_TX_EVENT_FIFO_SIZE
#define CAN2_N3_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN2_N3_TX_FIFO_SIZE
#define CAN2_N3_TX_FIFO_SIZE 0
#endif

#ifndef CAN2_N3_TX_DEDICATED_BUFFER_SIZE
#define CAN2_N3_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN2_N3_RX_FIFO0_DATA_SIZE
#define CAN2_N3_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N3_RX_FIFO1_DATA_SIZE
#define CAN2_N3_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N3_RX_BUFFER_DATA_SIZE
#define CAN2_N3_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N3_TX_BUFFER_DATA_SIZE
#define CAN2_N3_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN2_N3_CRE_STD_RT_SIZE
#define CAN2_N3_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN2_N3_CRE_XTD_RT_SIZE
#define CAN2_N3_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN2_N3_CRE_STD_FRT_SIZE
#define CAN2_N3_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN2_N3_CRE_XTD_FRT_SIZE
#define CAN2_N3_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN2_N3_CRE_STD_TSD_SIZE
#define CAN2_N3_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN2_N3_CRE_XTD_TSD_SIZE
#define CAN2_N3_CRE_XTD_TSD_SIZE 0
#endif

#define CAN2_N3_FLSSA                   (CAN2_N2_CRE_XTD_TSD_SA + (CAN2_N2_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN2_N3_FLESA                   (CAN2_N3_FLSSA + (CAN2_N3_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN2_N3_F0SA                    (CAN2_N3_FLESA + (CAN2_N3_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN2_N3_F1SA                    (CAN2_N3_F0SA + (CAN2_N3_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN2_N3_RX_FIFO0_DATA_SIZE))))
#define CAN2_N3_RBSA                    (CAN2_N3_F1SA + (CAN2_N3_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN2_N3_RX_FIFO1_DATA_SIZE))))
#define CAN2_N3_EFSA                    (CAN2_N3_RBSA + (CAN2_N3_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN2_N3_RX_BUFFER_DATA_SIZE))))
#define CAN2_N3_TBSA                    (CAN2_N3_EFSA + (CAN2_N3_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN2_N3_CRE_SA                  CRE_SA_ALIGN(CAN2_N3_TBSA + (CAN2_N3_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN2_N3_TX_BUFFER_DATA_SIZE))))
#define CAN2_N3_CRE_STD_RT_SA           (CAN2_N3_CRE_SA + CRE_FIXED_SIZE)
#define CAN2_N3_CRE_XTD_RT_SA           (CAN2_N3_CRE_STD_RT_SA + (CAN2_N3_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN2_N3_CRE_STD_FRT_SA          (CAN2_N3_CRE_XTD_RT_SA + (CAN2_N3_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN2_N3_CRE_XTD_FRT_SA          (CAN2_N3_CRE_STD_FRT_SA + (CAN2_N3_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN2_N3_CRE_STD_TSD_SA          (CAN2_N3_CRE_XTD_FRT_SA + (CAN2_N3_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN2_N3_CRE_XTD_TSD_SA          (CAN2_N3_CRE_STD_TSD_SA + (CAN2_N3_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#endif /* #if IFXCAN_NUM_MODULES > 2 */

#if IFXCAN_NUM_MODULES > 3

#ifndef CAN3_N0_SID_FILTER_LIST_SIZE
#define CAN3_N0_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN3_N0_XID_FILTER_LIST_SIZE
#define CAN3_N0_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN3_N0_RX_FIFO0_SIZE
#define CAN3_N0_RX_FIFO0_SIZE 0
#endif

#ifndef CAN3_N0_RX_FIFO1_SIZE
#define CAN3_N0_RX_FIFO1_SIZE 0
#endif

#ifndef CAN3_N0_RX_BUFFER_SIZE
#define CAN3_N0_RX_BUFFER_SIZE 0
#endif

#ifndef CAN3_N0_TX_EVENT_FIFO_SIZE
#define CAN3_N0_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN3_N0_TX_FIFO_SIZE
#define CAN3_N0_TX_FIFO_SIZE 0
#endif

#ifndef CAN3_N0_TX_DEDICATED_BUFFER_SIZE
#define CAN3_N0_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN3_N0_RX_FIFO0_DATA_SIZE
#define CAN3_N0_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N0_RX_FIFO1_DATA_SIZE
#define CAN3_N0_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N0_RX_BUFFER_DATA_SIZE
#define CAN3_N0_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N0_TX_BUFFER_DATA_SIZE
#define CAN3_N0_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N0_CRE_STD_RT_SIZE
#define CAN3_N0_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN3_N0_CRE_XTD_RT_SIZE
#define CAN3_N0_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN3_N0_CRE_STD_FRT_SIZE
#define CAN3_N0_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN3_N0_CRE_XTD_FRT_SIZE
#define CAN3_N0_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN3_N0_CRE_STD_TSD_SIZE
#define CAN3_N0_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN3_N0_CRE_XTD_TSD_SIZE
#define CAN3_N0_CRE_XTD_TSD_SIZE 0
#endif

#define CAN3_N0_FLSSA                   0
#define CAN3_N0_FLESA                   (CAN3_N0_FLSSA + (CAN3_N0_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN3_N0_F0SA                    (CAN3_N0_FLESA + (CAN3_N0_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN3_N0_F1SA                    (CAN3_N0_F0SA + (CAN3_N0_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN3_N0_RX_FIFO0_DATA_SIZE))))
#define CAN3_N0_RBSA                    (CAN3_N0_F1SA + (CAN3_N0_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN3_N0_RX_FIFO1_DATA_SIZE))))
#define CAN3_N0_EFSA                    (CAN3_N0_RBSA + (CAN3_N0_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN3_N0_RX_BUFFER_DATA_SIZE))))
#define CAN3_N0_TBSA                    (CAN3_N0_EFSA + (CAN3_N0_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN3_N0_CRE_SA                  CRE_SA_ALIGN(CAN3_N0_TBSA + (CAN3_N0_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN3_N0_TX_BUFFER_DATA_SIZE))))
#define CAN3_N0_CRE_STD_RT_SA           (CAN3_N0_CRE_SA + CRE_FIXED_SIZE)
#define CAN3_N0_CRE_XTD_RT_SA           (CAN3_N0_CRE_STD_RT_SA + (CAN3_N0_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN3_N0_CRE_STD_FRT_SA          (CAN3_N0_CRE_XTD_RT_SA + (CAN3_N0_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN3_N0_CRE_XTD_FRT_SA          (CAN3_N0_CRE_STD_FRT_SA + (CAN3_N0_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN3_N0_CRE_STD_TSD_SA          (CAN3_N0_CRE_XTD_FRT_SA + (CAN3_N0_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN3_N0_CRE_XTD_TSD_SA          (CAN3_N0_CRE_STD_TSD_SA + (CAN3_N0_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN3_N1_SID_FILTER_LIST_SIZE
#define CAN3_N1_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN3_N1_XID_FILTER_LIST_SIZE
#define CAN3_N1_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN3_N1_RX_FIFO0_SIZE
#define CAN3_N1_RX_FIFO0_SIZE 0
#endif

#ifndef CAN3_N1_RX_FIFO1_SIZE
#define CAN3_N1_RX_FIFO1_SIZE 0
#endif

#ifndef CAN3_N1_RX_BUFFER_SIZE
#define CAN3_N1_RX_BUFFER_SIZE 0
#endif

#ifndef CAN3_N1_TX_EVENT_FIFO_SIZE
#define CAN3_N1_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN3_N1_TX_FIFO_SIZE
#define CAN3_N1_TX_FIFO_SIZE 0
#endif

#ifndef CAN3_N1_TX_DEDICATED_BUFFER_SIZE
#define CAN3_N1_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN3_N1_RX_FIFO0_DATA_SIZE
#define CAN3_N1_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N1_RX_FIFO1_DATA_SIZE
#define CAN3_N1_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N1_RX_BUFFER_DATA_SIZE
#define CAN3_N1_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N1_TX_BUFFER_DATA_SIZE
#define CAN3_N1_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N1_CRE_STD_RT_SIZE
#define CAN3_N1_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN3_N1_CRE_XTD_RT_SIZE
#define CAN3_N1_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN3_N1_CRE_STD_FRT_SIZE
#define CAN3_N1_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN3_N1_CRE_XTD_FRT_SIZE
#define CAN3_N1_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN3_N1_CRE_STD_TSD_SIZE
#define CAN3_N1_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN3_N1_CRE_XTD_TSD_SIZE
#define CAN3_N1_CRE_XTD_TSD_SIZE 0
#endif

#define CAN3_N1_FLSSA                   (CAN3_N0_CRE_XTD_TSD_SA + (CAN3_N0_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN3_N1_FLESA                   (CAN3_N1_FLSSA + (CAN3_N1_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN3_N1_F0SA                    (CAN3_N1_FLESA + (CAN3_N1_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN3_N1_F1SA                    (CAN3_N1_F0SA + (CAN3_N1_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN3_N1_RX_FIFO0_DATA_SIZE))))
#define CAN3_N1_RBSA                    (CAN3_N1_F1SA + (CAN3_N1_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN3_N1_RX_FIFO1_DATA_SIZE))))
#define CAN3_N1_EFSA                    (CAN3_N1_RBSA + (CAN3_N1_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN3_N1_RX_BUFFER_DATA_SIZE))))
#define CAN3_N1_TBSA                    (CAN3_N1_EFSA + (CAN3_N1_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN3_N1_CRE_SA                  CRE_SA_ALIGN(CAN3_N1_TBSA + (CAN3_N1_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN3_N1_TX_BUFFER_DATA_SIZE))))
#define CAN3_N1_CRE_STD_RT_SA           (CAN3_N1_CRE_SA + CRE_FIXED_SIZE)
#define CAN3_N1_CRE_XTD_RT_SA           (CAN3_N1_CRE_STD_RT_SA + (CAN3_N1_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN3_N1_CRE_STD_FRT_SA          (CAN3_N1_CRE_XTD_RT_SA + (CAN3_N1_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN3_N1_CRE_XTD_FRT_SA          (CAN3_N1_CRE_STD_FRT_SA + (CAN3_N1_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN3_N1_CRE_STD_TSD_SA          (CAN3_N1_CRE_XTD_FRT_SA + (CAN3_N1_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN3_N1_CRE_XTD_TSD_SA          (CAN3_N1_CRE_STD_TSD_SA + (CAN3_N1_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN3_N2_SID_FILTER_LIST_SIZE
#define CAN3_N2_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN3_N2_XID_FILTER_LIST_SIZE
#define CAN3_N2_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN3_N2_RX_FIFO0_SIZE
#define CAN3_N2_RX_FIFO0_SIZE 0
#endif

#ifndef CAN3_N2_RX_FIFO1_SIZE
#define CAN3_N2_RX_FIFO1_SIZE 0
#endif

#ifndef CAN3_N2_RX_BUFFER_SIZE
#define CAN3_N2_RX_BUFFER_SIZE 0
#endif

#ifndef CAN3_N2_TX_EVENT_FIFO_SIZE
#define CAN3_N2_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN3_N2_TX_FIFO_SIZE
#define CAN3_N2_TX_FIFO_SIZE 0
#endif

#ifndef CAN3_N2_TX_DEDICATED_BUFFER_SIZE
#define CAN3_N2_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN3_N2_RX_FIFO0_DATA_SIZE
#define CAN3_N2_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N2_RX_FIFO1_DATA_SIZE
#define CAN3_N2_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N2_RX_BUFFER_DATA_SIZE
#define CAN3_N2_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N2_TX_BUFFER_DATA_SIZE
#define CAN3_N2_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N2_CRE_STD_RT_SIZE
#define CAN3_N2_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN3_N2_CRE_XTD_RT_SIZE
#define CAN3_N2_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN3_N2_CRE_STD_FRT_SIZE
#define CAN3_N2_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN3_N2_CRE_XTD_FRT_SIZE
#define CAN3_N2_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN3_N2_CRE_STD_TSD_SIZE
#define CAN3_N2_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN3_N2_CRE_XTD_TSD_SIZE
#define CAN3_N2_CRE_XTD_TSD_SIZE 0
#endif

#define CAN3_N2_FLSSA                   (CAN3_N1_CRE_XTD_TSD_SA + (CAN3_N1_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN3_N2_FLESA                   (CAN3_N2_FLSSA + (CAN3_N2_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN3_N2_F0SA                    (CAN3_N2_FLESA + (CAN3_N2_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN3_N2_F1SA                    (CAN3_N2_F0SA + (CAN3_N2_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN3_N2_RX_FIFO0_DATA_SIZE))))
#define CAN3_N2_RBSA                    (CAN3_N2_F1SA + (CAN3_N2_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN3_N2_RX_FIFO1_DATA_SIZE))))
#define CAN3_N2_EFSA                    (CAN3_N2_RBSA + (CAN3_N2_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN3_N2_RX_BUFFER_DATA_SIZE))))
#define CAN3_N2_TBSA                    (CAN3_N2_EFSA + (CAN3_N2_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN3_N2_CRE_SA                  CRE_SA_ALIGN(CAN3_N2_TBSA + (CAN3_N2_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN3_N2_TX_BUFFER_DATA_SIZE))))
#define CAN3_N2_CRE_STD_RT_SA           (CAN3_N2_CRE_SA + CRE_FIXED_SIZE)
#define CAN3_N2_CRE_XTD_RT_SA           (CAN3_N2_CRE_STD_RT_SA + (CAN3_N2_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN3_N2_CRE_STD_FRT_SA          (CAN3_N2_CRE_XTD_RT_SA + (CAN3_N2_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN3_N2_CRE_XTD_FRT_SA          (CAN3_N2_CRE_STD_FRT_SA + (CAN3_N2_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN3_N2_CRE_STD_TSD_SA          (CAN3_N2_CRE_XTD_FRT_SA + (CAN3_N2_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN3_N2_CRE_XTD_TSD_SA          (CAN3_N2_CRE_STD_TSD_SA + (CAN3_N2_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN3_N3_SID_FILTER_LIST_SIZE
#define CAN3_N3_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN3_N3_XID_FILTER_LIST_SIZE
#define CAN3_N3_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN3_N3_RX_FIFO0_SIZE
#define CAN3_N3_RX_FIFO0_SIZE 0
#endif

#ifndef CAN3_N3_RX_FIFO1_SIZE
#define CAN3_N3_RX_FIFO1_SIZE 0
#endif

#ifndef CAN3_N3_RX_BUFFER_SIZE
#define CAN3_N3_RX_BUFFER_SIZE 0
#endif

#ifndef CAN3_N3_TX_EVENT_FIFO_SIZE
#define CAN3_N3_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN3_N3_TX_FIFO_SIZE
#define CAN3_N3_TX_FIFO_SIZE 0
#endif

#ifndef CAN3_N3_TX_DEDICATED_BUFFER_SIZE
#define CAN3_N3_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN3_N3_RX_FIFO0_DATA_SIZE
#define CAN3_N3_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N3_RX_FIFO1_DATA_SIZE
#define CAN3_N3_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N3_RX_BUFFER_DATA_SIZE
#define CAN3_N3_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N3_TX_BUFFER_DATA_SIZE
#define CAN3_N3_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN3_N3_CRE_STD_RT_SIZE
#define CAN3_N3_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN3_N3_CRE_XTD_RT_SIZE
#define CAN3_N3_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN3_N3_CRE_STD_FRT_SIZE
#define CAN3_N3_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN3_N3_CRE_XTD_FRT_SIZE
#define CAN3_N3_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN3_N3_CRE_STD_TSD_SIZE
#define CAN3_N3_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN3_N3_CRE_XTD_TSD_SIZE
#define CAN3_N3_CRE_XTD_TSD_SIZE 0
#endif

#define CAN3_N3_FLSSA                   (CAN3_N2_CRE_XTD_TSD_SA + (CAN3_N2_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN3_N3_FLESA                   (CAN3_N3_FLSSA + (CAN3_N3_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN3_N3_F0SA                    (CAN3_N3_FLESA + (CAN3_N3_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN3_N3_F1SA                    (CAN3_N3_F0SA + (CAN3_N3_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN3_N3_RX_FIFO0_DATA_SIZE))))
#define CAN3_N3_RBSA                    (CAN3_N3_F1SA + (CAN3_N3_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN3_N3_RX_FIFO1_DATA_SIZE))))
#define CAN3_N3_EFSA                    (CAN3_N3_RBSA + (CAN3_N3_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN3_N3_RX_BUFFER_DATA_SIZE))))
#define CAN3_N3_TBSA                    (CAN3_N3_EFSA + (CAN3_N3_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN3_N3_CRE_SA                  CRE_SA_ALIGN(CAN3_N3_TBSA + (CAN3_N3_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN3_N3_TX_BUFFER_DATA_SIZE))))
#define CAN3_N3_CRE_STD_RT_SA           (CAN3_N3_CRE_SA + CRE_FIXED_SIZE)
#define CAN3_N3_CRE_XTD_RT_SA           (CAN3_N3_CRE_STD_RT_SA + (CAN3_N3_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN3_N3_CRE_STD_FRT_SA          (CAN3_N3_CRE_XTD_RT_SA + (CAN3_N3_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN3_N3_CRE_XTD_FRT_SA          (CAN3_N3_CRE_STD_FRT_SA + (CAN3_N3_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN3_N3_CRE_STD_TSD_SA          (CAN3_N3_CRE_XTD_FRT_SA + (CAN3_N3_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN3_N3_CRE_XTD_TSD_SA          (CAN3_N3_CRE_STD_TSD_SA + (CAN3_N3_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#endif /* #if IFXCAN_NUM_MODULES > 3 */

#if IFXCAN_NUM_MODULES > 4

#ifndef CAN4_N0_SID_FILTER_LIST_SIZE
#define CAN4_N0_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN4_N0_XID_FILTER_LIST_SIZE
#define CAN4_N0_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN4_N0_RX_FIFO0_SIZE
#define CAN4_N0_RX_FIFO0_SIZE 0
#endif

#ifndef CAN4_N0_RX_FIFO1_SIZE
#define CAN4_N0_RX_FIFO1_SIZE 0
#endif

#ifndef CAN4_N0_RX_BUFFER_SIZE
#define CAN4_N0_RX_BUFFER_SIZE 0
#endif

#ifndef CAN4_N0_TX_EVENT_FIFO_SIZE
#define CAN4_N0_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN4_N0_TX_FIFO_SIZE
#define CAN4_N0_TX_FIFO_SIZE 0
#endif

#ifndef CAN4_N0_TX_DEDICATED_BUFFER_SIZE
#define CAN4_N0_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN4_N0_RX_FIFO0_DATA_SIZE
#define CAN4_N0_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N0_RX_FIFO1_DATA_SIZE
#define CAN4_N0_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N0_RX_BUFFER_DATA_SIZE
#define CAN4_N0_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N0_TX_BUFFER_DATA_SIZE
#define CAN4_N0_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N0_CRE_STD_RT_SIZE
#define CAN4_N0_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN4_N0_CRE_XTD_RT_SIZE
#define CAN4_N0_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN4_N0_CRE_STD_FRT_SIZE
#define CAN4_N0_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN4_N0_CRE_XTD_FRT_SIZE
#define CAN4_N0_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN4_N0_CRE_STD_TSD_SIZE
#define CAN4_N0_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN4_N0_CRE_XTD_TSD_SIZE
#define CAN4_N0_CRE_XTD_TSD_SIZE 0
#endif

#define CAN4_N0_FLSSA                   0
#define CAN4_N0_FLESA                   (CAN4_N0_FLSSA + (CAN4_N0_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN4_N0_F0SA                    (CAN4_N0_FLESA + (CAN4_N0_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN4_N0_F1SA                    (CAN4_N0_F0SA + (CAN4_N0_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN4_N0_RX_FIFO0_DATA_SIZE))))
#define CAN4_N0_RBSA                    (CAN4_N0_F1SA + (CAN4_N0_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN4_N0_RX_FIFO1_DATA_SIZE))))
#define CAN4_N0_EFSA                    (CAN4_N0_RBSA + (CAN4_N0_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN4_N0_RX_BUFFER_DATA_SIZE))))
#define CAN4_N0_TBSA                    (CAN4_N0_EFSA + (CAN4_N0_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN4_N0_CRE_SA                  CRE_SA_ALIGN(CAN4_N0_TBSA + (CAN4_N0_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN4_N0_TX_BUFFER_DATA_SIZE))))
#define CAN4_N0_CRE_STD_RT_SA           (CAN4_N0_CRE_SA + CRE_FIXED_SIZE)
#define CAN4_N0_CRE_XTD_RT_SA           (CAN4_N0_CRE_STD_RT_SA + (CAN4_N0_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN4_N0_CRE_STD_FRT_SA          (CAN4_N0_CRE_XTD_RT_SA + (CAN4_N0_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN4_N0_CRE_XTD_FRT_SA          (CAN4_N0_CRE_STD_FRT_SA + (CAN4_N0_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN4_N0_CRE_STD_TSD_SA          (CAN4_N0_CRE_XTD_FRT_SA + (CAN4_N0_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN4_N0_CRE_XTD_TSD_SA          (CAN4_N0_CRE_STD_TSD_SA + (CAN4_N0_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN4_N1_SID_FILTER_LIST_SIZE
#define CAN4_N1_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN4_N1_XID_FILTER_LIST_SIZE
#define CAN4_N1_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN4_N1_RX_FIFO0_SIZE
#define CAN4_N1_RX_FIFO0_SIZE 0
#endif

#ifndef CAN4_N1_RX_FIFO1_SIZE
#define CAN4_N1_RX_FIFO1_SIZE 0
#endif

#ifndef CAN4_N1_RX_BUFFER_SIZE
#define CAN4_N1_RX_BUFFER_SIZE 0
#endif

#ifndef CAN4_N1_TX_EVENT_FIFO_SIZE
#define CAN4_N1_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN4_N1_TX_FIFO_SIZE
#define CAN4_N1_TX_FIFO_SIZE 0
#endif

#ifndef CAN4_N1_TX_DEDICATED_BUFFER_SIZE
#define CAN4_N1_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN4_N1_RX_FIFO0_DATA_SIZE
#define CAN4_N1_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N1_RX_FIFO1_DATA_SIZE
#define CAN4_N1_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N1_RX_BUFFER_DATA_SIZE
#define CAN4_N1_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N1_TX_BUFFER_DATA_SIZE
#define CAN4_N1_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N1_CRE_STD_RT_SIZE
#define CAN4_N1_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN4_N1_CRE_XTD_RT_SIZE
#define CAN4_N1_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN4_N1_CRE_STD_FRT_SIZE
#define CAN4_N1_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN4_N1_CRE_XTD_FRT_SIZE
#define CAN4_N1_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN4_N1_CRE_STD_TSD_SIZE
#define CAN4_N1_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN4_N1_CRE_XTD_TSD_SIZE
#define CAN4_N1_CRE_XTD_TSD_SIZE 0
#endif

#define CAN4_N1_FLSSA                   (CAN4_N0_CRE_XTD_TSD_SA + (CAN4_N0_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN4_N1_FLESA                   (CAN4_N1_FLSSA + (CAN4_N1_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN4_N1_F0SA                    (CAN4_N1_FLESA + (CAN4_N1_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN4_N1_F1SA                    (CAN4_N1_F0SA + (CAN4_N1_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN4_N1_RX_FIFO0_DATA_SIZE))))
#define CAN4_N1_RBSA                    (CAN4_N1_F1SA + (CAN4_N1_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN4_N1_RX_FIFO1_DATA_SIZE))))
#define CAN4_N1_EFSA                    (CAN4_N1_RBSA + (CAN4_N1_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN4_N1_RX_BUFFER_DATA_SIZE))))
#define CAN4_N1_TBSA                    (CAN4_N1_EFSA + (CAN4_N1_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN4_N1_CRE_SA                  CRE_SA_ALIGN(CAN4_N1_TBSA + (CAN4_N1_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN4_N1_TX_BUFFER_DATA_SIZE))))
#define CAN4_N1_CRE_STD_RT_SA           (CAN4_N1_CRE_SA + CRE_FIXED_SIZE)
#define CAN4_N1_CRE_XTD_RT_SA           (CAN4_N1_CRE_STD_RT_SA + (CAN4_N1_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN4_N1_CRE_STD_FRT_SA          (CAN4_N1_CRE_XTD_RT_SA + (CAN4_N1_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN4_N1_CRE_XTD_FRT_SA          (CAN4_N1_CRE_STD_FRT_SA + (CAN4_N1_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN4_N1_CRE_STD_TSD_SA          (CAN4_N1_CRE_XTD_FRT_SA + (CAN4_N1_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN4_N1_CRE_XTD_TSD_SA          (CAN4_N1_CRE_STD_TSD_SA + (CAN4_N1_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN4_N2_SID_FILTER_LIST_SIZE
#define CAN4_N2_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN4_N2_XID_FILTER_LIST_SIZE
#define CAN4_N2_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN4_N2_RX_FIFO0_SIZE
#define CAN4_N2_RX_FIFO0_SIZE 0
#endif

#ifndef CAN4_N2_RX_FIFO1_SIZE
#define CAN4_N2_RX_FIFO1_SIZE 0
#endif

#ifndef CAN4_N2_RX_BUFFER_SIZE
#define CAN4_N2_RX_BUFFER_SIZE 0
#endif

#ifndef CAN4_N2_TX_EVENT_FIFO_SIZE
#define CAN4_N2_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN4_N2_TX_FIFO_SIZE
#define CAN4_N2_TX_FIFO_SIZE 0
#endif

#ifndef CAN4_N2_TX_DEDICATED_BUFFER_SIZE
#define CAN4_N2_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN4_N2_RX_FIFO0_DATA_SIZE
#define CAN4_N2_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N2_RX_FIFO1_DATA_SIZE
#define CAN4_N2_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N2_RX_BUFFER_DATA_SIZE
#define CAN4_N2_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N2_TX_BUFFER_DATA_SIZE
#define CAN4_N2_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N2_CRE_STD_RT_SIZE
#define CAN4_N2_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN4_N2_CRE_XTD_RT_SIZE
#define CAN4_N2_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN4_N2_CRE_STD_FRT_SIZE
#define CAN4_N2_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN4_N2_CRE_XTD_FRT_SIZE
#define CAN4_N2_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN4_N2_CRE_STD_TSD_SIZE
#define CAN4_N2_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN4_N2_CRE_XTD_TSD_SIZE
#define CAN4_N2_CRE_XTD_TSD_SIZE 0
#endif

#define CAN4_N2_FLSSA                   (CAN4_N1_CRE_XTD_TSD_SA + (CAN4_N1_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN4_N2_FLESA                   (CAN4_N2_FLSSA + (CAN4_N2_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN4_N2_F0SA                    (CAN4_N2_FLESA + (CAN4_N2_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN4_N2_F1SA                    (CAN4_N2_F0SA + (CAN4_N2_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN4_N2_RX_FIFO0_DATA_SIZE))))
#define CAN4_N2_RBSA                    (CAN4_N2_F1SA + (CAN4_N2_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN4_N2_RX_FIFO1_DATA_SIZE))))
#define CAN4_N2_EFSA                    (CAN4_N2_RBSA + (CAN4_N2_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN4_N2_RX_BUFFER_DATA_SIZE))))
#define CAN4_N2_TBSA                    (CAN4_N2_EFSA + (CAN4_N2_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN4_N2_CRE_SA                  CRE_SA_ALIGN(CAN4_N2_TBSA + (CAN4_N2_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN4_N2_TX_BUFFER_DATA_SIZE))))
#define CAN4_N2_CRE_STD_RT_SA           (CAN4_N2_CRE_SA + CRE_FIXED_SIZE)
#define CAN4_N2_CRE_XTD_RT_SA           (CAN4_N2_CRE_STD_RT_SA + (CAN4_N2_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN4_N2_CRE_STD_FRT_SA          (CAN4_N2_CRE_XTD_RT_SA + (CAN4_N2_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN4_N2_CRE_XTD_FRT_SA          (CAN4_N2_CRE_STD_FRT_SA + (CAN4_N2_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN4_N2_CRE_STD_TSD_SA          (CAN4_N2_CRE_XTD_FRT_SA + (CAN4_N2_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN4_N2_CRE_XTD_TSD_SA          (CAN4_N2_CRE_STD_TSD_SA + (CAN4_N2_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#ifndef CAN4_N3_SID_FILTER_LIST_SIZE
#define CAN4_N3_SID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN4_N3_XID_FILTER_LIST_SIZE
#define CAN4_N3_XID_FILTER_LIST_SIZE 0
#endif

#ifndef CAN4_N3_RX_FIFO0_SIZE
#define CAN4_N3_RX_FIFO0_SIZE 0
#endif

#ifndef CAN4_N3_RX_FIFO1_SIZE
#define CAN4_N3_RX_FIFO1_SIZE 0
#endif

#ifndef CAN4_N3_RX_BUFFER_SIZE
#define CAN4_N3_RX_BUFFER_SIZE 0
#endif

#ifndef CAN4_N3_TX_EVENT_FIFO_SIZE
#define CAN4_N3_TX_EVENT_FIFO_SIZE 0
#endif

#ifndef CAN4_N3_TX_FIFO_SIZE
#define CAN4_N3_TX_FIFO_SIZE 0
#endif

#ifndef CAN4_N3_TX_DEDICATED_BUFFER_SIZE
#define CAN4_N3_TX_DEDICATED_BUFFER_SIZE    0
#endif

#ifndef CAN4_N3_RX_FIFO0_DATA_SIZE
#define CAN4_N3_RX_FIFO0_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N3_RX_FIFO1_DATA_SIZE
#define CAN4_N3_RX_FIFO1_DATA_SIZE          IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N3_RX_BUFFER_DATA_SIZE
#define CAN4_N3_RX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N3_TX_BUFFER_DATA_SIZE
#define CAN4_N3_TX_BUFFER_DATA_SIZE         IfxCan_DataFieldSize_64
#endif

#ifndef CAN4_N3_CRE_STD_RT_SIZE
#define CAN4_N3_CRE_STD_RT_SIZE 0
#endif

#ifndef CAN4_N3_CRE_XTD_RT_SIZE
#define CAN4_N3_CRE_XTD_RT_SIZE 0
#endif

#ifndef CAN4_N3_CRE_STD_FRT_SIZE
#define CAN4_N3_CRE_STD_FRT_SIZE 0
#endif

#ifndef CAN4_N3_CRE_XTD_FRT_SIZE
#define CAN4_N3_CRE_XTD_FRT_SIZE 0
#endif

#ifndef CAN4_N3_CRE_STD_TSD_SIZE
#define CAN4_N3_CRE_STD_TSD_SIZE 0
#endif

#ifndef CAN4_N3_CRE_XTD_TSD_SIZE
#define CAN4_N3_CRE_XTD_TSD_SIZE 0
#endif

#define CAN4_N3_FLSSA                   (CAN4_N2_CRE_XTD_TSD_SA + (CAN4_N2_CRE_XTD_TSD_SIZE * CRE_XTD_TSD_ELEMENT_SIZE))
#define CAN4_N3_FLESA                   (CAN4_N3_FLSSA + (CAN4_N3_SID_FILTER_LIST_SIZE * SID_FILTER_SIZE))
#define CAN4_N3_F0SA                    (CAN4_N3_FLESA + (CAN4_N3_XID_FILTER_LIST_SIZE * XID_FILTER_SIZE))
#define CAN4_N3_F1SA                    (CAN4_N3_F0SA + (CAN4_N3_RX_FIFO0_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN4_N3_RX_FIFO0_DATA_SIZE))))
#define CAN4_N3_RBSA                    (CAN4_N3_F1SA + (CAN4_N3_RX_FIFO1_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN4_N3_RX_FIFO1_DATA_SIZE))))
#define CAN4_N3_EFSA                    (CAN4_N3_RBSA + (CAN4_N3_RX_BUFFER_SIZE * (R0_R1_SIZE + DATA_SIZE_BYTES(CAN4_N3_RX_BUFFER_DATA_SIZE))))
#define CAN4_N3_TBSA                    (CAN4_N3_EFSA + (CAN4_N3_TX_EVENT_FIFO_SIZE * TXEVENT_SIZE))
#define CAN4_N3_CRE_SA                  CRE_SA_ALIGN(CAN4_N3_TBSA + (CAN4_N3_TX_FIFO_SIZE * (T0_T1_SIZE + DATA_SIZE_BYTES(CAN4_N3_TX_BUFFER_DATA_SIZE))))
#define CAN4_N3_CRE_STD_RT_SA           (CAN4_N3_CRE_SA + CRE_FIXED_SIZE)
#define CAN4_N3_CRE_XTD_RT_SA           (CAN4_N3_CRE_STD_RT_SA + (CAN4_N3_CRE_STD_RT_SIZE * CRE_STD_RT_ELEMENT_SIZE))
#define CAN4_N3_CRE_STD_FRT_SA          (CAN4_N3_CRE_XTD_RT_SA + (CAN4_N3_CRE_XTD_RT_SIZE * CRE_XTD_RT_ELEMENT_SIZE))
#define CAN4_N3_CRE_XTD_FRT_SA          (CAN4_N3_CRE_STD_FRT_SA + (CAN4_N3_CRE_STD_FRT_SIZE * CRE_STD_FRT_ELEMENT_SIZE))
#define CAN4_N3_CRE_STD_TSD_SA          (CAN4_N3_CRE_XTD_FRT_SA + (CAN4_N3_CRE_XTD_FRT_SIZE * CRE_XTD_FRT_ELEMENT_SIZE))
#define CAN4_N3_CRE_XTD_TSD_SA          (CAN4_N3_CRE_STD_TSD_SA + (CAN4_N3_CRE_STD_TSD_SIZE * CRE_STD_TSD_ELEMENT_SIZE))

#endif /* #if IFXCAN_NUM_MODULES > 4 */

#endif
