`timescale 1ns / 1ps

module top_class_logits_packer #(
    parameter int DATA_WIDTH = 18,
    parameter int N_OUTPUTS  = 4
)(
    input  logic signed [DATA_WIDTH-1:0] fc_out [0:N_OUTPUTS-1],
    output logic [(N_OUTPUTS*DATA_WIDTH)-1:0] class_logits
);

    genvar logit_idx;
    generate
        for (logit_idx = 0; logit_idx < N_OUTPUTS; logit_idx++) begin : gen_class_logits
            assign class_logits[(logit_idx * DATA_WIDTH) +: DATA_WIDTH] = fc_out[logit_idx];
        end
    endgenerate

endmodule
