{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1995, "design__instance__area": 19861.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0031096837483346462, "power__switching__total": 0.0015845547895878553, "power__leakage__total": 2.1677518446949762e-08, "power__total": 0.004694260191172361, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.15014555301820243, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.12036565140839012, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.48165928164793514, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.075583097475697, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.481659, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.688479, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.1747191191179411, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.1326636477111253, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.7742555704609169, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.6273568508922697, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.068497, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.093637, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.13692804222489144, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11535690784671239, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26677311115253477, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.219368196483724, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.266773, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.110266, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 24, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.13330890935128667, "clock__skew__worst_setup": 0.11412661416717894, "timing__hold__ws": 0.2641350546379624, "timing__setup__ws": 0.4827018921198477, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.264135, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 4.948943, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.3 172.02", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27746.8, "design__core__area": 22434, "design__instance__count__stdcell": 1995, "design__instance__area__stdcell": 19861.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.885332, "design__instance__utilization__stdcell": 0.885332, "design__instance__count__class:inverter": 29, "design__instance__count__class:sequential_cell": 335, "design__instance__count__class:multi_input_combinational_cell": 788, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 686, "design__instance__count__class:tap_cell": 313, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3505523, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 57567.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 437, "design__instance__count__class:clock_buffer": 39, "design__instance__count__class:clock_inverter": 22, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 285, "antenna__violating__nets": 5, "antenna__violating__pins": 5, "route__antenna_violation__count": 5, "antenna_diodes_count": 32, "design__instance__count__class:antenna_cell": 32, "route__net": 1663, "route__net__special": 2, "route__drc_errors__iter:1": 1454, "route__wirelength__iter:1": 68912, "route__drc_errors__iter:2": 835, "route__wirelength__iter:2": 68404, "route__drc_errors__iter:3": 758, "route__wirelength__iter:3": 68261, "route__drc_errors__iter:4": 327, "route__wirelength__iter:4": 67998, "route__drc_errors__iter:5": 59, "route__wirelength__iter:5": 67919, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 67905, "route__drc_errors": 0, "route__wirelength": 67905, "route__vias": 13352, "route__vias__singlecut": 13352, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 370.83, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 27, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 27, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 27, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.1452448064042995, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.11872884955689332, "timing__hold__ws__corner:min_tt_025C_1v80": 0.47753924388702856, "timing__setup__ws__corner:min_tt_025C_1v80": 4.24344571492203, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.477539, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.696064, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 27, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.16696643151772267, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.12844557725437175, "timing__hold__ws__corner:min_ss_100C_1v60": 0.7915499590938315, "timing__setup__ws__corner:min_ss_100C_1v60": 0.7599299182798115, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.061318, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.436771, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 27, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.13330890935128667, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.11412661416717894, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2641350546379624, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.239949067407082, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.264135, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.115444, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 27, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.1523542307658574, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.12249306082834409, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4865196161425988, "timing__setup__ws__corner:max_tt_025C_1v80": 3.929299219435476, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.48652, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.680628, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 27, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.17796074839692116, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.1361115564339147, "timing__hold__ws__corner:max_ss_100C_1v60": 0.7600422728530812, "timing__setup__ws__corner:max_ss_100C_1v60": 0.4827018921198477, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.076911, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 4.948943, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 27, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.13852157313277969, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11691024867997254, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2699510691392518, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.192509680312381, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.269951, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.104908, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 27, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 27, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79762, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79919, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00237906, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00211677, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000754093, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00211677, "design_powergrid__voltage__worst": 0.00211677, "design_powergrid__voltage__worst__net:VPWR": 1.79762, "design_powergrid__drop__worst": 0.00237906, "design_powergrid__drop__worst__net:VPWR": 0.00237906, "design_powergrid__voltage__worst__net:VGND": 0.00211677, "design_powergrid__drop__worst__net:VGND": 0.00211677, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000815, "ir__drop__worst": 0.00238, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}