Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 13:24:00 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/mat_inv/mat_inv_ED97_8_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 Delay1No36_instance/Y_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add30_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.891ns (26.886%)  route 2.423ns (73.114%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 7.056 - 4.000 ) 
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.629ns (routing 1.382ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.317ns (routing 1.256ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20688, routed)       2.629     3.660    Delay1No36_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X158Y163       FDCE                                         r  Delay1No36_instance/Y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.739 r  Delay1No36_instance/Y_reg[20]/Q
                         net (fo=4, routed)           0.781     4.520    Delay1No36_instance/Q[20]
    SLICE_X151Y126       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.643 r  Delay1No36_instance/geqOp_carry__0_i_14/O
                         net (fo=1, routed)           0.010     4.653    Add30_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[2]
    SLICE_X151Y126       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.808 r  Add30_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.834    Add30_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X151Y127       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.886 r  Add30_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.249     5.135    Delay1No37_instance/CO[0]
    SLICE_X151Y129       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.068     5.203 f  Delay1No37_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.269     5.472    Delay1No36_instance/Y_reg[23]_0[0]
    SLICE_X150Y128       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     5.570 f  Delay1No36_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.111     5.681    Delay1No36_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X149Y127       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     5.720 r  Delay1No36_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.309     6.029    Delay1No37_instance/Y_reg[23]_0
    SLICE_X150Y121       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     6.066 r  Delay1No37_instance/shiftedFracY_d1[37]_i_2/O
                         net (fo=4, routed)           0.348     6.414    Delay1No36_instance/level2[8]
    SLICE_X147Y122       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     6.564 r  Delay1No36_instance/shiftedFracY_d1[37]_i_1/O
                         net (fo=2, routed)           0.271     6.835    Delay1No36_instance/level4__0[5]
    SLICE_X148Y118       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.925 r  Delay1No36_instance/shiftedFracY_d1[21]_i_1/O
                         net (fo=1, routed)           0.049     6.974    Add30_impl_instance/FPAddSubOp_instance/D[10]
    SLICE_X148Y118       FDRE                                         r  Add30_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=20688, routed)       2.317     7.056    Add30_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X148Y118       FDRE                                         r  Add30_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.439     7.495    
                         clock uncertainty           -0.035     7.460    
    SLICE_X148Y118       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.485    Add30_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  0.511    




