[
    {
        "age": null,
        "album": "",
        "author": "/u/GroundHelpful7138",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-20T14:28:40.346005+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-20T13:39:27+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1lg48sy/sophgo_technology_newsletter_20250620/\"> <img src=\"https://b.thumbs.redditmedia.com/bXE-qSyu86UKvaK1e26ThOo4OOWYklwTeSXk4vSx50E.jpg\" alt=\"SOPHGO TECHNOLOGY NEWSLETTER (20250620\uff09\" title=\"SOPHGO TECHNOLOGY NEWSLETTER (20250620\uff09\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p><strong>Deploying RISC-V for HPC: China\u2019s First RVAI Cloud Platform Powered by SOPHON Servers</strong></p> <p>Hi, <a href=\"/r/RISCV\">r/RISCV</a> community, first of all, thanks for your attention and great questions around our SG2044-based RISC-V servers. We\u2019ve noted your interest and are planning a dedicated Q&amp;A session soon.</p> <p>Meanwhile, we\u2019re excited to share a real-world technical case study: how SG2042-based SOPHON servers are powering China\u2019s first public RVAI (RISC-V + AI) cloud platform, developed by Jiaolong Cloud in Guizhou Province.</p> <p> <strong>Why RISC-V Matters for Cloud Infrastructure</strong></p> <p>\u00d8 <strong>A",
        "id": 2978980,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1lg48sy/sophgo_technology_newsletter_20250620",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/bXE-qSyu86UKvaK1e26ThOo4OOWYklwTeSXk4vSx50E.jpg",
        "title": "SOPHGO TECHNOLOGY NEWSLETTER (20250620\uff09",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/pulkitpareek",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-20T11:13:38.355453+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-20T10:26:38+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hello All, Got a research project to create a gcc cross compiler that&#39;ll output riscv binaries. Wrote a layman friendly research document also. You can access it here: <a href=\"https://github.com/pulkitpareek18/gcc-riscv\">https://github.com/pulkitpareek18/gcc-riscv</a></p> <p>If you like this give it a star and don&#39;t forget to raise any issue so that it can be improved.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/pulkitpareek\"> /u/pulkitpareek </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lg0ksk/built_a_gcc_cross_compiler_for_riscv/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lg0ksk/built_a_gcc_cross_compiler_for_riscv/\">[comments]</a></span>",
        "id": 2977481,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1lg0ksk/built_a_gcc_cross_compiler_for_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Built a GCC Cross Compiler for RISC-V",
        "vote": 0
    }
]