INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/alu_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/cla_32_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/cla_4_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/main_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/mips_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/modules/sign_extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code/FPGADesign/ComputerArchitecure/test_benches/mips_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tops_tb
