==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=1
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 1 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_directive_top -name computeP2 computeP2 
INFO: [HLS 200-1510] Running: set_directive_pipeline linear_combination/LOOP_LC2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 180.308 MB.
INFO: [HLS 200-10] Analyzing design file 'computeP2/c/computeP2.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 44.53 seconds. CPU system time: 1.74 seconds. Elapsed time: 57.74 seconds; current allocated memory: 182.630 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'LOOP_N' (computeP2/c/computeP2.cpp:88:10) in function 'negate' partially with a factor of 2 (computeP2/c/computeP2.cpp:88:10)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.12.22.32.42.52.62.72.82.123.133)' into 'fp_struct<double>::to_double() const (.9.19.29.39.49.59.69.79.120.130)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.9.19.29.39.49.59.69.79.120.130)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double fmdrmd::generic_remainder<double>(double, double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:369:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' into 'unsigned char generic_cast_IEEE754<unsigned char, double>(double, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned char generic_cast_IEEE754<unsigned char, double>(double, bool)' into '__hls_fptoui_double_i8' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'remainder' into 'add_vectors(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:120:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_double_i8' into 'add_vectors(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:120:0)
INFO: [HLS 214-178] Inlining function 'negate(unsigned char*, int)' into 'computeP2(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.07 seconds. CPU system time: 0.79 seconds. Elapsed time: 17.44 seconds; current allocated memory: 184.439 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 184.440 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.08 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.07 seconds; current allocated memory: 291.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'fmdrmd::generic_remainder<double>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:408) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.1' into 'computeP2' (computeP2/c/computeP2.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.2' into 'computeP2' (computeP2/c/computeP2.cpp:75) automatically.
WARNING: [SYNCHK 200-23] /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files/ap_int_ref.h:628: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.61 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.82 seconds; current allocated memory: 483.067 MB.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'fmdrmd::generic_remainder<double>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:408) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.1' into 'computeP2' (computeP2/c/computeP2.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.2' into 'computeP2' (computeP2/c/computeP2.cpp:75) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:482:15) in function 'fmdrmd::generic_remainder<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:529:5) in function 'fmdrmd::generic_remainder<double>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:547:2) in function 'fmdrmd::generic_remainder<double>'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.34 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.57 seconds; current allocated memory: 670.305 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' (computeP2/c/computeP2.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (computeP2/c/computeP2.cpp:116:9)
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:125:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:125:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'vec' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 45.55 seconds. CPU system time: 0.18 seconds. Elapsed time: 47.17 seconds; current allocated memory: 803.145 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeP2' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_remainder<double>' to 'generic_remainder_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.1' to 'linear_combination_1'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.2' to 'linear_combination_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 803.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 804.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_remainder_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 804.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 805.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln109) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 805.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 806.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln109) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 806.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 806.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln70) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 807.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.87 seconds; current allocated memory: 808.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_combination' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_6ns_5_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_combination'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 809.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_remainder_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_remainder_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 811.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_combination_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_6ns_8_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_combination_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.73 seconds; current allocated memory: 815.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_combination_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_6ns_5_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_combination_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 817.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'computeP2/oil_space' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeP2/P1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeP2/P2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeP2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_15s_13ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 820.825 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'computeP2_mul_8ns_8ns_16_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'computeP2_urem_32ns_6ns_5_36_seq_1_div'
INFO: [RTMG 210-278] Implementing memory 'computeP2_linear_combination_accumulators_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'computeP2_urem_32ns_6ns_8_36_seq_1_div'
INFO: [RTMG 210-278]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=1
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 1 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_directive_top -name computeP2 computeP2 
INFO: [HLS 200-1510] Running: set_directive_pipeline linear_combination/LOOP_LC2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.311 MB.
INFO: [HLS 200-10] Analyzing design file 'computeP2/c/computeP2.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'num': computeP2/c/computeP2.cpp:15:23
WARNING: [HLS 207-5301] unused parameter 'mod': computeP2/c/computeP2.cpp:15:37
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 56.52 seconds. CPU system time: 2.39 seconds. Elapsed time: 69.65 seconds; current allocated memory: 166.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'LOOP_N' (computeP2/c/computeP2.cpp:92:10) in function 'negate' partially with a factor of 2 (computeP2/c/computeP2.cpp:92:10)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.12.22.32.42.52.62.72.82.123.133)' into 'fp_struct<double>::to_double() const (.9.19.29.39.49.59.69.79.120.130)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.9.19.29.39.49.59.69.79.120.130)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double fmdrmd::generic_remainder<double>(double, double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:369:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' into 'unsigned char generic_cast_IEEE754<unsigned char, double>(double, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned char generic_cast_IEEE754<unsigned char, double>(double, bool)' into '__hls_fptoui_double_i8' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'remainder' into 'add_vectors(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:124:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_double_i8' into 'add_vectors(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'negate(unsigned char*, int)' into 'computeP2(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:19:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15.54 seconds. CPU system time: 0.89 seconds. Elapsed time: 18.58 seconds; current allocated memory: 168.443 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 168.444 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.49 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.09 seconds; current allocated memory: 275.063 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'fmdrmd::generic_remainder<double>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:408) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.1' into 'computeP2' (computeP2/c/computeP2.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.2' into 'computeP2' (computeP2/c/computeP2.cpp:79) automatically.
WARNING: [SYNCHK 200-23] /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files/ap_int_ref.h:628: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.25 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.8 seconds; current allocated memory: 467.071 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fmdrmd::generic_remainder<double>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:400:2).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:494) in function 'fmdrmd::generic_remainder<double>' completely with a factor of 2098.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'fmdrmd::generic_remainder<double>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:408) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.1' into 'computeP2' (computeP2/c/computeP2.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.2' into 'computeP2' (computeP2/c/computeP2.cpp:79) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483:31) to (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:548:3) in function 'fmdrmd::generic_remainder<double>'... converting 4232 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 194.1 seconds. CPU system time: 1.31 seconds. Elapsed time: 202.36 seconds; current allocated memory: 685.681 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_P12' (computeP2/c/computeP2.cpp:33:8) in function 'computeP2' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_P21' (computeP2/c/computeP2.cpp:45:21) in function 'computeP2'.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_P4_1' (computeP2/c/computeP2.cpp:66:6) in function 'computeP2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' (computeP2/c/computeP2.cpp:113:18)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (computeP2/c/computeP2.cpp:120:9)
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:130:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:130:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'vec' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 160.02 seconds. CPU system time: 0.55 seconds. Elapsed time: 165.66 seconds; current allocated memory: 840.617 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeP2' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_remainder<double>' to 'generic_remainder_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.1' to 'linear_combination_1'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.2' to 'linear_combination_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 844.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 844.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_remainder_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_remainder<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1026, function 'generic_remainder<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 154.94 seconds. CPU system time: 1.47 seconds. Elapsed time: 160.4 seconds; current allocated memory: 885.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 51.08 seconds. CPU system time: 0.28 seconds. Elapsed time: 52.87 seconds; current allocated memory: 939.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln113) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 59.57 seconds. CPU system time: 0.53 seconds. Elapsed time: 64.35 seconds; current allocated memory: 939.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 940.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln113) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 940.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 940.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_AV1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1037, loop 'LOOP_AV1'
INFO: [SCHED 204-61] Pipelining loop 'LOOP_P21_LOOP_AV1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1038, loop 'LOOP_P21_LOOP_AV1'
INFO: [SCHED 204-61] Pipelining loop 'LOOP_AV1'.
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'LOOP_AV1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) and 'add' operation ('tmp', computeP2/c/computeP2.cpp:129->computeP2/c/computeP2.cpp:79).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'LOOP_AV1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) and 'add' operation ('tmp', computeP2/c/computeP2.cpp:129->computeP2/c/computeP2.cpp:79).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'LOOP_AV1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) and 'add' operation ('tmp', computeP2/c/computeP2.cpp:129->computeP2/c/computeP2.cpp:79).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'LOOP_AV1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) and 'add' operation ('tmp', computeP2/c/computeP2.cpp:129->computeP2/c/computeP2.cpp:79).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'LOOP_AV1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) and 'add' operation ('tmp', computeP2/c/computeP2.cpp:129->computeP2/c/computeP2.cpp:79).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'LOOP_AV1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) and 'add' operation ('tmp', computeP2/c/computeP2.cpp:129->computeP2/c/computeP2.cpp:79).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'LOOP_AV1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) and 'add' operation ('tmp', computeP2/c/computeP2.cpp:129->computeP2/c/computeP2.cpp:79).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'LOOP_AV1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) and 'add' operation ('tmp', computeP2/c/computeP2.cpp:129->computeP2/c/computeP2.cpp:79).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'LOOP_AV1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) and 'add' operation ('tmp', computeP2/c/computeP2.cpp:129->computeP2/c/computeP2.cpp:79).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'LOOP_AV1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) and 'add' operation ('tmp', computeP2/c/computeP2.cpp:129->computeP2/c/computeP2.cpp:79).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'LOOP_AV1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) and 'add' operation ('tmp', computeP2/c/computeP2.cpp:129->computeP2/c/computeP2.cpp:79).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'LOOP_AV1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) and 'add' operation ('tmp', computeP2/c/computeP2.cpp:129->computeP2/c/computeP2.cpp:79).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'LOOP_AV1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 13.33 seconds; current allocated memory: 947.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 85.94 seconds. CPU system time: 0.45 seconds. Elapsed time: 90.83 seconds; current allocated memory: 1000.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_combination' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_6ns_5_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_combination'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 48.99 seconds. CPU system time: 0.28 seconds. Elapsed time: 52.14 seconds; current allocated memory: 1001.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_remainder_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'generic_remainder_double_s' is 198051 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_remainder_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.88 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_combination_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_6ns_8_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_combination_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 150.37 seconds. CPU system time: 1.68 seconds. Elapsed time: 160.79 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_combination_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_6ns_5_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_combination_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'computeP2/oil_space' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeP2/P1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeP2/P2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeP2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'computeP2' is 198308 from HDL expression: ((1'b1 == ap_CS_fsm_state3132) | (1'b1 == ap_CS_fsm_state3131) | (1'b1 == ap_CS_fsm_state2098) | (1'b1 == ap_CS_fsm_state2097) | (1'b1 == ap_CS_fsm_state2096) | (1'b1 == ap_CS_fsm_state2095) | (1'b1 == ap_CS_fsm_state2094) | (1'b1 == ap_CS_fsm_state2092) | (1'b1 == ap_CS_fsm_state2089) | (1'b1 == ap_CS_fsm_state2088) | (1'b1 == ap_CS_fsm_state2086) | (1'b1 == ap_CS_fsm_state2085) | (1'b1 == ap_CS_fsm_state2084) | (1'b1 == ap_CS_fsm_state2083) | (1'b1 == ap_CS_fsm_state1043) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state2103) | (1'b1 == ap_CS_fsm_state2102) | (1'b1 == ap_CS_fsm_state2101) | (1'b1 == ap_CS_fsm_state2100) | (1'b1 == ap_CS_fsm_state2099) | (1'b1 == ap_CS_fsm_state2093) | (1'b1 == ap_CS_fsm_state2091) | (1'b1 == ap_CS_fsm_state2090) | (1'b1 == ap_CS_fsm_state2087) | (1'b1 == ap_CS_fsm_state2082) | (1'b1 == ap_CS_fsm_state1042) | (1'b1 == ap_CS_fsm_state1) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_block_pp1_stage0_11001_ignoreCallOp4309)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_block_pp0_stage0_11001_ignoreCallOp3204)))
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=1
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 1 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_directive_top -name computeP2 computeP2 
INFO: [HLS 200-1510] Running: set_directive_pipeline linear_combination/LOOP_LC2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 add_vectors/add_vectors_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 add_vectors/add_vectors_label1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 180.314 MB.
INFO: [HLS 200-10] Analyzing design file 'computeP2/c/computeP2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.98 seconds. CPU system time: 0.55 seconds. Elapsed time: 9.05 seconds; current allocated memory: 181.503 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'add_vectors_label1' (computeP2/c/computeP2.cpp:123:21) in function 'add_vectors' partially with a factor of 4 (computeP2/c/computeP2.cpp:123:21)
INFO: [HLS 214-188] Unrolling loop 'LOOP_N' (computeP2/c/computeP2.cpp:89:10) in function 'negate' partially with a factor of 2 (computeP2/c/computeP2.cpp:89:10)
INFO: [HLS 214-178] Inlining function 'negate(unsigned char*, int)' into 'computeP2(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.3 seconds. CPU system time: 0.52 seconds. Elapsed time: 9.41 seconds; current allocated memory: 183.726 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 183.728 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 185.350 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:33) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.1' into 'computeP2' (computeP2/c/computeP2.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.2' into 'computeP2' (computeP2/c/computeP2.cpp:76) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 184.786 MB.
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:33) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.1' into 'computeP2' (computeP2/c/computeP2.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.2' into 'computeP2' (computeP2/c/computeP2.cpp:76) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 206.272 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' (computeP2/c/computeP2.cpp:110:18)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (computeP2/c/computeP2.cpp:117:9)
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:126:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:126:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'vec' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 59.93 seconds. CPU system time: 0.3 seconds. Elapsed time: 63.14 seconds; current allocated memory: 237.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeP2' ...
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.1' to 'linear_combination_1'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.2' to 'linear_combination_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 237.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 238.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln110) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 238.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 238.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln110) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 239.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 239.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=1
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 1 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_directive_top -name computeP2 computeP2 
INFO: [HLS 200-1510] Running: set_directive_pipeline linear_combination/LOOP_LC2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 add_vectors/add_vectors_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 add_vectors/add_vectors_label1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 164.314 MB.
INFO: [HLS 200-10] Analyzing design file 'computeP2/c/computeP2.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
ERROR: [HLS 207-3315] call to 'remainder' is ambiguous: computeP2/c/computeP2.cpp:123:12
INFO: [HLS 207-4367] candidate function: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:2699:11
INFO: [HLS 207-4367] candidate function: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:2702:12
INFO: [HLS 207-4367] candidate function: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_math.h:974:10
INFO: [HLS 207-4367]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=1
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 1 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_directive_top -name computeP2 computeP2 
INFO: [HLS 200-1510] Running: set_directive_pipeline linear_combination/LOOP_LC2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 add_vectors/add_vectors_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 add_vectors/add_vectors_label1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 180.314 MB.
INFO: [HLS 200-10] Analyzing design file 'computeP2/c/computeP2.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 43.4 seconds. CPU system time: 1.77 seconds. Elapsed time: 49.3 seconds; current allocated memory: 182.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'add_vectors_label1' (computeP2/c/computeP2.cpp:119:21) in function 'add_vectors' partially with a factor of 2 (computeP2/c/computeP2.cpp:119:21)
INFO: [HLS 214-188] Unrolling loop 'LOOP_N' (computeP2/c/computeP2.cpp:85:10) in function 'negate' partially with a factor of 2 (computeP2/c/computeP2.cpp:85:10)
INFO: [HLS 214-178] Inlining function 'ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<34, 34>(ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_remquo<33, 33>(ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, int*)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:136:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<34, 34>(ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_remquo<33, 33>(ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, int*)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:136:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_remainder<33, 33>(ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_uint<32> hls_internal::generic_remainder<32>(ap_uint<32>, ap_uint<32>)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:223:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> hls_internal::generic_remainder<32>(ap_uint<32>, ap_uint<32>)' into 'hls::remainder(unsigned int, unsigned int)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/remainderint.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'hls::remainder(unsigned int, unsigned int)' into 'add_vectors(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'negate(unsigned char*, int)' into 'computeP2(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.47 seconds. CPU system time: 0.56 seconds. Elapsed time: 9.67 seconds; current allocated memory: 185.108 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 185.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 216.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.1' into 'computeP2' (computeP2/c/computeP2.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.2' into 'computeP2' (computeP2/c/computeP2.cpp:72) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 265.774 MB.
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.1' into 'computeP2' (computeP2/c/computeP2.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.2' into 'computeP2' (computeP2/c/computeP2.cpp:72) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175:16) in function 'hls_internal::generic_remquo<33, 33>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 338.226 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' (computeP2/c/computeP2.cpp:106:18)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (computeP2/c/computeP2.cpp:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:123:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:123:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'vec' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 45.2 seconds. CPU system time: 0.12 seconds. Elapsed time: 46.04 seconds; current allocated memory: 401.360 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeP2' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_remquo<33, 33>' to 'generic_remquo_33_33_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.1' to 'linear_combination_1'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.2' to 'linear_combination_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 401.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 402.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_remquo_33_33_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 402.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 402.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln106) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 402.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=1
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 1 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_directive_top -name computeP2 computeP2 
INFO: [HLS 200-1510] Running: set_directive_pipeline linear_combination/LOOP_LC2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 add_vectors/add_vectors_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind add_vectors/add_vectors_label1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 180.315 MB.
INFO: [HLS 200-10] Analyzing design file 'computeP2/c/computeP2.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 54.22 seconds. CPU system time: 2.26 seconds. Elapsed time: 62.06 seconds; current allocated memory: 182.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'LOOP_N' (computeP2/c/computeP2.cpp:85:10) in function 'negate' partially with a factor of 2 (computeP2/c/computeP2.cpp:85:10)
INFO: [HLS 214-178] Inlining function 'ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<34, 34>(ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_remquo<33, 33>(ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, int*)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:136:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<34, 34>(ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_remquo<33, 33>(ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, int*)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:136:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_remainder<33, 33>(ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_uint<32> hls_internal::generic_remainder<32>(ap_uint<32>, ap_uint<32>)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:223:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> hls_internal::generic_remainder<32>(ap_uint<32>, ap_uint<32>)' into 'hls::remainder(unsigned int, unsigned int)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/remainderint.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'hls::remainder(unsigned int, unsigned int)' into 'linear_combination(unsigned char*, unsigned char*, int, unsigned char*)' (computeP2/c/computeP2.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'hls::remainder(unsigned int, unsigned int)' into 'add_vectors(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:120:0)
INFO: [HLS 214-178] Inlining function 'hls::remainder(unsigned int, unsigned int)' into 'negate(unsigned char*, int)' (computeP2/c/computeP2.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'negate(unsigned char*, int)' into 'computeP2(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.45 seconds. CPU system time: 0.7 seconds. Elapsed time: 12.57 seconds; current allocated memory: 185.069 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 185.071 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 216.319 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.29 seconds; current allocated memory: 265.687 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.05 seconds; current allocated memory: 337.781 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'vec.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' (computeP2/c/computeP2.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (computeP2/c/computeP2.cpp:116:9)
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'v1' (computeP2/c/computeP2.cpp:126:10)
INFO: [XFORM 203-531] Rewinding loop 'add_vectors_label1' (computeP2/c/computeP2.cpp:122) in function 'add_vectors'.
INFO: [XFORM 203-531] Rewinding loop 'add_vectors_label1' (computeP2/c/computeP2.cpp:122) in function 'add_vectors.1'.
INFO: [XFORM 203-531] Rewinding loop 'add_vectors_label1' (computeP2/c/computeP2.cpp:122) in function 'add_vectors.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 414.274 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeP2' ...
WARNING: [SYN 201-103] Legalizing function name 'add_vectors.1' to 'add_vectors_1'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.1' to 'linear_combination_1'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.2' to 'linear_combination_2'.
WARNING: [SYN 201-103] Legalizing function name 'add_vectors.2' to 'add_vectors_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 414.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 415.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_vectors' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_vectors_label1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('out_addr_write_ln126', computeP2/c/computeP2.cpp:126) of variable 'this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205 on array 'v1' and 'load' operation ('out_load', computeP2/c/computeP2.cpp:124) on array 'v1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('out_addr_write_ln126', computeP2/c/computeP2.cpp:126) of variable 'this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205 on array 'v1' and 'load' operation ('out_load', computeP2/c/computeP2.cpp:124) on array 'v1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('out_addr_write_ln126', computeP2/c/computeP2.cpp:126) of variable 'this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205 on array 'v1' and 'load' operation ('out_load', computeP2/c/computeP2.cpp:124) on array 'v1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('out_addr_write_ln126', computeP2/c/computeP2.cpp:126) of variable 'this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205 on array 'v1' and 'load' operation ('out_load', computeP2/c/computeP2.cpp:124) on array 'v1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('out_addr_write_ln126', computeP2/c/computeP2.cpp:126) of variable 'this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205 on array 'v1' and 'load' operation ('out_load', computeP2/c/computeP2.cpp:124) on array 'v1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('out_addr_write_ln126', computeP2/c/computeP2.cpp:126) of variable 'this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205 on array 'v1' and 'load' operation ('out_load', computeP2/c/computeP2.cpp:124) on array 'v1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 16, loop 'add_vectors_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 415.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 415.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_vectors_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_vectors_label1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors_1' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('out_addr_write_ln126', computeP2/c/computeP2.cpp:126) of variable 'this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205 on array 'v1' and 'load' operation ('out_load', computeP2/c/computeP2.cpp:124) on array 'v1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors_1' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('out_addr_write_ln126', computeP2/c/computeP2.cpp:126) of variable 'this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205 on array 'v1' and 'load' operation ('out_load', computeP2/c/computeP2.cpp:124) on array 'v1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors_1' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('out_addr_write_ln126', computeP2/c/computeP2.cpp:126) of variable 'this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205 on array 'v1' and 'load' operation ('out_load', computeP2/c/computeP2.cpp:124) on array 'v1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors_1' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('out_addr_write_ln126', computeP2/c/computeP2.cpp:126) of variable 'this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205 on array 'v1' and 'load' operation ('out_load', computeP2/c/computeP2.cpp:124) on array 'v1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors_1' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('out_addr_write_ln126', computeP2/c/computeP2.cpp:126) of variable 'this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205 on array 'v1' and 'load' operation ('out_load', computeP2/c/computeP2.cpp:124) on array 'v1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors_1' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('out_addr_write_ln126', computeP2/c/computeP2.cpp:126) of variable 'this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205 on array 'v1' and 'load' operation ('out_load', computeP2/c/computeP2.cpp:124) on array 'v1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 16, loop 'add_vectors_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 415.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 416.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln108) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 416.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 416.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln108) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 417.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 417.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_vectors_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_vectors_label1'.
WARNING: [HLS 200-880] The II Violation in module 'add_vectors_2' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('sub_ln657') and 'urem' operation ('rem.V').
WARNING: [HLS 200-880] The II Violation in module 'add_vectors_2' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('sub_ln657') and 'urem' operation ('rem.V').
WARNING: [HLS 200-880] The II Violation in module 'add_vectors_2' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sub' operation ('sub_ln657') and 'urem' operation ('rem.V').
WARNING: [HLS 200-880] The II Violation in module 'add_vectors_2' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'sub' operation ('sub_ln657') and 'urem' operation ('rem.V').
WARNING: [HLS 200-880] The II Violation in module 'add_vectors_2' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'sub' operation ('sub_ln657') and 'urem' operation ('rem.V').
WARNING: [HLS 200-880] The II Violation in module 'add_vectors_2' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'sub' operation ('sub_ln657') and 'urem' operation ('rem.V').
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 16, loop 'add_vectors_label1'
WARNING: [HLS 200-871] Estimated clock period (8.834ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'add_vectors_2' consists of the following:	multiplexor before 'phi' operation ('this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) with incoming values : ('select_ln175', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [41]  (1.59 ns)
	'phi' operation ('this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) with incoming values : ('select_ln175', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [41]  (0 ns)
	'phi' operation ('v1_02_rewind', computeP2/c/computeP2.cpp:126) with incoming values : ('sext_ln126', computeP2/c/computeP2.cpp:126) [6]  (0 ns)
	multiplexor before 'phi' operation ('v1_02', computeP2/c/computeP2.cpp:120) with incoming values : ('v1', computeP2/c/computeP2.cpp:120) ('sext_ln126', computeP2/c/computeP2.cpp:126) [13]  (1.59 ns)
	'phi' operation ('v1_02', computeP2/c/computeP2.cpp:120) with incoming values : ('v1', computeP2/c/computeP2.cpp:120) ('sext_ln126', computeP2/c/computeP2.cpp:126) [13]  (0 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:124) [24]  (1.92 ns)
	'urem' operation ('rem.V') [30]  (3.74 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=1
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 1 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_directive_top -name computeP2 computeP2 
INFO: [HLS 200-1510] Running: set_directive_pipeline linear_combination/LOOP_LC2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 add_vectors/add_vectors_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline add_vectors/add_vectors_label1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 180.314 MB.
INFO: [HLS 200-10] Analyzing design file 'computeP2/c/computeP2.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.47 seconds. CPU system time: 1.74 seconds. Elapsed time: 44.31 seconds; current allocated memory: 182.652 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'LOOP_N' (computeP2/c/computeP2.cpp:85:10) in function 'negate' partially with a factor of 2 (computeP2/c/computeP2.cpp:85:10)
INFO: [HLS 214-178] Inlining function 'ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<34, 34>(ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_remquo<33, 33>(ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, int*)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:136:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<34, 34>(ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_remquo<33, 33>(ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, int*)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:136:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_remainder<33, 33>(ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_uint<32> hls_internal::generic_remainder<32>(ap_uint<32>, ap_uint<32>)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:223:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> hls_internal::generic_remainder<32>(ap_uint<32>, ap_uint<32>)' into 'hls::remainder(unsigned int, unsigned int)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/remainderint.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'hls::remainder(unsigned int, unsigned int)' into 'linear_combination(unsigned char*, unsigned char*, int, unsigned char*)' (computeP2/c/computeP2.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'hls::remainder(unsigned int, unsigned int)' into 'add_vectors(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:120:0)
INFO: [HLS 214-178] Inlining function 'hls::remainder(unsigned int, unsigned int)' into 'negate(unsigned char*, int)' (computeP2/c/computeP2.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'negate(unsigned char*, int)' into 'computeP2(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.61 seconds. CPU system time: 0.95 seconds. Elapsed time: 16.14 seconds; current allocated memory: 185.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 185.072 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 216.318 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.1' into 'computeP2' (computeP2/c/computeP2.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.2' into 'computeP2' (computeP2/c/computeP2.cpp:72) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.2 seconds; current allocated memory: 265.699 MB.
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.1' into 'computeP2' (computeP2/c/computeP2.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.2' into 'computeP2' (computeP2/c/computeP2.cpp:72) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.82 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.98 seconds; current allocated memory: 337.911 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_P12' (computeP2/c/computeP2.cpp:26:8) in function 'computeP2' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_P21' (computeP2/c/computeP2.cpp:38:21) in function 'computeP2' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_P4_1' (computeP2/c/computeP2.cpp:59:6) in function 'computeP2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:126:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:126:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'vec' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' (computeP2/c/computeP2.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (computeP2/c/computeP2.cpp:116:9)
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 386.102 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeP2' ...
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.1' to 'linear_combination_1'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.2' to 'linear_combination_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 386.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 386.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln108) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 387.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 387.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln108) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 388.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 388.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'add_vectors_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'add_vectors_label1'
INFO: [SCHED 204-61] Pipelining loop 'add_vectors_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'add_vectors_label1'
INFO: [SCHED 204-61] Pipelining loop 'add_vectors_label1'.
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('sub_ln657_2', computeP2/c/computeP2.cpp:72) and 'urem' operation ('rem.V', computeP2/c/computeP2.cpp:72).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('sub_ln657_2', computeP2/c/computeP2.cpp:72) and 'urem' operation ('rem.V', computeP2/c/computeP2.cpp:72).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sub' operation ('sub_ln657_2', computeP2/c/computeP2.cpp:72) and 'urem' operation ('rem.V', computeP2/c/computeP2.cpp:72).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'sub' operation ('sub_ln657_2', computeP2/c/computeP2.cpp:72) and 'urem' operation ('rem.V', computeP2/c/computeP2.cpp:72).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'sub' operation ('sub_ln657_2', computeP2/c/computeP2.cpp:72) and 'urem' operation ('rem.V', computeP2/c/computeP2.cpp:72).
WARNING: [HLS 200-880] The II Violation in module 'computeP2' (loop 'add_vectors_label1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'sub' operation ('sub_ln657_2', computeP2/c/computeP2.cpp:72) and 'urem' operation ('rem.V', computeP2/c/computeP2.cpp:72).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 16, loop 'add_vectors_label1'
WARNING: [HLS 200-871] Estimated clock period (7.72975ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'computeP2' consists of the following:	multiplexor before 'phi' operation ('this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) with incoming values : ('select_ln175_2', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [322]  (1.59 ns)
	'phi' operation ('this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) with incoming values : ('select_ln175_2', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [322]  (0 ns)
	'phi' operation ('v1_0_i', computeP2/c/computeP2.cpp:72) with incoming values : ('v1', computeP2/c/computeP2.cpp:72) ('sext_ln126', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72) [290]  (0 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72) [305]  (1.92 ns)
	'icmp' operation ('empty_71', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72) [306]  (1.66 ns)
	'or' operation ('empty_73', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72) [308]  (0.978 ns)
	multiplexor before 'phi' operation ('this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) with incoming values : ('select_ln175_2', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [322]  (1.59 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=1
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 1 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_directive_top -name computeP2 computeP2 
INFO: [HLS 200-1510] Running: set_directive_pipeline linear_combination/LOOP_LC2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 add_vectors/add_vectors_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 add_vectors/add_vectors_label1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 180.314 MB.
INFO: [HLS 200-10] Analyzing design file 'computeP2/c/computeP2.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 42.56 seconds. CPU system time: 1.86 seconds. Elapsed time: 47.12 seconds; current allocated memory: 182.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'add_vectors_label1' (computeP2/c/computeP2.cpp:122:21) in function 'add_vectors' partially with a factor of 4 (computeP2/c/computeP2.cpp:122:21)
INFO: [HLS 214-188] Unrolling loop 'LOOP_N' (computeP2/c/computeP2.cpp:85:10) in function 'negate' partially with a factor of 2 (computeP2/c/computeP2.cpp:85:10)
INFO: [HLS 214-178] Inlining function 'ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<34, 34>(ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_remquo<33, 33>(ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, int*)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:136:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<34, 34>(ap_fixed<34, 34, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_remquo<33, 33>(ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, int*)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:136:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_remainder<33, 33>(ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_uint<32> hls_internal::generic_remainder<32>(ap_uint<32>, ap_uint<32>)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:223:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> hls_internal::generic_remainder<32>(ap_uint<32>, ap_uint<32>)' into 'hls::remainder(unsigned int, unsigned int)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/remainderint.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'hls::remainder(unsigned int, unsigned int)' into 'linear_combination(unsigned char*, unsigned char*, int, unsigned char*)' (computeP2/c/computeP2.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'hls::remainder(unsigned int, unsigned int)' into 'negate(unsigned char*, int)' (computeP2/c/computeP2.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'negate(unsigned char*, int)' into 'computeP2(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.58 seconds. CPU system time: 0.56 seconds. Elapsed time: 9.66 seconds; current allocated memory: 185.150 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 185.151 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 216.431 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::remainder' into 'add_vectors' (computeP2/c/computeP2.cpp:126) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::remainder' into 'add_vectors.1' (computeP2/c/computeP2.cpp:126) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::remainder' into 'add_vectors.2' (computeP2/c/computeP2.cpp:126) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.2' into 'computeP2' (computeP2/c/computeP2.cpp:72) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 265.866 MB.
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:29) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.1' into 'computeP2' (computeP2/c/computeP2.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'add_vectors.2' into 'computeP2' (computeP2/c/computeP2.cpp:72) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.58 seconds; current allocated memory: 338.305 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:126:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:126:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'vec' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' (computeP2/c/computeP2.cpp:108:18)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (computeP2/c/computeP2.cpp:116:9)
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 42.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 43.03 seconds; current allocated memory: 403.221 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeP2' ...
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.1' to 'linear_combination_1'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.2' to 'linear_combination_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 403.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 404.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 404.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 404.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln108) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 404.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=1
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 1 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 1.
INFO: [HLS 200-1510] Running: set_directive_top -name computeP2 computeP2 
INFO: [HLS 200-1510] Running: set_directive_pipeline linear_combination/LOOP_LC2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 add_vectors/add_vectors_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 add_vectors/add_vectors_label1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 164.282 MB.
INFO: [HLS 200-10] Analyzing design file 'computeP2/c/computeP2.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 47.19 seconds. CPU system time: 1.75 seconds. Elapsed time: 56.17 seconds; current allocated memory: 166.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'add_vectors_label1' (computeP2/c/computeP2.cpp:117:21) in function 'add_vectors' partially with a factor of 4 (computeP2/c/computeP2.cpp:117:21)
INFO: [HLS 214-188] Unrolling loop 'LOOP_N' (computeP2/c/computeP2.cpp:80:10) in function 'negate' partially with a factor of 2 (computeP2/c/computeP2.cpp:80:10)
INFO: [HLS 214-178] Inlining function 'negate(unsigned char*, int)' into 'computeP2(unsigned char*, unsigned char*, unsigned char*)' (computeP2/c/computeP2.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.7 seconds. CPU system time: 0.42 seconds. Elapsed time: 9.52 seconds; current allocated memory: 168.509 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 168.510 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 170.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 169.688 MB.
INFO: [XFORM 203-602] Inlining function 'add_vectors' into 'computeP2' (computeP2/c/computeP2.cpp:24) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 191.193 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' (computeP2/c/computeP2.cpp:103:18)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (computeP2/c/computeP2.cpp:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'accumulators' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (computeP2/c/computeP2.cpp:121:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'tempt' 
INFO: [HLS 200-472] Inferring partial write operation for 'vec.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'v1' (computeP2/c/computeP2.cpp:121:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 234.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeP2' ...
WARNING: [SYN 201-103] Legalizing function name 'add_vectors.1' to 'add_vectors_1'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.1' to 'linear_combination_1'.
WARNING: [SYN 201-103] Legalizing function name 'linear_combination.2' to 'linear_combination_2'.
WARNING: [SYN 201-103] Legalizing function name 'add_vectors.2' to 'add_vectors_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln103) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 235.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 235.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_vectors_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 235.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 236.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln103) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 236.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 237.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_combination_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln103) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 237.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 237.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_vectors_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 238.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 238.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
