===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1644 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2740 ( 18.5%)    0.2740 ( 23.5%)  FIR Parser
    0.9181 ( 62.0%)    0.6008 ( 51.6%)  'firrtl.circuit' Pipeline
    0.1464 (  9.9%)    0.0920 (  7.9%)    'firrtl.module' Pipeline
    0.1463 (  9.9%)    0.0920 (  7.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0128 (  0.9%)    0.0128 (  1.1%)    InferWidths
    0.1120 (  7.6%)    0.1120 (  9.6%)    LowerFIRRTLTypes
    0.5928 ( 40.0%)    0.3298 ( 28.3%)    'firrtl.module' Pipeline
    0.0874 (  5.9%)    0.0487 (  4.2%)      ExpandWhens
    0.5054 ( 34.1%)    0.2811 ( 24.1%)      Canonicalizer
    0.0229 (  1.5%)    0.0229 (  2.0%)    Inliner
    0.0310 (  2.1%)    0.0310 (  2.7%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0896 (  6.0%)    0.0896 (  7.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1155 (  7.8%)    0.1155 (  9.9%)  'hw.module' Pipeline
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWCleanup
    0.0602 (  4.1%)    0.0602 (  5.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0541 (  3.6%)    0.0541 (  4.6%)    Canonicalizer
    0.0060 (  0.4%)    0.0060 (  0.5%)  HWLegalizeNames
    0.0148 (  1.0%)    0.0148 (  1.3%)  'hw.module' Pipeline
    0.0148 (  1.0%)    0.0148 (  1.3%)    PrettifyVerilog
    0.0629 (  4.2%)    0.0629 (  5.4%)  Output
    0.0008 (  0.1%)    0.0008 (  0.1%)  Rest
    1.4817 (100.0%)    1.1644 (100.0%)  Total

{
  totalTime: 1.174,
  maxMemory: 70086656
}
