<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225:18" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="bb2.load.14" VarName="v2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnknownUnderlyingObjectMissed" src_info="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225:18" msg_id="214-117" msg_severity="INFO" msg_body="Cannot find or modify the underlying object pointed by getelementptr" ID="bb2.load.14" VarName="v2"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="bb2.load.7" ID="in1.seq" BundleName="gmem" VarName="in1" LoopLoc="/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32:5" LoopName="vmult"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="bb2.store.21" ID="out.seq" BundleName="gmem" VarName="out" LoopLoc="/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32:5" LoopName="vmult"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopName="anonymous"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BadAccessLenMissed" src_info="/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32:5" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" ID="in1.seq" BundleName="gmem" VarName="in1" LoopLoc="/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32:5" LoopName="vmult"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BadAccessLenMissed" src_info="/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32:5" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" ID="out.seq" BundleName="gmem" VarName="out" LoopLoc="/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32:5" LoopName="vmult"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'vmult' has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings."/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'vmult' has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings."/>
</VitisHLS:BurstInfo>

