TimeQuest Timing Analyzer report for g03_lab3
Thu Nov 09 16:33:12 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clock'
 30. Fast Model Hold: 'clock'
 31. Fast Model Recovery: 'clock'
 32. Fast Model Removal: 'clock'
 33. Fast Model Minimum Pulse Width: 'clock'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Progagation Delay
 47. Minimum Progagation Delay
 48. Setup Transfers
 49. Hold Transfers
 50. Recovery Transfers
 51. Removal Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g03_lab3                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; g03_lab3.sdc  ; OK     ; Thu Nov 09 16:33:10 2017 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock               ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }               ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 153.66 MHz ; 153.66 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -5.508 ; -2162.627     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -4.407 ; -1401.426     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 4.074 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -2.064 ; -1011.213     ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.508 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.023      ; 6.569      ;
; -5.508 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.023      ; 6.569      ;
; -5.508 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.023      ; 6.569      ;
; -5.508 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.023      ; 6.569      ;
; -5.508 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.023      ; 6.569      ;
; -5.508 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.023      ; 6.569      ;
; -5.508 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.023      ; 6.569      ;
; -5.508 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.023      ; 6.569      ;
; -5.508 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.023      ; 6.569      ;
; -5.508 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.023      ; 6.569      ;
; -5.508 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.023      ; 6.569      ;
; -5.493 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.545      ;
; -5.493 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.545      ;
; -5.493 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.545      ;
; -5.493 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.545      ;
; -5.493 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.545      ;
; -5.493 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.545      ;
; -5.493 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.545      ;
; -5.493 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.545      ;
; -5.493 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.545      ;
; -5.493 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.545      ;
; -5.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.019      ; 6.546      ;
; -5.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.019      ; 6.546      ;
; -5.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.019      ; 6.546      ;
; -5.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.019      ; 6.546      ;
; -5.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.019      ; 6.546      ;
; -5.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.019      ; 6.546      ;
; -5.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.019      ; 6.546      ;
; -5.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.019      ; 6.546      ;
; -5.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.019      ; 6.546      ;
; -5.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.019      ; 6.546      ;
; -5.483 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[4]    ; clock        ; clock       ; 1.000        ; 0.001      ; 6.522      ;
; -5.479 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[3]  ; clock        ; clock       ; 1.000        ; 0.018      ; 6.535      ;
; -5.479 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[3]  ; clock        ; clock       ; 1.000        ; 0.018      ; 6.535      ;
; -5.479 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[3]  ; clock        ; clock       ; 1.000        ; 0.018      ; 6.535      ;
; -5.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.524      ;
; -5.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.524      ;
; -5.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.524      ;
; -5.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.524      ;
; -5.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[5]    ; clock        ; clock       ; 1.000        ; 0.009      ; 6.524      ;
; -5.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[5]   ; clock        ; clock       ; 1.000        ; 0.009      ; 6.524      ;
; -5.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]   ; clock        ; clock       ; 1.000        ; 0.009      ; 6.524      ;
; -5.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[5]   ; clock        ; clock       ; 1.000        ; 0.009      ; 6.524      ;
; -5.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.524      ;
; -5.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.524      ;
; -5.477 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.524      ;
; -5.474 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[4]   ; clock        ; clock       ; 1.000        ; 0.000      ; 6.512      ;
; -5.474 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.512      ;
; -5.472 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.025      ; 6.535      ;
; -5.472 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.025      ; 6.535      ;
; -5.472 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.025      ; 6.535      ;
; -5.472 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.025      ; 6.535      ;
; -5.472 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.025      ; 6.535      ;
; -5.472 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.025      ; 6.535      ;
; -5.472 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.025      ; 6.535      ;
; -5.472 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.025      ; 6.535      ;
; -5.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.020      ; 6.528      ;
; -5.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.020      ; 6.528      ;
; -5.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.020      ; 6.528      ;
; -5.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.020      ; 6.528      ;
; -5.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.020      ; 6.528      ;
; -5.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.020      ; 6.528      ;
; -5.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.020      ; 6.528      ;
; -5.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.020      ; 6.528      ;
; -5.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.020      ; 6.528      ;
; -5.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.020      ; 6.528      ;
; -5.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.020      ; 6.528      ;
; -5.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[3] ; clock        ; clock       ; 1.000        ; 0.020      ; 6.528      ;
; -5.458 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[3]  ; clock        ; clock       ; 1.000        ; 0.019      ; 6.515      ;
; -5.429 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.481      ;
; -5.429 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.481      ;
; -5.429 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.481      ;
; -5.429 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.481      ;
; -5.429 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.481      ;
; -5.429 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.481      ;
; -5.429 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.481      ;
; -5.429 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.481      ;
; -5.429 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.481      ;
; -5.429 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.481      ;
; -5.429 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.481      ;
; -5.414 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 6.457      ;
; -5.414 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 6.457      ;
; -5.414 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 6.457      ;
; -5.414 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 6.457      ;
; -5.414 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 6.457      ;
; -5.414 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 6.457      ;
; -5.414 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 6.457      ;
; -5.414 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 6.457      ;
; -5.414 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 6.457      ;
; -5.414 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 6.457      ;
; -5.410 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.458      ;
; -5.410 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.458      ;
; -5.410 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.458      ;
; -5.410 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.458      ;
; -5.410 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.458      ;
; -5.410 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.458      ;
; -5.410 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.458      ;
; -5.410 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.458      ;
; -5.410 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.458      ;
; -5.410 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.458      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.629 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[5]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.635 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[5]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.921      ;
; 0.636 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.636 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.637 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.638 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.638 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[0]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[0]                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.639 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.639 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.640 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.640 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.641 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.642 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.644 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.644 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.644 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.644 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.645 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.931      ;
; 0.645 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.931      ;
; 0.646 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.932      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.932      ;
; 0.647 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.647 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[0]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[0]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.647 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.649 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.935      ;
; 0.649 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.935      ;
; 0.650 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.659 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.945      ;
; 0.660 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[5]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.946      ;
; 0.662 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[5]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.948      ;
; 0.673 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.959      ;
; 0.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.083      ; 1.078      ;
; 0.754 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.040      ;
; 0.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.083      ; 1.090      ;
; 0.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.083      ; 1.090      ;
; 0.758 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.044      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[4]                                   ; clock        ; clock       ; 1.000        ; -0.021     ; 5.424      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.022     ; 5.423      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 5.423      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 5.443      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 5.443      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 5.443      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 5.443      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 5.443      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 5.443      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 5.443      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 5.443      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 5.443      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 5.443      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 5.443      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.427      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.427      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.427      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.427      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.427      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.427      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.427      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.427      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.427      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.427      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.427      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.427      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[3]                                   ; clock        ; clock       ; 1.000        ; 0.003      ; 5.448      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[3]                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 5.448      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[3]                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 5.448      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[3]                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 5.448      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[3]                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 5.448      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[3]                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 5.448      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[3]                                ; clock        ; clock       ; 1.000        ; -0.002     ; 5.443      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[3]                                ; clock        ; clock       ; 1.000        ; -0.022     ; 5.423      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[3]                                ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 5.432      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.437      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.437      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.437      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.437      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.437      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 5.438      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.431      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.431      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.431      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.004     ; 5.441      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.004     ; 5.441      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.004     ; 5.441      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.003     ; 5.442      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.003     ; 5.442      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.003     ; 5.442      ;
; -4.407 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.003     ; 5.442      ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[4]                                   ; clock        ; clock       ; 0.000        ; -0.023     ; 4.337      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[4]                                  ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[4]                                  ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[4]                                  ; clock        ; clock       ; 0.000        ; -0.024     ; 4.336      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.024     ; 4.336      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 4.356      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 4.356      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 4.356      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 4.356      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 4.356      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 4.356      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 4.356      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 4.356      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 4.356      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 4.356      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 4.356      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 4.340      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 4.340      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 4.340      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 4.340      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 4.340      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 4.340      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 4.340      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 4.340      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 4.340      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 4.340      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 4.340      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 4.340      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[4]                                ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[4]                                ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[3]                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 4.361      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[3]                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 4.361      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[3]                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 4.361      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[3]                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 4.361      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[3]                                 ; clock        ; clock       ; 0.000        ; 0.001      ; 4.361      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[3]                                 ; clock        ; clock       ; 0.000        ; 0.001      ; 4.361      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[3]                                ; clock        ; clock       ; 0.000        ; -0.004     ; 4.356      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[3]                                ; clock        ; clock       ; 0.000        ; -0.024     ; 4.336      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[3]                                ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 4.345      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.010     ; 4.350      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.010     ; 4.350      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.010     ; 4.350      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.010     ; 4.350      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.010     ; 4.350      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 4.351      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.016     ; 4.344      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.016     ; 4.344      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.016     ; 4.344      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 4.354      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 4.354      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 4.354      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 4.355      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 4.355      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 4.355      ;
; 4.074 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 4.355      ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 5.602 ; 5.602 ; Rise       ; clock           ;
;  address[0] ; clock      ; 5.241 ; 5.241 ; Rise       ; clock           ;
;  address[1] ; clock      ; 5.189 ; 5.189 ; Rise       ; clock           ;
;  address[2] ; clock      ; 5.602 ; 5.602 ; Rise       ; clock           ;
;  address[3] ; clock      ; 5.007 ; 5.007 ; Rise       ; clock           ;
;  address[4] ; clock      ; 4.350 ; 4.350 ; Rise       ; clock           ;
;  address[5] ; clock      ; 5.005 ; 5.005 ; Rise       ; clock           ;
; enable      ; clock      ; 4.860 ; 4.860 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 4.814 ; 4.814 ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 4.770 ; 4.770 ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 4.814 ; 4.814 ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.246 ; 0.246 ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.718 ; 0.718 ; Rise       ; clock           ;
; reset       ; clock      ; 5.413 ; 5.413 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.273  ; 0.273  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.094  ; 0.094  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.273  ; 0.273  ; Rise       ; clock           ;
;  address[2] ; clock      ; -0.321 ; -0.321 ; Rise       ; clock           ;
;  address[3] ; clock      ; -0.302 ; -0.302 ; Rise       ; clock           ;
;  address[4] ; clock      ; -0.382 ; -0.382 ; Rise       ; clock           ;
;  address[5] ; clock      ; 0.153  ; 0.153  ; Rise       ; clock           ;
; enable      ; clock      ; -4.300 ; -4.300 ; Rise       ; clock           ;
; mode[*]     ; clock      ; -0.092 ; -0.092 ; Rise       ; clock           ;
;  mode[0]    ; clock      ; -0.308 ; -0.308 ; Rise       ; clock           ;
;  mode[1]    ; clock      ; -0.092 ; -0.092 ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.044  ; 0.044  ; Rise       ; clock           ;
; mode_mod    ; clock      ; -0.468 ; -0.468 ; Rise       ; clock           ;
; reset       ; clock      ; -4.090 ; -4.090 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 20.274 ; 20.274 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 19.523 ; 19.523 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 18.688 ; 18.688 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 18.953 ; 18.953 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 20.274 ; 20.274 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 19.313 ; 19.313 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 19.342 ; 19.342 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 19.226 ; 19.226 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 22.448 ; 22.448 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 21.784 ; 21.784 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 21.706 ; 21.706 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 21.824 ; 21.824 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 22.403 ; 22.403 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 22.217 ; 22.217 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 22.183 ; 22.183 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 22.448 ; 22.448 ; Rise       ; clock           ;
; empty               ; clock      ; 10.243 ; 10.243 ; Rise       ; clock           ;
; full                ; clock      ; 10.361 ; 10.361 ; Rise       ; clock           ;
; num[*]              ; clock      ; 8.510  ; 8.510  ; Rise       ; clock           ;
;  num[0]             ; clock      ; 8.510  ; 8.510  ; Rise       ; clock           ;
;  num[1]             ; clock      ; 7.608  ; 7.608  ; Rise       ; clock           ;
;  num[2]             ; clock      ; 7.884  ; 7.884  ; Rise       ; clock           ;
;  num[3]             ; clock      ; 7.593  ; 7.593  ; Rise       ; clock           ;
;  num[4]             ; clock      ; 7.937  ; 7.937  ; Rise       ; clock           ;
;  num[5]             ; clock      ; 8.232  ; 8.232  ; Rise       ; clock           ;
; value[*]            ; clock      ; 11.728 ; 11.728 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 11.728 ; 11.728 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 11.595 ; 11.595 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 11.068 ; 11.068 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 11.472 ; 11.472 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 11.544 ; 11.544 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 11.319 ; 11.319 ; Rise       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 11.456 ; 11.456 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 11.456 ; 11.456 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 12.393 ; 12.393 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 12.645 ; 12.645 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 12.207 ; 12.207 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 12.987 ; 12.987 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 13.018 ; 13.018 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 12.917 ; 12.917 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 13.150 ; 13.150 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 13.718 ; 13.718 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 13.150 ; 13.150 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 13.511 ; 13.511 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 13.822 ; 13.822 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 13.871 ; 13.871 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 13.872 ; 13.872 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 13.840 ; 13.840 ; Rise       ; clock           ;
; empty               ; clock      ; 9.324  ; 9.324  ; Rise       ; clock           ;
; full                ; clock      ; 9.439  ; 9.439  ; Rise       ; clock           ;
; num[*]              ; clock      ; 7.593  ; 7.593  ; Rise       ; clock           ;
;  num[0]             ; clock      ; 8.510  ; 8.510  ; Rise       ; clock           ;
;  num[1]             ; clock      ; 7.608  ; 7.608  ; Rise       ; clock           ;
;  num[2]             ; clock      ; 7.884  ; 7.884  ; Rise       ; clock           ;
;  num[3]             ; clock      ; 7.593  ; 7.593  ; Rise       ; clock           ;
;  num[4]             ; clock      ; 7.937  ; 7.937  ; Rise       ; clock           ;
;  num[5]             ; clock      ; 8.232  ; 8.232  ; Rise       ; clock           ;
; value[*]            ; clock      ; 9.396  ; 9.396  ; Rise       ; clock           ;
;  value[0]           ; clock      ; 9.869  ; 9.869  ; Rise       ; clock           ;
;  value[1]           ; clock      ; 10.054 ; 10.054 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 9.396  ; 9.396  ; Rise       ; clock           ;
;  value[3]           ; clock      ; 10.005 ; 10.005 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 10.022 ; 10.022 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 9.728  ; 9.728  ; Rise       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+------------+--------------------+--------+--------+--------+--------+
; Input Port ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------------+--------+--------+--------+--------+
; address[0] ; 7_segment_floor[0] ; 19.237 ; 19.237 ; 19.237 ; 19.237 ;
; address[0] ; 7_segment_floor[1] ; 18.402 ; 18.402 ; 18.402 ; 18.402 ;
; address[0] ; 7_segment_floor[2] ; 18.667 ; 18.667 ; 18.667 ; 18.667 ;
; address[0] ; 7_segment_floor[3] ; 19.988 ; 19.988 ; 19.988 ; 19.988 ;
; address[0] ; 7_segment_floor[4] ; 19.027 ; 19.027 ; 19.027 ; 19.027 ;
; address[0] ; 7_segment_floor[5] ; 19.056 ; 19.056 ; 19.056 ; 19.056 ;
; address[0] ; 7_segment_floor[6] ; 18.940 ; 18.940 ; 18.940 ; 18.940 ;
; address[0] ; 7_segment_mod[0]   ; 21.498 ; 21.498 ; 21.498 ; 21.498 ;
; address[0] ; 7_segment_mod[1]   ; 21.420 ; 21.420 ; 21.420 ; 21.420 ;
; address[0] ; 7_segment_mod[2]   ; 21.538 ; 21.538 ; 21.538 ; 21.538 ;
; address[0] ; 7_segment_mod[3]   ; 22.117 ; 22.117 ; 22.117 ; 22.117 ;
; address[0] ; 7_segment_mod[4]   ; 21.931 ; 21.931 ; 21.931 ; 21.931 ;
; address[0] ; 7_segment_mod[5]   ; 21.897 ; 21.897 ; 21.897 ; 21.897 ;
; address[0] ; 7_segment_mod[6]   ; 22.162 ; 22.162 ; 22.162 ; 22.162 ;
; address[0] ; value[0]           ; 11.103 ; 11.103 ; 11.103 ; 11.103 ;
; address[0] ; value[1]           ; 11.309 ; 11.309 ; 11.309 ; 11.309 ;
; address[0] ; value[2]           ; 10.907 ; 10.907 ; 10.907 ; 10.907 ;
; address[0] ; value[3]           ; 11.294 ; 11.294 ; 11.294 ; 11.294 ;
; address[0] ; value[4]           ; 11.663 ; 11.663 ; 11.663 ; 11.663 ;
; address[0] ; value[5]           ; 11.074 ; 11.074 ; 11.074 ; 11.074 ;
; address[1] ; 7_segment_floor[0] ; 19.392 ; 19.392 ; 19.392 ; 19.392 ;
; address[1] ; 7_segment_floor[1] ; 18.557 ; 18.557 ; 18.557 ; 18.557 ;
; address[1] ; 7_segment_floor[2] ; 18.822 ; 18.822 ; 18.822 ; 18.822 ;
; address[1] ; 7_segment_floor[3] ; 20.143 ; 20.143 ; 20.143 ; 20.143 ;
; address[1] ; 7_segment_floor[4] ; 19.182 ; 19.182 ; 19.182 ; 19.182 ;
; address[1] ; 7_segment_floor[5] ; 19.211 ; 19.211 ; 19.211 ; 19.211 ;
; address[1] ; 7_segment_floor[6] ; 19.095 ; 19.095 ; 19.095 ; 19.095 ;
; address[1] ; 7_segment_mod[0]   ; 21.653 ; 21.653 ; 21.653 ; 21.653 ;
; address[1] ; 7_segment_mod[1]   ; 21.575 ; 21.575 ; 21.575 ; 21.575 ;
; address[1] ; 7_segment_mod[2]   ; 21.693 ; 21.693 ; 21.693 ; 21.693 ;
; address[1] ; 7_segment_mod[3]   ; 22.272 ; 22.272 ; 22.272 ; 22.272 ;
; address[1] ; 7_segment_mod[4]   ; 22.086 ; 22.086 ; 22.086 ; 22.086 ;
; address[1] ; 7_segment_mod[5]   ; 22.052 ; 22.052 ; 22.052 ; 22.052 ;
; address[1] ; 7_segment_mod[6]   ; 22.317 ; 22.317 ; 22.317 ; 22.317 ;
; address[1] ; value[0]           ; 11.432 ; 11.432 ; 11.432 ; 11.432 ;
; address[1] ; value[1]           ; 11.239 ; 11.239 ; 11.239 ; 11.239 ;
; address[1] ; value[2]           ; 11.175 ; 11.175 ; 11.175 ; 11.175 ;
; address[1] ; value[3]           ; 11.564 ; 11.564 ; 11.564 ; 11.564 ;
; address[1] ; value[4]           ; 10.763 ; 10.763 ; 10.763 ; 10.763 ;
; address[1] ; value[5]           ; 10.858 ; 10.920 ; 10.920 ; 10.858 ;
; address[2] ; 7_segment_floor[0] ; 19.834 ; 19.834 ; 19.834 ; 19.834 ;
; address[2] ; 7_segment_floor[1] ; 18.999 ; 18.999 ; 18.999 ; 18.999 ;
; address[2] ; 7_segment_floor[2] ; 19.264 ; 19.264 ; 19.264 ; 19.264 ;
; address[2] ; 7_segment_floor[3] ; 20.585 ; 20.585 ; 20.585 ; 20.585 ;
; address[2] ; 7_segment_floor[4] ; 19.624 ; 19.624 ; 19.624 ; 19.624 ;
; address[2] ; 7_segment_floor[5] ; 19.653 ; 19.653 ; 19.653 ; 19.653 ;
; address[2] ; 7_segment_floor[6] ; 19.537 ; 19.537 ; 19.537 ; 19.537 ;
; address[2] ; 7_segment_mod[0]   ; 22.095 ; 22.095 ; 22.095 ; 22.095 ;
; address[2] ; 7_segment_mod[1]   ; 22.017 ; 22.017 ; 22.017 ; 22.017 ;
; address[2] ; 7_segment_mod[2]   ; 22.135 ; 22.135 ; 22.135 ; 22.135 ;
; address[2] ; 7_segment_mod[3]   ; 22.714 ; 22.714 ; 22.714 ; 22.714 ;
; address[2] ; 7_segment_mod[4]   ; 22.528 ; 22.528 ; 22.528 ; 22.528 ;
; address[2] ; 7_segment_mod[5]   ; 22.494 ; 22.494 ; 22.494 ; 22.494 ;
; address[2] ; 7_segment_mod[6]   ; 22.759 ; 22.759 ; 22.759 ; 22.759 ;
; address[2] ; value[0]           ; 12.180 ; 12.180 ; 12.180 ; 12.180 ;
; address[2] ; value[1]           ; 10.234 ; 10.234 ; 10.234 ; 10.234 ;
; address[2] ; value[2]           ; 10.978 ; 10.978 ; 10.978 ; 10.978 ;
; address[2] ; value[3]           ; 11.610 ; 11.610 ; 11.610 ; 11.610 ;
; address[2] ; value[4]           ; 11.401 ; 11.401 ; 11.401 ; 11.401 ;
; address[2] ; value[5]           ; 10.275 ; 9.810  ; 9.810  ; 10.275 ;
; address[3] ; 7_segment_floor[0] ; 19.239 ; 19.239 ; 19.239 ; 19.239 ;
; address[3] ; 7_segment_floor[1] ; 18.404 ; 18.404 ; 18.404 ; 18.404 ;
; address[3] ; 7_segment_floor[2] ; 18.669 ; 18.669 ; 18.669 ; 18.669 ;
; address[3] ; 7_segment_floor[3] ; 19.990 ; 19.990 ; 19.990 ; 19.990 ;
; address[3] ; 7_segment_floor[4] ; 19.029 ; 19.029 ; 19.029 ; 19.029 ;
; address[3] ; 7_segment_floor[5] ; 19.058 ; 19.058 ; 19.058 ; 19.058 ;
; address[3] ; 7_segment_floor[6] ; 18.942 ; 18.942 ; 18.942 ; 18.942 ;
; address[3] ; 7_segment_mod[0]   ; 21.500 ; 21.500 ; 21.500 ; 21.500 ;
; address[3] ; 7_segment_mod[1]   ; 21.422 ; 21.422 ; 21.422 ; 21.422 ;
; address[3] ; 7_segment_mod[2]   ; 21.540 ; 21.540 ; 21.540 ; 21.540 ;
; address[3] ; 7_segment_mod[3]   ; 22.119 ; 22.119 ; 22.119 ; 22.119 ;
; address[3] ; 7_segment_mod[4]   ; 21.933 ; 21.933 ; 21.933 ; 21.933 ;
; address[3] ; 7_segment_mod[5]   ; 21.899 ; 21.899 ; 21.899 ; 21.899 ;
; address[3] ; 7_segment_mod[6]   ; 22.164 ; 22.164 ; 22.164 ; 22.164 ;
; address[3] ; value[0]           ; 11.585 ; 11.585 ; 11.585 ; 11.585 ;
; address[3] ; value[1]           ; 9.696  ; 9.696  ; 9.696  ; 9.696  ;
; address[3] ; value[2]           ; 10.383 ; 10.383 ; 10.383 ; 10.383 ;
; address[3] ; value[3]           ; 11.015 ; 11.015 ; 11.015 ; 11.015 ;
; address[3] ; value[4]           ; 10.806 ; 10.806 ; 10.806 ; 10.806 ;
; address[3] ; value[5]           ; 9.626  ; 9.626  ; 9.626  ; 9.626  ;
; address[4] ; 7_segment_floor[0] ; 18.582 ; 18.582 ; 18.582 ; 18.582 ;
; address[4] ; 7_segment_floor[1] ; 17.001 ; 17.747 ; 17.747 ; 17.001 ;
; address[4] ; 7_segment_floor[2] ; 18.012 ; 18.012 ; 18.012 ; 18.012 ;
; address[4] ; 7_segment_floor[3] ; 19.333 ; 19.333 ; 19.333 ; 19.333 ;
; address[4] ; 7_segment_floor[4] ; 18.372 ; 18.372 ; 18.372 ; 18.372 ;
; address[4] ; 7_segment_floor[5] ; 18.401 ; 18.401 ; 18.401 ; 18.401 ;
; address[4] ; 7_segment_floor[6] ; 18.285 ; 17.539 ; 17.539 ; 18.285 ;
; address[4] ; 7_segment_mod[0]   ; 20.843 ; 20.843 ; 20.843 ; 20.843 ;
; address[4] ; 7_segment_mod[1]   ; 20.765 ; 20.765 ; 20.765 ; 20.765 ;
; address[4] ; 7_segment_mod[2]   ; 20.883 ; 20.883 ; 20.883 ; 20.883 ;
; address[4] ; 7_segment_mod[3]   ; 21.462 ; 21.462 ; 21.462 ; 21.462 ;
; address[4] ; 7_segment_mod[4]   ; 21.276 ; 21.276 ; 21.276 ; 21.276 ;
; address[4] ; 7_segment_mod[5]   ; 21.242 ; 21.242 ; 21.242 ; 21.242 ;
; address[4] ; 7_segment_mod[6]   ; 21.507 ; 21.507 ; 21.507 ; 21.507 ;
; address[4] ; value[0]           ; 10.182 ; 10.928 ; 10.928 ; 10.182 ;
; address[4] ; value[1]           ; 9.600  ; 10.229 ; 10.229 ; 9.600  ;
; address[4] ; value[2]           ; 9.020  ; 9.127  ; 9.127  ; 9.020  ;
; address[4] ; value[3]           ; 9.532  ; 9.864  ; 9.864  ; 9.532  ;
; address[4] ; value[4]           ; 9.531  ; 9.531  ; 9.531  ; 9.531  ;
; address[4] ; value[5]           ; 8.804  ; 10.617 ; 10.617 ; 8.804  ;
; address[5] ; 7_segment_floor[0] ; 19.237 ; 19.237 ; 19.237 ; 19.237 ;
; address[5] ; 7_segment_floor[1] ; 18.278 ; 18.402 ; 18.402 ; 18.278 ;
; address[5] ; 7_segment_floor[2] ; 18.667 ; 18.667 ; 18.667 ; 18.667 ;
; address[5] ; 7_segment_floor[3] ; 19.988 ; 19.988 ; 19.988 ; 19.988 ;
; address[5] ; 7_segment_floor[4] ; 19.027 ; 19.027 ; 19.027 ; 19.027 ;
; address[5] ; 7_segment_floor[5] ; 19.056 ; 19.056 ; 19.056 ; 19.056 ;
; address[5] ; 7_segment_floor[6] ; 18.940 ; 18.816 ; 18.816 ; 18.940 ;
; address[5] ; 7_segment_mod[0]   ; 21.498 ; 21.498 ; 21.498 ; 21.498 ;
; address[5] ; 7_segment_mod[1]   ; 21.420 ; 21.420 ; 21.420 ; 21.420 ;
; address[5] ; 7_segment_mod[2]   ; 21.538 ; 21.538 ; 21.538 ; 21.538 ;
; address[5] ; 7_segment_mod[3]   ; 22.117 ; 22.117 ; 22.117 ; 22.117 ;
; address[5] ; 7_segment_mod[4]   ; 21.931 ; 21.931 ; 21.931 ; 21.931 ;
; address[5] ; 7_segment_mod[5]   ; 21.897 ; 21.897 ; 21.897 ; 21.897 ;
; address[5] ; 7_segment_mod[6]   ; 22.162 ; 22.162 ; 22.162 ; 22.162 ;
; address[5] ; value[0]           ; 11.459 ; 11.583 ; 11.583 ; 11.459 ;
; address[5] ; value[1]           ; 9.826  ; 10.884 ; 10.884 ; 9.826  ;
; address[5] ; value[2]           ; 10.264 ; 10.264 ; 10.264 ; 10.264 ;
; address[5] ; value[3]           ; 10.779 ; 10.779 ; 10.779 ; 10.779 ;
; address[5] ; value[4]           ; 9.728  ; 9.728  ; 9.728  ; 9.728  ;
; address[5] ; value[5]           ; 8.557  ; 11.272 ; 11.272 ; 8.557  ;
; mode_floor ; 7_segment_floor[0] ; 8.649  ; 8.649  ; 8.649  ; 8.649  ;
; mode_floor ; 7_segment_floor[1] ; 8.633  ;        ;        ; 8.633  ;
; mode_floor ; 7_segment_floor[2] ; 8.908  ; 8.908  ; 8.908  ; 8.908  ;
; mode_floor ; 7_segment_floor[3] ; 9.429  ; 9.429  ; 9.429  ; 9.429  ;
; mode_floor ; 7_segment_floor[4] ; 9.262  ; 9.262  ; 9.262  ; 9.262  ;
; mode_floor ; 7_segment_floor[5] ;        ; 9.291  ; 9.291  ;        ;
; mode_floor ; 7_segment_floor[6] ;        ; 9.091  ; 9.091  ;        ;
; mode_mod   ; 7_segment_mod[0]   ; 7.848  ; 7.651  ; 7.651  ; 7.848  ;
; mode_mod   ; 7_segment_mod[1]   ; 7.875  ; 7.875  ; 7.875  ; 7.875  ;
; mode_mod   ; 7_segment_mod[2]   ; 7.878  ; 7.878  ; 7.878  ; 7.878  ;
; mode_mod   ; 7_segment_mod[3]   ; 8.472  ; 8.472  ; 8.472  ; 8.472  ;
; mode_mod   ; 7_segment_mod[4]   ; 8.277  ; 8.277  ; 8.277  ; 8.277  ;
; mode_mod   ; 7_segment_mod[5]   ; 8.241  ; 8.241  ; 8.241  ; 8.241  ;
; mode_mod   ; 7_segment_mod[6]   ; 8.502  ; 8.502  ; 8.502  ; 8.502  ;
+------------+--------------------+--------+--------+--------+--------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+------------+--------------------+--------+--------+--------+--------+
; Input Port ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------------+--------+--------+--------+--------+
; address[0] ; 7_segment_floor[0] ; 10.930 ; 10.930 ; 10.930 ; 10.930 ;
; address[0] ; 7_segment_floor[1] ; 11.073 ; 11.073 ; 11.073 ; 11.073 ;
; address[0] ; 7_segment_floor[2] ; 11.322 ; 11.322 ; 11.322 ; 11.322 ;
; address[0] ; 7_segment_floor[3] ; 11.683 ; 11.683 ; 11.683 ; 11.683 ;
; address[0] ; 7_segment_floor[4] ; 11.669 ; 11.669 ; 11.669 ; 11.669 ;
; address[0] ; 7_segment_floor[5] ; 11.698 ; 11.698 ; 11.698 ; 11.698 ;
; address[0] ; 7_segment_floor[6] ; 11.593 ; 11.593 ; 11.593 ; 11.593 ;
; address[0] ; 7_segment_mod[0]   ; 12.738 ; 12.738 ; 12.738 ; 12.738 ;
; address[0] ; 7_segment_mod[1]   ; 12.518 ; 12.518 ; 12.518 ; 12.518 ;
; address[0] ; 7_segment_mod[2]   ; 12.531 ; 12.531 ; 12.531 ; 12.531 ;
; address[0] ; 7_segment_mod[3]   ; 12.842 ; 12.842 ; 12.842 ; 12.842 ;
; address[0] ; 7_segment_mod[4]   ; 12.891 ; 12.891 ; 12.891 ; 12.891 ;
; address[0] ; 7_segment_mod[5]   ; 12.892 ; 12.892 ; 12.892 ; 12.892 ;
; address[0] ; 7_segment_mod[6]   ; 12.860 ; 12.860 ; 12.860 ; 12.860 ;
; address[0] ; value[0]           ; 9.722  ; 9.722  ; 9.722  ; 9.722  ;
; address[0] ; value[1]           ; 9.498  ; 9.498  ; 9.498  ; 9.498  ;
; address[0] ; value[2]           ; 9.482  ; 9.482  ; 9.482  ; 9.482  ;
; address[0] ; value[3]           ; 9.779  ; 9.038  ; 9.038  ; 9.779  ;
; address[0] ; value[4]           ; 8.121  ; 8.121  ; 8.121  ; 8.121  ;
; address[0] ; value[5]           ; 9.298  ; 9.298  ; 9.298  ; 9.298  ;
; address[1] ; 7_segment_floor[0] ; 10.705 ; 10.705 ; 10.705 ; 10.705 ;
; address[1] ; 7_segment_floor[1] ; 11.642 ; 11.642 ; 11.642 ; 11.642 ;
; address[1] ; 7_segment_floor[2] ; 11.894 ; 11.894 ; 11.894 ; 11.894 ;
; address[1] ; 7_segment_floor[3] ; 11.456 ; 11.456 ; 11.456 ; 11.456 ;
; address[1] ; 7_segment_floor[4] ; 12.236 ; 12.236 ; 12.236 ; 12.236 ;
; address[1] ; 7_segment_floor[5] ; 12.267 ; 12.267 ; 12.267 ; 12.267 ;
; address[1] ; 7_segment_floor[6] ; 12.166 ; 12.166 ; 12.166 ; 12.166 ;
; address[1] ; 7_segment_mod[0]   ; 13.311 ; 13.311 ; 13.311 ; 13.311 ;
; address[1] ; 7_segment_mod[1]   ; 12.755 ; 12.755 ; 12.755 ; 12.755 ;
; address[1] ; 7_segment_mod[2]   ; 13.104 ; 13.104 ; 13.104 ; 13.104 ;
; address[1] ; 7_segment_mod[3]   ; 13.415 ; 13.415 ; 13.415 ; 13.415 ;
; address[1] ; 7_segment_mod[4]   ; 13.464 ; 13.464 ; 13.464 ; 13.464 ;
; address[1] ; 7_segment_mod[5]   ; 13.465 ; 13.465 ; 13.465 ; 13.465 ;
; address[1] ; 7_segment_mod[6]   ; 13.433 ; 13.433 ; 13.433 ; 13.433 ;
; address[1] ; value[0]           ; 9.699  ; 9.699  ; 9.699  ; 9.699  ;
; address[1] ; value[1]           ; 9.288  ; 9.025  ; 9.025  ; 9.288  ;
; address[1] ; value[2]           ; 9.400  ; 9.400  ; 9.400  ; 9.400  ;
; address[1] ; value[3]           ; 9.655  ; 9.655  ; 9.655  ; 9.655  ;
; address[1] ; value[4]           ; 9.252  ; 9.252  ; 9.252  ; 9.252  ;
; address[1] ; value[5]           ; 8.977  ; 8.977  ; 8.977  ; 8.977  ;
; address[2] ; 7_segment_floor[0] ; 10.352 ; 10.352 ; 10.352 ; 10.352 ;
; address[2] ; 7_segment_floor[1] ; 11.289 ; 11.289 ; 11.289 ; 11.289 ;
; address[2] ; 7_segment_floor[2] ; 11.541 ; 11.541 ; 11.541 ; 11.541 ;
; address[2] ; 7_segment_floor[3] ; 11.103 ; 11.103 ; 11.103 ; 11.103 ;
; address[2] ; 7_segment_floor[4] ; 11.883 ; 11.883 ; 11.883 ; 11.883 ;
; address[2] ; 7_segment_floor[5] ; 11.914 ; 11.914 ; 11.914 ; 11.914 ;
; address[2] ; 7_segment_floor[6] ; 11.813 ; 11.813 ; 11.813 ; 11.813 ;
; address[2] ; 7_segment_mod[0]   ; 12.958 ; 12.958 ; 12.958 ; 12.958 ;
; address[2] ; 7_segment_mod[1]   ; 12.208 ; 12.208 ; 12.208 ; 12.208 ;
; address[2] ; 7_segment_mod[2]   ; 12.751 ; 12.751 ; 12.751 ; 12.751 ;
; address[2] ; 7_segment_mod[3]   ; 13.062 ; 13.062 ; 13.062 ; 13.062 ;
; address[2] ; 7_segment_mod[4]   ; 13.111 ; 13.111 ; 13.111 ; 13.111 ;
; address[2] ; 7_segment_mod[5]   ; 12.967 ; 12.967 ; 12.967 ; 12.967 ;
; address[2] ; 7_segment_mod[6]   ; 13.080 ; 13.080 ; 13.080 ; 13.080 ;
; address[2] ; value[0]           ; 9.034  ; 8.927  ; 8.927  ; 9.034  ;
; address[2] ; value[1]           ; 9.112  ; 8.755  ; 8.755  ; 9.112  ;
; address[2] ; value[2]           ; 8.825  ; 8.825  ; 8.825  ; 8.825  ;
; address[2] ; value[3]           ; 9.305  ; 9.305  ; 9.305  ; 9.305  ;
; address[2] ; value[4]           ; 8.711  ; 8.522  ; 8.522  ; 8.711  ;
; address[2] ; value[5]           ; 8.624  ; 8.624  ; 8.624  ; 8.624  ;
; address[3] ; 7_segment_floor[0] ; 10.006 ; 10.006 ; 10.006 ; 10.006 ;
; address[3] ; 7_segment_floor[1] ; 10.943 ; 11.138 ; 11.138 ; 10.943 ;
; address[3] ; 7_segment_floor[2] ; 11.195 ; 11.195 ; 11.195 ; 11.195 ;
; address[3] ; 7_segment_floor[3] ; 10.757 ; 10.757 ; 10.757 ; 10.757 ;
; address[3] ; 7_segment_floor[4] ; 11.537 ; 11.546 ; 11.546 ; 11.537 ;
; address[3] ; 7_segment_floor[5] ; 11.568 ; 11.568 ; 11.568 ; 11.568 ;
; address[3] ; 7_segment_floor[6] ; 11.662 ; 11.467 ; 11.467 ; 11.662 ;
; address[3] ; 7_segment_mod[0]   ; 12.612 ; 12.612 ; 12.612 ; 12.612 ;
; address[3] ; 7_segment_mod[1]   ; 11.826 ; 11.826 ; 11.826 ; 11.826 ;
; address[3] ; 7_segment_mod[2]   ; 12.405 ; 12.405 ; 12.405 ; 12.405 ;
; address[3] ; 7_segment_mod[3]   ; 12.716 ; 12.716 ; 12.716 ; 12.716 ;
; address[3] ; 7_segment_mod[4]   ; 12.765 ; 12.765 ; 12.765 ; 12.765 ;
; address[3] ; 7_segment_mod[5]   ; 12.638 ; 12.638 ; 12.638 ; 12.638 ;
; address[3] ; 7_segment_mod[6]   ; 12.734 ; 12.734 ; 12.734 ; 12.734 ;
; address[3] ; value[0]           ; 8.598  ; 8.790  ; 8.790  ; 8.598  ;
; address[3] ; value[1]           ; 8.103  ; 8.096  ; 8.096  ; 8.103  ;
; address[3] ; value[2]           ; 8.310  ; 8.441  ; 8.441  ; 8.310  ;
; address[3] ; value[3]           ; 7.871  ; 8.420  ; 8.420  ; 7.871  ;
; address[3] ; value[4]           ; 7.998  ; 8.956  ; 8.956  ; 7.998  ;
; address[3] ; value[5]           ; 8.278  ; 8.473  ; 8.473  ; 8.278  ;
; address[4] ; 7_segment_floor[0] ; 10.430 ; 10.430 ; 10.430 ; 10.430 ;
; address[4] ; 7_segment_floor[1] ; 11.367 ; 10.861 ; 10.861 ; 11.367 ;
; address[4] ; 7_segment_floor[2] ; 11.110 ; 11.110 ; 11.110 ; 11.110 ;
; address[4] ; 7_segment_floor[3] ; 11.181 ; 11.181 ; 11.181 ; 11.181 ;
; address[4] ; 7_segment_floor[4] ; 11.457 ; 11.457 ; 11.457 ; 11.457 ;
; address[4] ; 7_segment_floor[5] ; 11.486 ; 11.486 ; 11.486 ; 11.486 ;
; address[4] ; 7_segment_floor[6] ; 11.381 ; 11.891 ; 11.891 ; 11.381 ;
; address[4] ; 7_segment_mod[0]   ; 12.526 ; 12.526 ; 12.526 ; 12.526 ;
; address[4] ; 7_segment_mod[1]   ; 12.010 ; 12.010 ; 12.010 ; 12.010 ;
; address[4] ; 7_segment_mod[2]   ; 12.319 ; 12.319 ; 12.319 ; 12.319 ;
; address[4] ; 7_segment_mod[3]   ; 12.630 ; 12.630 ; 12.630 ; 12.630 ;
; address[4] ; 7_segment_mod[4]   ; 12.679 ; 12.679 ; 12.679 ; 12.679 ;
; address[4] ; 7_segment_mod[5]   ; 12.680 ; 12.680 ; 12.680 ; 12.680 ;
; address[4] ; 7_segment_mod[6]   ; 12.648 ; 12.648 ; 12.648 ; 12.648 ;
; address[4] ; value[0]           ; 8.729  ; 9.083  ; 9.083  ; 8.729  ;
; address[4] ; value[1]           ; 8.528  ; 8.713  ; 8.713  ; 8.528  ;
; address[4] ; value[2]           ; 8.709  ; 8.741  ; 8.741  ; 8.709  ;
; address[4] ; value[3]           ; 8.426  ; 8.964  ; 8.964  ; 8.426  ;
; address[4] ; value[4]           ; 8.435  ; 7.909  ; 7.909  ; 8.435  ;
; address[4] ; value[5]           ; 8.702  ; 8.804  ; 8.804  ; 8.702  ;
; address[5] ; 7_segment_floor[0] ; 10.285 ; 10.285 ; 10.285 ; 10.285 ;
; address[5] ; 7_segment_floor[1] ; 11.222 ; 10.801 ; 10.801 ; 11.222 ;
; address[5] ; 7_segment_floor[2] ; 11.050 ; 11.050 ; 11.050 ; 11.050 ;
; address[5] ; 7_segment_floor[3] ; 11.036 ; 11.036 ; 11.036 ; 11.036 ;
; address[5] ; 7_segment_floor[4] ; 11.397 ; 11.397 ; 11.397 ; 11.397 ;
; address[5] ; 7_segment_floor[5] ; 11.426 ; 11.426 ; 11.426 ; 11.426 ;
; address[5] ; 7_segment_floor[6] ; 11.321 ; 11.746 ; 11.746 ; 11.321 ;
; address[5] ; 7_segment_mod[0]   ; 12.466 ; 12.466 ; 12.466 ; 12.466 ;
; address[5] ; 7_segment_mod[1]   ; 12.246 ; 12.246 ; 12.246 ; 12.246 ;
; address[5] ; 7_segment_mod[2]   ; 12.259 ; 12.259 ; 12.259 ; 12.259 ;
; address[5] ; 7_segment_mod[3]   ; 12.570 ; 12.570 ; 12.570 ; 12.570 ;
; address[5] ; 7_segment_mod[4]   ; 12.619 ; 12.619 ; 12.619 ; 12.619 ;
; address[5] ; 7_segment_mod[5]   ; 12.620 ; 12.620 ; 12.620 ; 12.620 ;
; address[5] ; 7_segment_mod[6]   ; 12.588 ; 12.588 ; 12.588 ; 12.588 ;
; address[5] ; value[0]           ; 10.176 ; 10.176 ; 10.176 ; 10.176 ;
; address[5] ; value[1]           ; 9.385  ; 9.385  ; 9.385  ; 9.385  ;
; address[5] ; value[2]           ; 9.764  ; 9.764  ; 9.764  ; 9.764  ;
; address[5] ; value[3]           ; 9.313  ; 9.313  ; 9.313  ; 9.313  ;
; address[5] ; value[4]           ; 9.333  ; 7.849  ; 7.849  ; 9.333  ;
; address[5] ; value[5]           ; 8.557  ; 8.557  ; 8.557  ; 8.557  ;
; mode_floor ; 7_segment_floor[0] ; 8.649  ; 8.649  ; 8.649  ; 8.649  ;
; mode_floor ; 7_segment_floor[1] ; 8.633  ;        ;        ; 8.633  ;
; mode_floor ; 7_segment_floor[2] ; 8.908  ; 8.908  ; 8.908  ; 8.908  ;
; mode_floor ; 7_segment_floor[3] ; 9.429  ; 9.429  ; 9.429  ; 9.429  ;
; mode_floor ; 7_segment_floor[4] ; 9.262  ; 9.262  ; 9.262  ; 9.262  ;
; mode_floor ; 7_segment_floor[5] ;        ; 9.291  ; 9.291  ;        ;
; mode_floor ; 7_segment_floor[6] ;        ; 9.091  ; 9.091  ;        ;
; mode_mod   ; 7_segment_mod[0]   ; 7.651  ; 7.651  ; 7.651  ; 7.651  ;
; mode_mod   ; 7_segment_mod[1]   ; 7.875  ; 7.875  ; 7.875  ; 7.875  ;
; mode_mod   ; 7_segment_mod[2]   ; 7.878  ; 7.878  ; 7.878  ; 7.878  ;
; mode_mod   ; 7_segment_mod[3]   ; 8.427  ; 8.427  ; 8.427  ; 8.427  ;
; mode_mod   ; 7_segment_mod[4]   ; 8.241  ; 8.241  ; 8.241  ; 8.241  ;
; mode_mod   ; 7_segment_mod[5]   ; 7.426  ; 8.241  ; 8.241  ; 7.426  ;
; mode_mod   ; 7_segment_mod[6]   ; 8.052  ; 8.052  ; 8.052  ; 8.052  ;
+------------+--------------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.502 ; -549.292      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.642 ; -522.156      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.167 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -1.880 ; -848.940      ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.502 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.019      ; 2.553      ;
; -1.502 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.019      ; 2.553      ;
; -1.502 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.019      ; 2.553      ;
; -1.502 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.019      ; 2.553      ;
; -1.502 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.019      ; 2.553      ;
; -1.502 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.019      ; 2.553      ;
; -1.502 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.019      ; 2.553      ;
; -1.502 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.019      ; 2.553      ;
; -1.502 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.019      ; 2.553      ;
; -1.502 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.019      ; 2.553      ;
; -1.502 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.019      ; 2.553      ;
; -1.498 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.015      ; 2.545      ;
; -1.498 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.015      ; 2.545      ;
; -1.498 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.015      ; 2.545      ;
; -1.498 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.015      ; 2.545      ;
; -1.498 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.015      ; 2.545      ;
; -1.498 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.015      ; 2.545      ;
; -1.498 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.015      ; 2.545      ;
; -1.498 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.015      ; 2.545      ;
; -1.498 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.015      ; 2.545      ;
; -1.498 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.015      ; 2.545      ;
; -1.497 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.011      ; 2.540      ;
; -1.497 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.011      ; 2.540      ;
; -1.497 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.011      ; 2.540      ;
; -1.497 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.011      ; 2.540      ;
; -1.497 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.011      ; 2.540      ;
; -1.497 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.011      ; 2.540      ;
; -1.497 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.011      ; 2.540      ;
; -1.497 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.011      ; 2.540      ;
; -1.497 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.011      ; 2.540      ;
; -1.497 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.011      ; 2.540      ;
; -1.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[4]    ; clock        ; clock       ; 1.000        ; 0.000      ; 2.521      ;
; -1.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 2.527      ;
; -1.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 2.527      ;
; -1.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 2.527      ;
; -1.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 2.527      ;
; -1.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[5]    ; clock        ; clock       ; 1.000        ; 0.006      ; 2.527      ;
; -1.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[5]   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.527      ;
; -1.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.527      ;
; -1.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[5]   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.527      ;
; -1.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 2.527      ;
; -1.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 2.527      ;
; -1.489 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 2.527      ;
; -1.487 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[3]  ; clock        ; clock       ; 1.000        ; 0.014      ; 2.533      ;
; -1.487 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[3]  ; clock        ; clock       ; 1.000        ; 0.014      ; 2.533      ;
; -1.487 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[3]  ; clock        ; clock       ; 1.000        ; 0.014      ; 2.533      ;
; -1.487 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.021      ; 2.540      ;
; -1.487 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.021      ; 2.540      ;
; -1.487 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.021      ; 2.540      ;
; -1.487 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.021      ; 2.540      ;
; -1.487 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.021      ; 2.540      ;
; -1.487 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.021      ; 2.540      ;
; -1.487 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.021      ; 2.540      ;
; -1.487 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.021      ; 2.540      ;
; -1.482 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[4]   ; clock        ; clock       ; 1.000        ; 0.000      ; 2.514      ;
; -1.482 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.000      ; 2.514      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.016      ; 2.529      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.016      ; 2.529      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.016      ; 2.529      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.016      ; 2.529      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.016      ; 2.529      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.016      ; 2.529      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.016      ; 2.529      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.016      ; 2.529      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.016      ; 2.529      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.016      ; 2.529      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.016      ; 2.529      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[3] ; clock        ; clock       ; 1.000        ; 0.016      ; 2.529      ;
; -1.475 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.013      ; 2.520      ;
; -1.475 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.013      ; 2.520      ;
; -1.475 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.013      ; 2.520      ;
; -1.475 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.013      ; 2.520      ;
; -1.475 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.013      ; 2.520      ;
; -1.475 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.013      ; 2.520      ;
; -1.475 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.013      ; 2.520      ;
; -1.475 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.013      ; 2.520      ;
; -1.475 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.013      ; 2.520      ;
; -1.475 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.013      ; 2.520      ;
; -1.475 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.013      ; 2.520      ;
; -1.474 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[3]  ; clock        ; clock       ; 1.000        ; 0.015      ; 2.521      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.512      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.512      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.512      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.512      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.512      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.512      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.512      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.512      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.512      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.009      ; 2.512      ;
; -1.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 2.507      ;
; -1.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 2.507      ;
; -1.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 2.507      ;
; -1.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 2.507      ;
; -1.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 2.507      ;
; -1.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 2.507      ;
; -1.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 2.507      ;
; -1.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 2.507      ;
; -1.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 2.507      ;
; -1.470 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.005      ; 2.507      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.070      ; 0.452      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[5]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[0]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[0]                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.070      ; 0.457      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.070      ; 0.457      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[5]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[0]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[0]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.408      ;
; 0.258 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.410      ;
; 0.261 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.413      ;
; 0.264 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[5]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[5]                                                                                                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[5]                                                                                                                                                                  ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.416      ;
; 0.269 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.421      ;
; 0.294 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[2]                                                                                                                                                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.446      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.012     ; 2.662      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.012     ; 2.662      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.012     ; 2.662      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.012     ; 2.662      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.012     ; 2.662      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.012     ; 2.662      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[4]                                   ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.012     ; 2.662      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.012     ; 2.662      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.662      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.662      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.662      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.668      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.668      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.668      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.668      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.668      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.668      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.668      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.006     ; 2.668      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.006     ; 2.668      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.012     ; 2.662      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.006     ; 2.668      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[3]                                   ; clock        ; clock       ; 1.000        ; 0.003      ; 2.677      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[3]                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.677      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[3]                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.677      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[3]                                  ; clock        ; clock       ; 1.000        ; 0.003      ; 2.677      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[3]                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 2.677      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[3]                                 ; clock        ; clock       ; 1.000        ; 0.003      ; 2.677      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[3]                                ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[3]                                ; clock        ; clock       ; 1.000        ; -0.018     ; 2.656      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[3]                                ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.666      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.666      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.666      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.666      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 2.666      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.007     ; 2.667      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.013     ; 2.661      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.004     ; 2.670      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.004     ; 2.670      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.004     ; 2.670      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.672      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.003     ; 2.671      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.003     ; 2.671      ;
; -1.642 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.003     ; 2.671      ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 0.000        ; -0.014     ; 2.305      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 0.000        ; -0.014     ; 2.305      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 0.000        ; -0.014     ; 2.305      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 0.000        ; -0.014     ; 2.305      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 0.000        ; -0.014     ; 2.305      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 0.000        ; -0.014     ; 2.305      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[4]                                   ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[4]                                  ; clock        ; clock       ; 0.000        ; -0.014     ; 2.305      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[4]                                  ; clock        ; clock       ; 0.000        ; -0.014     ; 2.305      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[4]                                  ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.014     ; 2.305      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.014     ; 2.305      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.014     ; 2.305      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.008     ; 2.311      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.008     ; 2.311      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.008     ; 2.311      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.008     ; 2.311      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.008     ; 2.311      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.008     ; 2.311      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.008     ; 2.311      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[4]                                 ; clock        ; clock       ; 0.000        ; -0.008     ; 2.311      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                ; clock        ; clock       ; 0.000        ; -0.008     ; 2.311      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[4]                                ; clock        ; clock       ; 0.000        ; -0.014     ; 2.305      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[4]                                ; clock        ; clock       ; 0.000        ; -0.008     ; 2.311      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[3]                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.320      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[3]                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.320      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[3]                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.320      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[3]                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.320      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[3]                                 ; clock        ; clock       ; 0.000        ; 0.001      ; 2.320      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[3]                                 ; clock        ; clock       ; 0.000        ; 0.001      ; 2.320      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[3]                                ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[3]                                ; clock        ; clock       ; 0.000        ; -0.020     ; 2.299      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[3]                                ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.010     ; 2.309      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.010     ; 2.309      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.010     ; 2.309      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.010     ; 2.309      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.010     ; 2.309      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.009     ; 2.310      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 2.304      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 2.313      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 2.313      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 2.313      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.315      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 2.314      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 2.314      ;
; 2.167 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[3]                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 2.314      ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 1.572  ; 1.572  ; Rise       ; clock           ;
;  address[0] ; clock      ; 1.462  ; 1.462  ; Rise       ; clock           ;
;  address[1] ; clock      ; 1.400  ; 1.400  ; Rise       ; clock           ;
;  address[2] ; clock      ; 1.572  ; 1.572  ; Rise       ; clock           ;
;  address[3] ; clock      ; 1.389  ; 1.389  ; Rise       ; clock           ;
;  address[4] ; clock      ; 1.170  ; 1.170  ; Rise       ; clock           ;
;  address[5] ; clock      ; 1.446  ; 1.446  ; Rise       ; clock           ;
; enable      ; clock      ; 2.302  ; 2.302  ; Rise       ; clock           ;
; mode[*]     ; clock      ; 1.421  ; 1.421  ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 1.386  ; 1.386  ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 1.421  ; 1.421  ; Rise       ; clock           ;
; mode_floor  ; clock      ; -0.379 ; -0.379 ; Rise       ; clock           ;
; mode_mod    ; clock      ; -0.154 ; -0.154 ; Rise       ; clock           ;
; reset       ; clock      ; 2.557  ; 2.557  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.644  ; 0.644  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.564  ; 0.564  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.644  ; 0.644  ; Rise       ; clock           ;
;  address[2] ; clock      ; 0.429  ; 0.429  ; Rise       ; clock           ;
;  address[3] ; clock      ; 0.375  ; 0.375  ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.339  ; 0.339  ; Rise       ; clock           ;
;  address[5] ; clock      ; 0.591  ; 0.591  ; Rise       ; clock           ;
; enable      ; clock      ; -1.999 ; -1.999 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 0.432  ; 0.432  ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 0.370  ; 0.370  ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 0.432  ; 0.432  ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.535  ; 0.535  ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.276  ; 0.276  ; Rise       ; clock           ;
; reset       ; clock      ; -1.873 ; -1.873 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 8.713 ; 8.713 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 8.479 ; 8.479 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 8.109 ; 8.109 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 8.212 ; 8.212 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 8.713 ; 8.713 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 8.319 ; 8.319 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 8.350 ; 8.350 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 8.333 ; 8.333 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 9.472 ; 9.472 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 9.203 ; 9.203 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 9.171 ; 9.171 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 9.241 ; 9.241 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 9.436 ; 9.436 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 9.388 ; 9.388 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 9.384 ; 9.384 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 9.472 ; 9.472 ; Rise       ; clock           ;
; empty               ; clock      ; 4.979 ; 4.979 ; Rise       ; clock           ;
; full                ; clock      ; 5.162 ; 5.162 ; Rise       ; clock           ;
; num[*]              ; clock      ; 4.400 ; 4.400 ; Rise       ; clock           ;
;  num[0]             ; clock      ; 4.400 ; 4.400 ; Rise       ; clock           ;
;  num[1]             ; clock      ; 4.067 ; 4.067 ; Rise       ; clock           ;
;  num[2]             ; clock      ; 4.173 ; 4.173 ; Rise       ; clock           ;
;  num[3]             ; clock      ; 4.049 ; 4.049 ; Rise       ; clock           ;
;  num[4]             ; clock      ; 4.190 ; 4.190 ; Rise       ; clock           ;
;  num[5]             ; clock      ; 4.306 ; 4.306 ; Rise       ; clock           ;
; value[*]            ; clock      ; 5.516 ; 5.516 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 5.516 ; 5.516 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 5.463 ; 5.463 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 5.349 ; 5.349 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 5.423 ; 5.423 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 5.511 ; 5.511 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 5.343 ; 5.343 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 5.497 ; 5.497 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 5.497 ; 5.497 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 5.813 ; 5.813 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 5.914 ; 5.914 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 5.732 ; 5.732 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 6.002 ; 6.002 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 6.034 ; 6.034 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 6.028 ; 6.028 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 6.108 ; 6.108 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 6.292 ; 6.292 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 6.108 ; 6.108 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 6.242 ; 6.242 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 6.348 ; 6.348 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 6.388 ; 6.388 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 6.388 ; 6.388 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 6.367 ; 6.367 ; Rise       ; clock           ;
; empty               ; clock      ; 4.625 ; 4.625 ; Rise       ; clock           ;
; full                ; clock      ; 4.828 ; 4.828 ; Rise       ; clock           ;
; num[*]              ; clock      ; 4.049 ; 4.049 ; Rise       ; clock           ;
;  num[0]             ; clock      ; 4.400 ; 4.400 ; Rise       ; clock           ;
;  num[1]             ; clock      ; 4.067 ; 4.067 ; Rise       ; clock           ;
;  num[2]             ; clock      ; 4.173 ; 4.173 ; Rise       ; clock           ;
;  num[3]             ; clock      ; 4.049 ; 4.049 ; Rise       ; clock           ;
;  num[4]             ; clock      ; 4.190 ; 4.190 ; Rise       ; clock           ;
;  num[5]             ; clock      ; 4.306 ; 4.306 ; Rise       ; clock           ;
; value[*]            ; clock      ; 4.699 ; 4.699 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 4.863 ; 4.863 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 4.904 ; 4.904 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 4.699 ; 4.699 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 4.881 ; 4.881 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 4.917 ; 4.917 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 4.806 ; 4.806 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+------------+--------------------+-------+-------+-------+-------+
; Input Port ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------------+-------+-------+-------+-------+
; address[0] ; 7_segment_floor[0] ; 7.855 ; 7.855 ; 7.855 ; 7.855 ;
; address[0] ; 7_segment_floor[1] ; 7.485 ; 7.485 ; 7.485 ; 7.485 ;
; address[0] ; 7_segment_floor[2] ; 7.588 ; 7.588 ; 7.588 ; 7.588 ;
; address[0] ; 7_segment_floor[3] ; 8.089 ; 8.089 ; 8.089 ; 8.089 ;
; address[0] ; 7_segment_floor[4] ; 7.695 ; 7.695 ; 7.695 ; 7.695 ;
; address[0] ; 7_segment_floor[5] ; 7.726 ; 7.726 ; 7.726 ; 7.726 ;
; address[0] ; 7_segment_floor[6] ; 7.709 ; 7.709 ; 7.709 ; 7.709 ;
; address[0] ; 7_segment_mod[0]   ; 8.579 ; 8.579 ; 8.579 ; 8.579 ;
; address[0] ; 7_segment_mod[1]   ; 8.547 ; 8.547 ; 8.547 ; 8.547 ;
; address[0] ; 7_segment_mod[2]   ; 8.617 ; 8.617 ; 8.617 ; 8.617 ;
; address[0] ; 7_segment_mod[3]   ; 8.812 ; 8.812 ; 8.812 ; 8.812 ;
; address[0] ; 7_segment_mod[4]   ; 8.764 ; 8.764 ; 8.764 ; 8.764 ;
; address[0] ; 7_segment_mod[5]   ; 8.760 ; 8.760 ; 8.760 ; 8.760 ;
; address[0] ; 7_segment_mod[6]   ; 8.848 ; 8.848 ; 8.848 ; 8.848 ;
; address[0] ; value[0]           ; 4.741 ; 4.741 ; 4.741 ; 4.741 ;
; address[0] ; value[1]           ; 4.881 ; 4.881 ; 4.881 ; 4.881 ;
; address[0] ; value[2]           ; 4.707 ; 4.707 ; 4.707 ; 4.707 ;
; address[0] ; value[3]           ; 4.804 ; 4.804 ; 4.804 ; 4.804 ;
; address[0] ; value[4]           ; 5.047 ; 5.047 ; 5.047 ; 5.047 ;
; address[0] ; value[5]           ; 4.726 ; 4.726 ; 4.726 ; 4.726 ;
; address[1] ; 7_segment_floor[0] ; 7.982 ; 7.982 ; 7.982 ; 7.982 ;
; address[1] ; 7_segment_floor[1] ; 7.612 ; 7.612 ; 7.612 ; 7.612 ;
; address[1] ; 7_segment_floor[2] ; 7.715 ; 7.715 ; 7.715 ; 7.715 ;
; address[1] ; 7_segment_floor[3] ; 8.216 ; 8.216 ; 8.216 ; 8.216 ;
; address[1] ; 7_segment_floor[4] ; 7.822 ; 7.822 ; 7.822 ; 7.822 ;
; address[1] ; 7_segment_floor[5] ; 7.853 ; 7.853 ; 7.853 ; 7.853 ;
; address[1] ; 7_segment_floor[6] ; 7.836 ; 7.836 ; 7.836 ; 7.836 ;
; address[1] ; 7_segment_mod[0]   ; 8.706 ; 8.706 ; 8.706 ; 8.706 ;
; address[1] ; 7_segment_mod[1]   ; 8.674 ; 8.674 ; 8.674 ; 8.674 ;
; address[1] ; 7_segment_mod[2]   ; 8.744 ; 8.744 ; 8.744 ; 8.744 ;
; address[1] ; 7_segment_mod[3]   ; 8.939 ; 8.939 ; 8.939 ; 8.939 ;
; address[1] ; 7_segment_mod[4]   ; 8.891 ; 8.891 ; 8.891 ; 8.891 ;
; address[1] ; 7_segment_mod[5]   ; 8.887 ; 8.887 ; 8.887 ; 8.887 ;
; address[1] ; 7_segment_mod[6]   ; 8.975 ; 8.975 ; 8.975 ; 8.975 ;
; address[1] ; value[0]           ; 4.897 ; 4.897 ; 4.897 ; 4.897 ;
; address[1] ; value[1]           ; 4.873 ; 4.873 ; 4.873 ; 4.873 ;
; address[1] ; value[2]           ; 4.852 ; 4.852 ; 4.852 ; 4.852 ;
; address[1] ; value[3]           ; 4.952 ; 4.952 ; 4.952 ; 4.952 ;
; address[1] ; value[4]           ; 4.620 ; 4.620 ; 4.620 ; 4.620 ;
; address[1] ; value[5]           ; 4.661 ; 4.690 ; 4.690 ; 4.661 ;
; address[2] ; 7_segment_floor[0] ; 8.085 ; 8.085 ; 8.085 ; 8.085 ;
; address[2] ; 7_segment_floor[1] ; 7.715 ; 7.715 ; 7.715 ; 7.715 ;
; address[2] ; 7_segment_floor[2] ; 7.818 ; 7.818 ; 7.818 ; 7.818 ;
; address[2] ; 7_segment_floor[3] ; 8.319 ; 8.319 ; 8.319 ; 8.319 ;
; address[2] ; 7_segment_floor[4] ; 7.925 ; 7.925 ; 7.925 ; 7.925 ;
; address[2] ; 7_segment_floor[5] ; 7.956 ; 7.956 ; 7.956 ; 7.956 ;
; address[2] ; 7_segment_floor[6] ; 7.939 ; 7.939 ; 7.939 ; 7.939 ;
; address[2] ; 7_segment_mod[0]   ; 8.809 ; 8.809 ; 8.809 ; 8.809 ;
; address[2] ; 7_segment_mod[1]   ; 8.777 ; 8.777 ; 8.777 ; 8.777 ;
; address[2] ; 7_segment_mod[2]   ; 8.847 ; 8.847 ; 8.847 ; 8.847 ;
; address[2] ; 7_segment_mod[3]   ; 9.042 ; 9.042 ; 9.042 ; 9.042 ;
; address[2] ; 7_segment_mod[4]   ; 8.994 ; 8.994 ; 8.994 ; 8.994 ;
; address[2] ; 7_segment_mod[5]   ; 8.990 ; 8.990 ; 8.990 ; 8.990 ;
; address[2] ; 7_segment_mod[6]   ; 9.078 ; 9.078 ; 9.078 ; 9.078 ;
; address[2] ; value[0]           ; 5.170 ; 5.170 ; 5.170 ; 5.170 ;
; address[2] ; value[1]           ; 4.437 ; 4.437 ; 4.437 ; 4.437 ;
; address[2] ; value[2]           ; 4.745 ; 4.745 ; 4.745 ; 4.745 ;
; address[2] ; value[3]           ; 4.923 ; 4.923 ; 4.923 ; 4.923 ;
; address[2] ; value[4]           ; 4.880 ; 4.880 ; 4.880 ; 4.880 ;
; address[2] ; value[5]           ; 4.405 ; 4.281 ; 4.281 ; 4.405 ;
; address[3] ; 7_segment_floor[0] ; 7.902 ; 7.902 ; 7.902 ; 7.902 ;
; address[3] ; 7_segment_floor[1] ; 7.532 ; 7.532 ; 7.532 ; 7.532 ;
; address[3] ; 7_segment_floor[2] ; 7.635 ; 7.635 ; 7.635 ; 7.635 ;
; address[3] ; 7_segment_floor[3] ; 8.136 ; 8.136 ; 8.136 ; 8.136 ;
; address[3] ; 7_segment_floor[4] ; 7.742 ; 7.742 ; 7.742 ; 7.742 ;
; address[3] ; 7_segment_floor[5] ; 7.773 ; 7.773 ; 7.773 ; 7.773 ;
; address[3] ; 7_segment_floor[6] ; 7.756 ; 7.756 ; 7.756 ; 7.756 ;
; address[3] ; 7_segment_mod[0]   ; 8.626 ; 8.626 ; 8.626 ; 8.626 ;
; address[3] ; 7_segment_mod[1]   ; 8.594 ; 8.594 ; 8.594 ; 8.594 ;
; address[3] ; 7_segment_mod[2]   ; 8.664 ; 8.664 ; 8.664 ; 8.664 ;
; address[3] ; 7_segment_mod[3]   ; 8.859 ; 8.859 ; 8.859 ; 8.859 ;
; address[3] ; 7_segment_mod[4]   ; 8.811 ; 8.811 ; 8.811 ; 8.811 ;
; address[3] ; 7_segment_mod[5]   ; 8.807 ; 8.807 ; 8.807 ; 8.807 ;
; address[3] ; 7_segment_mod[6]   ; 8.895 ; 8.895 ; 8.895 ; 8.895 ;
; address[3] ; value[0]           ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; address[3] ; value[1]           ; 4.294 ; 4.294 ; 4.294 ; 4.294 ;
; address[3] ; value[2]           ; 4.562 ; 4.562 ; 4.562 ; 4.562 ;
; address[3] ; value[3]           ; 4.740 ; 4.740 ; 4.740 ; 4.740 ;
; address[3] ; value[4]           ; 4.697 ; 4.697 ; 4.697 ; 4.697 ;
; address[3] ; value[5]           ; 4.267 ; 4.267 ; 4.267 ; 4.267 ;
; address[4] ; 7_segment_floor[0] ; 7.683 ; 7.683 ; 7.683 ; 7.683 ;
; address[4] ; 7_segment_floor[1] ; 7.010 ; 7.313 ; 7.313 ; 7.010 ;
; address[4] ; 7_segment_floor[2] ; 7.416 ; 7.416 ; 7.416 ; 7.416 ;
; address[4] ; 7_segment_floor[3] ; 7.917 ; 7.917 ; 7.917 ; 7.917 ;
; address[4] ; 7_segment_floor[4] ; 7.523 ; 7.523 ; 7.523 ; 7.523 ;
; address[4] ; 7_segment_floor[5] ; 7.554 ; 7.554 ; 7.554 ; 7.554 ;
; address[4] ; 7_segment_floor[6] ; 7.537 ; 7.234 ; 7.234 ; 7.537 ;
; address[4] ; 7_segment_mod[0]   ; 8.407 ; 8.407 ; 8.407 ; 8.407 ;
; address[4] ; 7_segment_mod[1]   ; 8.375 ; 8.375 ; 8.375 ; 8.375 ;
; address[4] ; 7_segment_mod[2]   ; 8.445 ; 8.445 ; 8.445 ; 8.445 ;
; address[4] ; 7_segment_mod[3]   ; 8.640 ; 8.640 ; 8.640 ; 8.640 ;
; address[4] ; 7_segment_mod[4]   ; 8.592 ; 8.592 ; 8.592 ; 8.592 ;
; address[4] ; 7_segment_mod[5]   ; 8.588 ; 8.588 ; 8.588 ; 8.588 ;
; address[4] ; 7_segment_mod[6]   ; 8.676 ; 8.676 ; 8.676 ; 8.676 ;
; address[4] ; value[0]           ; 4.465 ; 4.768 ; 4.768 ; 4.465 ;
; address[4] ; value[1]           ; 4.272 ; 4.509 ; 4.509 ; 4.272 ;
; address[4] ; value[2]           ; 4.066 ; 4.116 ; 4.116 ; 4.066 ;
; address[4] ; value[3]           ; 4.179 ; 4.359 ; 4.359 ; 4.179 ;
; address[4] ; value[4]           ; 4.241 ; 4.241 ; 4.241 ; 4.241 ;
; address[4] ; value[5]           ; 3.983 ; 4.645 ; 4.645 ; 3.983 ;
; address[5] ; 7_segment_floor[0] ; 7.959 ; 7.959 ; 7.959 ; 7.959 ;
; address[5] ; 7_segment_floor[1] ; 7.519 ; 7.589 ; 7.589 ; 7.519 ;
; address[5] ; 7_segment_floor[2] ; 7.692 ; 7.692 ; 7.692 ; 7.692 ;
; address[5] ; 7_segment_floor[3] ; 8.193 ; 8.193 ; 8.193 ; 8.193 ;
; address[5] ; 7_segment_floor[4] ; 7.799 ; 7.799 ; 7.799 ; 7.799 ;
; address[5] ; 7_segment_floor[5] ; 7.830 ; 7.830 ; 7.830 ; 7.830 ;
; address[5] ; 7_segment_floor[6] ; 7.813 ; 7.743 ; 7.743 ; 7.813 ;
; address[5] ; 7_segment_mod[0]   ; 8.683 ; 8.683 ; 8.683 ; 8.683 ;
; address[5] ; 7_segment_mod[1]   ; 8.651 ; 8.651 ; 8.651 ; 8.651 ;
; address[5] ; 7_segment_mod[2]   ; 8.721 ; 8.721 ; 8.721 ; 8.721 ;
; address[5] ; 7_segment_mod[3]   ; 8.916 ; 8.916 ; 8.916 ; 8.916 ;
; address[5] ; 7_segment_mod[4]   ; 8.868 ; 8.868 ; 8.868 ; 8.868 ;
; address[5] ; 7_segment_mod[5]   ; 8.864 ; 8.864 ; 8.864 ; 8.864 ;
; address[5] ; 7_segment_mod[6]   ; 8.952 ; 8.952 ; 8.952 ; 8.952 ;
; address[5] ; value[0]           ; 4.974 ; 5.044 ; 5.044 ; 4.974 ;
; address[5] ; value[1]           ; 4.374 ; 4.785 ; 4.785 ; 4.374 ;
; address[5] ; value[2]           ; 4.546 ; 4.546 ; 4.546 ; 4.546 ;
; address[5] ; value[3]           ; 4.701 ; 4.701 ; 4.701 ; 4.701 ;
; address[5] ; value[4]           ; 4.326 ; 4.326 ; 4.326 ; 4.326 ;
; address[5] ; value[5]           ; 3.887 ; 4.921 ; 4.921 ; 3.887 ;
; mode_floor ; 7_segment_floor[0] ; 3.951 ; 3.951 ; 3.951 ; 3.951 ;
; mode_floor ; 7_segment_floor[1] ; 3.904 ;       ;       ; 3.904 ;
; mode_floor ; 7_segment_floor[2] ; 4.011 ; 4.011 ; 4.011 ; 4.011 ;
; mode_floor ; 7_segment_floor[3] ; 4.185 ; 4.185 ; 4.185 ; 4.185 ;
; mode_floor ; 7_segment_floor[4] ; 4.113 ; 4.113 ; 4.113 ; 4.113 ;
; mode_floor ; 7_segment_floor[5] ;       ; 4.144 ; 4.144 ;       ;
; mode_floor ; 7_segment_floor[6] ;       ; 4.129 ; 4.129 ;       ;
; mode_mod   ; 7_segment_mod[0]   ; 3.571 ; 3.497 ; 3.497 ; 3.571 ;
; mode_mod   ; 7_segment_mod[1]   ; 3.600 ; 3.600 ; 3.600 ; 3.600 ;
; mode_mod   ; 7_segment_mod[2]   ; 3.600 ; 3.600 ; 3.600 ; 3.600 ;
; mode_mod   ; 7_segment_mod[3]   ; 3.805 ; 3.805 ; 3.805 ; 3.805 ;
; mode_mod   ; 7_segment_mod[4]   ; 3.751 ; 3.751 ; 3.751 ; 3.751 ;
; mode_mod   ; 7_segment_mod[5]   ; 3.747 ; 3.747 ; 3.747 ; 3.747 ;
; mode_mod   ; 7_segment_mod[6]   ; 3.830 ; 3.830 ; 3.830 ; 3.830 ;
+------------+--------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+------------+--------------------+-------+-------+-------+-------+
; Input Port ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------------+-------+-------+-------+-------+
; address[0] ; 7_segment_floor[0] ; 4.764 ; 4.764 ; 4.764 ; 4.764 ;
; address[0] ; 7_segment_floor[1] ; 4.797 ; 4.797 ; 4.797 ; 4.797 ;
; address[0] ; 7_segment_floor[2] ; 4.919 ; 4.919 ; 4.919 ; 4.919 ;
; address[0] ; 7_segment_floor[3] ; 4.999 ; 4.999 ; 4.999 ; 4.999 ;
; address[0] ; 7_segment_floor[4] ; 5.013 ; 5.013 ; 5.013 ; 5.013 ;
; address[0] ; 7_segment_floor[5] ; 5.044 ; 5.044 ; 5.044 ; 5.044 ;
; address[0] ; 7_segment_floor[6] ; 5.033 ; 5.033 ; 5.033 ; 5.033 ;
; address[0] ; 7_segment_mod[0]   ; 5.382 ; 5.382 ; 5.382 ; 5.382 ;
; address[0] ; 7_segment_mod[1]   ; 5.356 ; 5.356 ; 5.356 ; 5.356 ;
; address[0] ; 7_segment_mod[2]   ; 5.332 ; 5.332 ; 5.332 ; 5.332 ;
; address[0] ; 7_segment_mod[3]   ; 5.438 ; 5.438 ; 5.438 ; 5.438 ;
; address[0] ; 7_segment_mod[4]   ; 5.478 ; 5.478 ; 5.478 ; 5.478 ;
; address[0] ; 7_segment_mod[5]   ; 5.478 ; 5.478 ; 5.478 ; 5.478 ;
; address[0] ; 7_segment_mod[6]   ; 5.457 ; 5.457 ; 5.457 ; 5.457 ;
; address[0] ; value[0]           ; 4.264 ; 4.264 ; 4.264 ; 4.264 ;
; address[0] ; value[1]           ; 4.186 ; 4.186 ; 4.186 ; 4.186 ;
; address[0] ; value[2]           ; 4.143 ; 4.143 ; 4.143 ; 4.143 ;
; address[0] ; value[3]           ; 4.265 ; 4.021 ; 4.021 ; 4.265 ;
; address[0] ; value[4]           ; 3.658 ; 3.658 ; 3.658 ; 3.658 ;
; address[0] ; value[5]           ; 4.093 ; 4.093 ; 4.093 ; 4.093 ;
; address[1] ; 7_segment_floor[0] ; 4.660 ; 4.660 ; 4.660 ; 4.660 ;
; address[1] ; 7_segment_floor[1] ; 4.976 ; 4.976 ; 4.976 ; 4.976 ;
; address[1] ; 7_segment_floor[2] ; 5.077 ; 5.077 ; 5.077 ; 5.077 ;
; address[1] ; 7_segment_floor[3] ; 4.895 ; 4.895 ; 4.895 ; 4.895 ;
; address[1] ; 7_segment_floor[4] ; 5.165 ; 5.165 ; 5.165 ; 5.165 ;
; address[1] ; 7_segment_floor[5] ; 5.197 ; 5.197 ; 5.197 ; 5.197 ;
; address[1] ; 7_segment_floor[6] ; 5.191 ; 5.191 ; 5.191 ; 5.191 ;
; address[1] ; 7_segment_mod[0]   ; 5.540 ; 5.540 ; 5.540 ; 5.540 ;
; address[1] ; 7_segment_mod[1]   ; 5.357 ; 5.357 ; 5.357 ; 5.357 ;
; address[1] ; 7_segment_mod[2]   ; 5.490 ; 5.490 ; 5.490 ; 5.490 ;
; address[1] ; 7_segment_mod[3]   ; 5.596 ; 5.596 ; 5.596 ; 5.596 ;
; address[1] ; 7_segment_mod[4]   ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; address[1] ; 7_segment_mod[5]   ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; address[1] ; 7_segment_mod[6]   ; 5.615 ; 5.615 ; 5.615 ; 5.615 ;
; address[1] ; value[0]           ; 4.241 ; 4.241 ; 4.241 ; 4.241 ;
; address[1] ; value[1]           ; 4.078 ; 3.986 ; 3.986 ; 4.078 ;
; address[1] ; value[2]           ; 4.172 ; 4.172 ; 4.172 ; 4.172 ;
; address[1] ; value[3]           ; 4.209 ; 4.209 ; 4.209 ; 4.209 ;
; address[1] ; value[4]           ; 4.118 ; 4.118 ; 4.118 ; 4.118 ;
; address[1] ; value[5]           ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; address[2] ; 7_segment_floor[0] ; 4.525 ; 4.525 ; 4.525 ; 4.525 ;
; address[2] ; 7_segment_floor[1] ; 4.841 ; 4.841 ; 4.841 ; 4.841 ;
; address[2] ; 7_segment_floor[2] ; 4.942 ; 4.942 ; 4.942 ; 4.942 ;
; address[2] ; 7_segment_floor[3] ; 4.760 ; 4.760 ; 4.760 ; 4.760 ;
; address[2] ; 7_segment_floor[4] ; 5.030 ; 5.030 ; 5.030 ; 5.030 ;
; address[2] ; 7_segment_floor[5] ; 5.062 ; 5.062 ; 5.062 ; 5.062 ;
; address[2] ; 7_segment_floor[6] ; 5.056 ; 5.056 ; 5.056 ; 5.056 ;
; address[2] ; 7_segment_mod[0]   ; 5.405 ; 5.405 ; 5.405 ; 5.405 ;
; address[2] ; 7_segment_mod[1]   ; 5.173 ; 5.173 ; 5.173 ; 5.173 ;
; address[2] ; 7_segment_mod[2]   ; 5.355 ; 5.355 ; 5.355 ; 5.355 ;
; address[2] ; 7_segment_mod[3]   ; 5.461 ; 5.461 ; 5.461 ; 5.461 ;
; address[2] ; 7_segment_mod[4]   ; 5.501 ; 5.501 ; 5.501 ; 5.501 ;
; address[2] ; 7_segment_mod[5]   ; 5.462 ; 5.462 ; 5.462 ; 5.462 ;
; address[2] ; 7_segment_mod[6]   ; 5.480 ; 5.480 ; 5.480 ; 5.480 ;
; address[2] ; value[0]           ; 3.979 ; 3.928 ; 3.928 ; 3.979 ;
; address[2] ; value[1]           ; 4.022 ; 3.881 ; 3.881 ; 4.022 ;
; address[2] ; value[2]           ; 3.918 ; 3.918 ; 3.918 ; 3.918 ;
; address[2] ; value[3]           ; 4.086 ; 4.086 ; 4.086 ; 4.086 ;
; address[2] ; value[4]           ; 3.870 ; 3.798 ; 3.798 ; 3.870 ;
; address[2] ; value[5]           ; 3.834 ; 3.834 ; 3.834 ; 3.834 ;
; address[3] ; 7_segment_floor[0] ; 4.466 ; 4.466 ; 4.466 ; 4.466 ;
; address[3] ; 7_segment_floor[1] ; 4.782 ; 4.841 ; 4.841 ; 4.782 ;
; address[3] ; 7_segment_floor[2] ; 4.883 ; 4.883 ; 4.883 ; 4.883 ;
; address[3] ; 7_segment_floor[3] ; 4.701 ; 4.701 ; 4.701 ; 4.701 ;
; address[3] ; 7_segment_floor[4] ; 4.971 ; 5.030 ; 5.030 ; 4.971 ;
; address[3] ; 7_segment_floor[5] ; 5.003 ; 5.003 ; 5.003 ; 5.003 ;
; address[3] ; 7_segment_floor[6] ; 5.056 ; 4.997 ; 4.997 ; 5.056 ;
; address[3] ; 7_segment_mod[0]   ; 5.346 ; 5.346 ; 5.346 ; 5.346 ;
; address[3] ; 7_segment_mod[1]   ; 5.064 ; 5.064 ; 5.064 ; 5.064 ;
; address[3] ; 7_segment_mod[2]   ; 5.296 ; 5.296 ; 5.296 ; 5.296 ;
; address[3] ; 7_segment_mod[3]   ; 5.402 ; 5.402 ; 5.402 ; 5.402 ;
; address[3] ; 7_segment_mod[4]   ; 5.442 ; 5.442 ; 5.442 ; 5.442 ;
; address[3] ; 7_segment_mod[5]   ; 5.433 ; 5.433 ; 5.433 ; 5.433 ;
; address[3] ; 7_segment_mod[6]   ; 5.421 ; 5.421 ; 5.421 ; 5.421 ;
; address[3] ; value[0]           ; 3.899 ; 3.956 ; 3.956 ; 3.899 ;
; address[3] ; value[1]           ; 3.698 ; 3.693 ; 3.693 ; 3.698 ;
; address[3] ; value[2]           ; 3.814 ; 3.838 ; 3.838 ; 3.814 ;
; address[3] ; value[3]           ; 3.616 ; 3.818 ; 3.818 ; 3.616 ;
; address[3] ; value[4]           ; 3.677 ; 4.019 ; 4.019 ; 3.677 ;
; address[3] ; value[5]           ; 3.775 ; 3.834 ; 3.834 ; 3.775 ;
; address[4] ; 7_segment_floor[0] ; 4.645 ; 4.645 ; 4.645 ; 4.645 ;
; address[4] ; 7_segment_floor[1] ; 4.961 ; 4.801 ; 4.801 ; 4.961 ;
; address[4] ; 7_segment_floor[2] ; 4.923 ; 4.923 ; 4.923 ; 4.923 ;
; address[4] ; 7_segment_floor[3] ; 4.880 ; 4.880 ; 4.880 ; 4.880 ;
; address[4] ; 7_segment_floor[4] ; 5.017 ; 5.017 ; 5.017 ; 5.017 ;
; address[4] ; 7_segment_floor[5] ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; address[4] ; 7_segment_floor[6] ; 5.037 ; 5.176 ; 5.176 ; 5.037 ;
; address[4] ; 7_segment_mod[0]   ; 5.386 ; 5.386 ; 5.386 ; 5.386 ;
; address[4] ; 7_segment_mod[1]   ; 5.205 ; 5.205 ; 5.205 ; 5.205 ;
; address[4] ; 7_segment_mod[2]   ; 5.336 ; 5.336 ; 5.336 ; 5.336 ;
; address[4] ; 7_segment_mod[3]   ; 5.442 ; 5.442 ; 5.442 ; 5.442 ;
; address[4] ; 7_segment_mod[4]   ; 5.482 ; 5.482 ; 5.482 ; 5.482 ;
; address[4] ; 7_segment_mod[5]   ; 5.482 ; 5.482 ; 5.482 ; 5.482 ;
; address[4] ; 7_segment_mod[6]   ; 5.461 ; 5.461 ; 5.461 ; 5.461 ;
; address[4] ; value[0]           ; 3.960 ; 4.083 ; 4.083 ; 3.960 ;
; address[4] ; value[1]           ; 3.886 ; 3.956 ; 3.956 ; 3.886 ;
; address[4] ; value[2]           ; 3.960 ; 3.978 ; 3.978 ; 3.960 ;
; address[4] ; value[3]           ; 3.809 ; 4.027 ; 4.027 ; 3.809 ;
; address[4] ; value[4]           ; 3.859 ; 3.662 ; 3.662 ; 3.859 ;
; address[4] ; value[5]           ; 3.954 ; 3.983 ; 3.983 ; 3.954 ;
; address[5] ; 7_segment_floor[0] ; 4.578 ; 4.578 ; 4.578 ; 4.578 ;
; address[5] ; 7_segment_floor[1] ; 4.894 ; 4.776 ; 4.776 ; 4.894 ;
; address[5] ; 7_segment_floor[2] ; 4.898 ; 4.898 ; 4.898 ; 4.898 ;
; address[5] ; 7_segment_floor[3] ; 4.813 ; 4.813 ; 4.813 ; 4.813 ;
; address[5] ; 7_segment_floor[4] ; 4.992 ; 4.992 ; 4.992 ; 4.992 ;
; address[5] ; 7_segment_floor[5] ; 5.023 ; 5.023 ; 5.023 ; 5.023 ;
; address[5] ; 7_segment_floor[6] ; 5.012 ; 5.109 ; 5.109 ; 5.012 ;
; address[5] ; 7_segment_mod[0]   ; 5.361 ; 5.361 ; 5.361 ; 5.361 ;
; address[5] ; 7_segment_mod[1]   ; 5.335 ; 5.335 ; 5.335 ; 5.335 ;
; address[5] ; 7_segment_mod[2]   ; 5.311 ; 5.311 ; 5.311 ; 5.311 ;
; address[5] ; 7_segment_mod[3]   ; 5.417 ; 5.417 ; 5.417 ; 5.417 ;
; address[5] ; 7_segment_mod[4]   ; 5.457 ; 5.457 ; 5.457 ; 5.457 ;
; address[5] ; 7_segment_mod[5]   ; 5.457 ; 5.457 ; 5.457 ; 5.457 ;
; address[5] ; 7_segment_mod[6]   ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; address[5] ; value[0]           ; 4.514 ; 4.514 ; 4.514 ; 4.514 ;
; address[5] ; value[1]           ; 4.218 ; 4.218 ; 4.218 ; 4.218 ;
; address[5] ; value[2]           ; 4.348 ; 4.348 ; 4.348 ; 4.348 ;
; address[5] ; value[3]           ; 4.173 ; 4.173 ; 4.173 ; 4.173 ;
; address[5] ; value[4]           ; 4.197 ; 3.637 ; 3.637 ; 4.197 ;
; address[5] ; value[5]           ; 3.887 ; 3.887 ; 3.887 ; 3.887 ;
; mode_floor ; 7_segment_floor[0] ; 3.951 ; 3.951 ; 3.951 ; 3.951 ;
; mode_floor ; 7_segment_floor[1] ; 3.904 ;       ;       ; 3.904 ;
; mode_floor ; 7_segment_floor[2] ; 4.011 ; 4.011 ; 4.011 ; 4.011 ;
; mode_floor ; 7_segment_floor[3] ; 4.185 ; 4.185 ; 4.185 ; 4.185 ;
; mode_floor ; 7_segment_floor[4] ; 4.113 ; 4.113 ; 4.113 ; 4.113 ;
; mode_floor ; 7_segment_floor[5] ;       ; 4.144 ; 4.144 ;       ;
; mode_floor ; 7_segment_floor[6] ;       ; 4.129 ; 4.129 ;       ;
; mode_mod   ; 7_segment_mod[0]   ; 3.497 ; 3.497 ; 3.497 ; 3.497 ;
; mode_mod   ; 7_segment_mod[1]   ; 3.600 ; 3.600 ; 3.600 ; 3.600 ;
; mode_mod   ; 7_segment_mod[2]   ; 3.600 ; 3.600 ; 3.600 ; 3.600 ;
; mode_mod   ; 7_segment_mod[3]   ; 3.795 ; 3.795 ; 3.795 ; 3.795 ;
; mode_mod   ; 7_segment_mod[4]   ; 3.746 ; 3.746 ; 3.746 ; 3.746 ;
; mode_mod   ; 7_segment_mod[5]   ; 3.463 ; 3.747 ; 3.747 ; 3.463 ;
; mode_mod   ; 7_segment_mod[6]   ; 3.690 ; 3.690 ; 3.690 ; 3.690 ;
+------------+--------------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Clock                ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack     ; -5.508    ; 0.215 ; -4.407    ; 2.167   ; -2.064              ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 97.531              ;
;  clock               ; -5.508    ; 0.215 ; -4.407    ; 2.167   ; -2.064              ;
; Design-wide TNS      ; -2162.627 ; 0.0   ; -1401.426 ; 0.0     ; -1011.213           ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  clock               ; -2162.627 ; 0.000 ; -1401.426 ; 0.000   ; -1011.213           ;
+----------------------+-----------+-------+-----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 5.602 ; 5.602 ; Rise       ; clock           ;
;  address[0] ; clock      ; 5.241 ; 5.241 ; Rise       ; clock           ;
;  address[1] ; clock      ; 5.189 ; 5.189 ; Rise       ; clock           ;
;  address[2] ; clock      ; 5.602 ; 5.602 ; Rise       ; clock           ;
;  address[3] ; clock      ; 5.007 ; 5.007 ; Rise       ; clock           ;
;  address[4] ; clock      ; 4.350 ; 4.350 ; Rise       ; clock           ;
;  address[5] ; clock      ; 5.005 ; 5.005 ; Rise       ; clock           ;
; enable      ; clock      ; 4.860 ; 4.860 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 4.814 ; 4.814 ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 4.770 ; 4.770 ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 4.814 ; 4.814 ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.246 ; 0.246 ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.718 ; 0.718 ; Rise       ; clock           ;
; reset       ; clock      ; 5.413 ; 5.413 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.644  ; 0.644  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.564  ; 0.564  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.644  ; 0.644  ; Rise       ; clock           ;
;  address[2] ; clock      ; 0.429  ; 0.429  ; Rise       ; clock           ;
;  address[3] ; clock      ; 0.375  ; 0.375  ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.339  ; 0.339  ; Rise       ; clock           ;
;  address[5] ; clock      ; 0.591  ; 0.591  ; Rise       ; clock           ;
; enable      ; clock      ; -1.999 ; -1.999 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 0.432  ; 0.432  ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 0.370  ; 0.370  ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 0.432  ; 0.432  ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.535  ; 0.535  ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.276  ; 0.276  ; Rise       ; clock           ;
; reset       ; clock      ; -1.873 ; -1.873 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 20.274 ; 20.274 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 19.523 ; 19.523 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 18.688 ; 18.688 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 18.953 ; 18.953 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 20.274 ; 20.274 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 19.313 ; 19.313 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 19.342 ; 19.342 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 19.226 ; 19.226 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 22.448 ; 22.448 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 21.784 ; 21.784 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 21.706 ; 21.706 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 21.824 ; 21.824 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 22.403 ; 22.403 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 22.217 ; 22.217 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 22.183 ; 22.183 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 22.448 ; 22.448 ; Rise       ; clock           ;
; empty               ; clock      ; 10.243 ; 10.243 ; Rise       ; clock           ;
; full                ; clock      ; 10.361 ; 10.361 ; Rise       ; clock           ;
; num[*]              ; clock      ; 8.510  ; 8.510  ; Rise       ; clock           ;
;  num[0]             ; clock      ; 8.510  ; 8.510  ; Rise       ; clock           ;
;  num[1]             ; clock      ; 7.608  ; 7.608  ; Rise       ; clock           ;
;  num[2]             ; clock      ; 7.884  ; 7.884  ; Rise       ; clock           ;
;  num[3]             ; clock      ; 7.593  ; 7.593  ; Rise       ; clock           ;
;  num[4]             ; clock      ; 7.937  ; 7.937  ; Rise       ; clock           ;
;  num[5]             ; clock      ; 8.232  ; 8.232  ; Rise       ; clock           ;
; value[*]            ; clock      ; 11.728 ; 11.728 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 11.728 ; 11.728 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 11.595 ; 11.595 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 11.068 ; 11.068 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 11.472 ; 11.472 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 11.544 ; 11.544 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 11.319 ; 11.319 ; Rise       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 5.497 ; 5.497 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 5.497 ; 5.497 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 5.813 ; 5.813 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 5.914 ; 5.914 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 5.732 ; 5.732 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 6.002 ; 6.002 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 6.034 ; 6.034 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 6.028 ; 6.028 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 6.108 ; 6.108 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 6.292 ; 6.292 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 6.108 ; 6.108 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 6.242 ; 6.242 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 6.348 ; 6.348 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 6.388 ; 6.388 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 6.388 ; 6.388 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 6.367 ; 6.367 ; Rise       ; clock           ;
; empty               ; clock      ; 4.625 ; 4.625 ; Rise       ; clock           ;
; full                ; clock      ; 4.828 ; 4.828 ; Rise       ; clock           ;
; num[*]              ; clock      ; 4.049 ; 4.049 ; Rise       ; clock           ;
;  num[0]             ; clock      ; 4.400 ; 4.400 ; Rise       ; clock           ;
;  num[1]             ; clock      ; 4.067 ; 4.067 ; Rise       ; clock           ;
;  num[2]             ; clock      ; 4.173 ; 4.173 ; Rise       ; clock           ;
;  num[3]             ; clock      ; 4.049 ; 4.049 ; Rise       ; clock           ;
;  num[4]             ; clock      ; 4.190 ; 4.190 ; Rise       ; clock           ;
;  num[5]             ; clock      ; 4.306 ; 4.306 ; Rise       ; clock           ;
; value[*]            ; clock      ; 4.699 ; 4.699 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 4.863 ; 4.863 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 4.904 ; 4.904 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 4.699 ; 4.699 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 4.881 ; 4.881 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 4.917 ; 4.917 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 4.806 ; 4.806 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Progagation Delay                                                   ;
+------------+--------------------+--------+--------+--------+--------+
; Input Port ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------------+--------+--------+--------+--------+
; address[0] ; 7_segment_floor[0] ; 19.237 ; 19.237 ; 19.237 ; 19.237 ;
; address[0] ; 7_segment_floor[1] ; 18.402 ; 18.402 ; 18.402 ; 18.402 ;
; address[0] ; 7_segment_floor[2] ; 18.667 ; 18.667 ; 18.667 ; 18.667 ;
; address[0] ; 7_segment_floor[3] ; 19.988 ; 19.988 ; 19.988 ; 19.988 ;
; address[0] ; 7_segment_floor[4] ; 19.027 ; 19.027 ; 19.027 ; 19.027 ;
; address[0] ; 7_segment_floor[5] ; 19.056 ; 19.056 ; 19.056 ; 19.056 ;
; address[0] ; 7_segment_floor[6] ; 18.940 ; 18.940 ; 18.940 ; 18.940 ;
; address[0] ; 7_segment_mod[0]   ; 21.498 ; 21.498 ; 21.498 ; 21.498 ;
; address[0] ; 7_segment_mod[1]   ; 21.420 ; 21.420 ; 21.420 ; 21.420 ;
; address[0] ; 7_segment_mod[2]   ; 21.538 ; 21.538 ; 21.538 ; 21.538 ;
; address[0] ; 7_segment_mod[3]   ; 22.117 ; 22.117 ; 22.117 ; 22.117 ;
; address[0] ; 7_segment_mod[4]   ; 21.931 ; 21.931 ; 21.931 ; 21.931 ;
; address[0] ; 7_segment_mod[5]   ; 21.897 ; 21.897 ; 21.897 ; 21.897 ;
; address[0] ; 7_segment_mod[6]   ; 22.162 ; 22.162 ; 22.162 ; 22.162 ;
; address[0] ; value[0]           ; 11.103 ; 11.103 ; 11.103 ; 11.103 ;
; address[0] ; value[1]           ; 11.309 ; 11.309 ; 11.309 ; 11.309 ;
; address[0] ; value[2]           ; 10.907 ; 10.907 ; 10.907 ; 10.907 ;
; address[0] ; value[3]           ; 11.294 ; 11.294 ; 11.294 ; 11.294 ;
; address[0] ; value[4]           ; 11.663 ; 11.663 ; 11.663 ; 11.663 ;
; address[0] ; value[5]           ; 11.074 ; 11.074 ; 11.074 ; 11.074 ;
; address[1] ; 7_segment_floor[0] ; 19.392 ; 19.392 ; 19.392 ; 19.392 ;
; address[1] ; 7_segment_floor[1] ; 18.557 ; 18.557 ; 18.557 ; 18.557 ;
; address[1] ; 7_segment_floor[2] ; 18.822 ; 18.822 ; 18.822 ; 18.822 ;
; address[1] ; 7_segment_floor[3] ; 20.143 ; 20.143 ; 20.143 ; 20.143 ;
; address[1] ; 7_segment_floor[4] ; 19.182 ; 19.182 ; 19.182 ; 19.182 ;
; address[1] ; 7_segment_floor[5] ; 19.211 ; 19.211 ; 19.211 ; 19.211 ;
; address[1] ; 7_segment_floor[6] ; 19.095 ; 19.095 ; 19.095 ; 19.095 ;
; address[1] ; 7_segment_mod[0]   ; 21.653 ; 21.653 ; 21.653 ; 21.653 ;
; address[1] ; 7_segment_mod[1]   ; 21.575 ; 21.575 ; 21.575 ; 21.575 ;
; address[1] ; 7_segment_mod[2]   ; 21.693 ; 21.693 ; 21.693 ; 21.693 ;
; address[1] ; 7_segment_mod[3]   ; 22.272 ; 22.272 ; 22.272 ; 22.272 ;
; address[1] ; 7_segment_mod[4]   ; 22.086 ; 22.086 ; 22.086 ; 22.086 ;
; address[1] ; 7_segment_mod[5]   ; 22.052 ; 22.052 ; 22.052 ; 22.052 ;
; address[1] ; 7_segment_mod[6]   ; 22.317 ; 22.317 ; 22.317 ; 22.317 ;
; address[1] ; value[0]           ; 11.432 ; 11.432 ; 11.432 ; 11.432 ;
; address[1] ; value[1]           ; 11.239 ; 11.239 ; 11.239 ; 11.239 ;
; address[1] ; value[2]           ; 11.175 ; 11.175 ; 11.175 ; 11.175 ;
; address[1] ; value[3]           ; 11.564 ; 11.564 ; 11.564 ; 11.564 ;
; address[1] ; value[4]           ; 10.763 ; 10.763 ; 10.763 ; 10.763 ;
; address[1] ; value[5]           ; 10.858 ; 10.920 ; 10.920 ; 10.858 ;
; address[2] ; 7_segment_floor[0] ; 19.834 ; 19.834 ; 19.834 ; 19.834 ;
; address[2] ; 7_segment_floor[1] ; 18.999 ; 18.999 ; 18.999 ; 18.999 ;
; address[2] ; 7_segment_floor[2] ; 19.264 ; 19.264 ; 19.264 ; 19.264 ;
; address[2] ; 7_segment_floor[3] ; 20.585 ; 20.585 ; 20.585 ; 20.585 ;
; address[2] ; 7_segment_floor[4] ; 19.624 ; 19.624 ; 19.624 ; 19.624 ;
; address[2] ; 7_segment_floor[5] ; 19.653 ; 19.653 ; 19.653 ; 19.653 ;
; address[2] ; 7_segment_floor[6] ; 19.537 ; 19.537 ; 19.537 ; 19.537 ;
; address[2] ; 7_segment_mod[0]   ; 22.095 ; 22.095 ; 22.095 ; 22.095 ;
; address[2] ; 7_segment_mod[1]   ; 22.017 ; 22.017 ; 22.017 ; 22.017 ;
; address[2] ; 7_segment_mod[2]   ; 22.135 ; 22.135 ; 22.135 ; 22.135 ;
; address[2] ; 7_segment_mod[3]   ; 22.714 ; 22.714 ; 22.714 ; 22.714 ;
; address[2] ; 7_segment_mod[4]   ; 22.528 ; 22.528 ; 22.528 ; 22.528 ;
; address[2] ; 7_segment_mod[5]   ; 22.494 ; 22.494 ; 22.494 ; 22.494 ;
; address[2] ; 7_segment_mod[6]   ; 22.759 ; 22.759 ; 22.759 ; 22.759 ;
; address[2] ; value[0]           ; 12.180 ; 12.180 ; 12.180 ; 12.180 ;
; address[2] ; value[1]           ; 10.234 ; 10.234 ; 10.234 ; 10.234 ;
; address[2] ; value[2]           ; 10.978 ; 10.978 ; 10.978 ; 10.978 ;
; address[2] ; value[3]           ; 11.610 ; 11.610 ; 11.610 ; 11.610 ;
; address[2] ; value[4]           ; 11.401 ; 11.401 ; 11.401 ; 11.401 ;
; address[2] ; value[5]           ; 10.275 ; 9.810  ; 9.810  ; 10.275 ;
; address[3] ; 7_segment_floor[0] ; 19.239 ; 19.239 ; 19.239 ; 19.239 ;
; address[3] ; 7_segment_floor[1] ; 18.404 ; 18.404 ; 18.404 ; 18.404 ;
; address[3] ; 7_segment_floor[2] ; 18.669 ; 18.669 ; 18.669 ; 18.669 ;
; address[3] ; 7_segment_floor[3] ; 19.990 ; 19.990 ; 19.990 ; 19.990 ;
; address[3] ; 7_segment_floor[4] ; 19.029 ; 19.029 ; 19.029 ; 19.029 ;
; address[3] ; 7_segment_floor[5] ; 19.058 ; 19.058 ; 19.058 ; 19.058 ;
; address[3] ; 7_segment_floor[6] ; 18.942 ; 18.942 ; 18.942 ; 18.942 ;
; address[3] ; 7_segment_mod[0]   ; 21.500 ; 21.500 ; 21.500 ; 21.500 ;
; address[3] ; 7_segment_mod[1]   ; 21.422 ; 21.422 ; 21.422 ; 21.422 ;
; address[3] ; 7_segment_mod[2]   ; 21.540 ; 21.540 ; 21.540 ; 21.540 ;
; address[3] ; 7_segment_mod[3]   ; 22.119 ; 22.119 ; 22.119 ; 22.119 ;
; address[3] ; 7_segment_mod[4]   ; 21.933 ; 21.933 ; 21.933 ; 21.933 ;
; address[3] ; 7_segment_mod[5]   ; 21.899 ; 21.899 ; 21.899 ; 21.899 ;
; address[3] ; 7_segment_mod[6]   ; 22.164 ; 22.164 ; 22.164 ; 22.164 ;
; address[3] ; value[0]           ; 11.585 ; 11.585 ; 11.585 ; 11.585 ;
; address[3] ; value[1]           ; 9.696  ; 9.696  ; 9.696  ; 9.696  ;
; address[3] ; value[2]           ; 10.383 ; 10.383 ; 10.383 ; 10.383 ;
; address[3] ; value[3]           ; 11.015 ; 11.015 ; 11.015 ; 11.015 ;
; address[3] ; value[4]           ; 10.806 ; 10.806 ; 10.806 ; 10.806 ;
; address[3] ; value[5]           ; 9.626  ; 9.626  ; 9.626  ; 9.626  ;
; address[4] ; 7_segment_floor[0] ; 18.582 ; 18.582 ; 18.582 ; 18.582 ;
; address[4] ; 7_segment_floor[1] ; 17.001 ; 17.747 ; 17.747 ; 17.001 ;
; address[4] ; 7_segment_floor[2] ; 18.012 ; 18.012 ; 18.012 ; 18.012 ;
; address[4] ; 7_segment_floor[3] ; 19.333 ; 19.333 ; 19.333 ; 19.333 ;
; address[4] ; 7_segment_floor[4] ; 18.372 ; 18.372 ; 18.372 ; 18.372 ;
; address[4] ; 7_segment_floor[5] ; 18.401 ; 18.401 ; 18.401 ; 18.401 ;
; address[4] ; 7_segment_floor[6] ; 18.285 ; 17.539 ; 17.539 ; 18.285 ;
; address[4] ; 7_segment_mod[0]   ; 20.843 ; 20.843 ; 20.843 ; 20.843 ;
; address[4] ; 7_segment_mod[1]   ; 20.765 ; 20.765 ; 20.765 ; 20.765 ;
; address[4] ; 7_segment_mod[2]   ; 20.883 ; 20.883 ; 20.883 ; 20.883 ;
; address[4] ; 7_segment_mod[3]   ; 21.462 ; 21.462 ; 21.462 ; 21.462 ;
; address[4] ; 7_segment_mod[4]   ; 21.276 ; 21.276 ; 21.276 ; 21.276 ;
; address[4] ; 7_segment_mod[5]   ; 21.242 ; 21.242 ; 21.242 ; 21.242 ;
; address[4] ; 7_segment_mod[6]   ; 21.507 ; 21.507 ; 21.507 ; 21.507 ;
; address[4] ; value[0]           ; 10.182 ; 10.928 ; 10.928 ; 10.182 ;
; address[4] ; value[1]           ; 9.600  ; 10.229 ; 10.229 ; 9.600  ;
; address[4] ; value[2]           ; 9.020  ; 9.127  ; 9.127  ; 9.020  ;
; address[4] ; value[3]           ; 9.532  ; 9.864  ; 9.864  ; 9.532  ;
; address[4] ; value[4]           ; 9.531  ; 9.531  ; 9.531  ; 9.531  ;
; address[4] ; value[5]           ; 8.804  ; 10.617 ; 10.617 ; 8.804  ;
; address[5] ; 7_segment_floor[0] ; 19.237 ; 19.237 ; 19.237 ; 19.237 ;
; address[5] ; 7_segment_floor[1] ; 18.278 ; 18.402 ; 18.402 ; 18.278 ;
; address[5] ; 7_segment_floor[2] ; 18.667 ; 18.667 ; 18.667 ; 18.667 ;
; address[5] ; 7_segment_floor[3] ; 19.988 ; 19.988 ; 19.988 ; 19.988 ;
; address[5] ; 7_segment_floor[4] ; 19.027 ; 19.027 ; 19.027 ; 19.027 ;
; address[5] ; 7_segment_floor[5] ; 19.056 ; 19.056 ; 19.056 ; 19.056 ;
; address[5] ; 7_segment_floor[6] ; 18.940 ; 18.816 ; 18.816 ; 18.940 ;
; address[5] ; 7_segment_mod[0]   ; 21.498 ; 21.498 ; 21.498 ; 21.498 ;
; address[5] ; 7_segment_mod[1]   ; 21.420 ; 21.420 ; 21.420 ; 21.420 ;
; address[5] ; 7_segment_mod[2]   ; 21.538 ; 21.538 ; 21.538 ; 21.538 ;
; address[5] ; 7_segment_mod[3]   ; 22.117 ; 22.117 ; 22.117 ; 22.117 ;
; address[5] ; 7_segment_mod[4]   ; 21.931 ; 21.931 ; 21.931 ; 21.931 ;
; address[5] ; 7_segment_mod[5]   ; 21.897 ; 21.897 ; 21.897 ; 21.897 ;
; address[5] ; 7_segment_mod[6]   ; 22.162 ; 22.162 ; 22.162 ; 22.162 ;
; address[5] ; value[0]           ; 11.459 ; 11.583 ; 11.583 ; 11.459 ;
; address[5] ; value[1]           ; 9.826  ; 10.884 ; 10.884 ; 9.826  ;
; address[5] ; value[2]           ; 10.264 ; 10.264 ; 10.264 ; 10.264 ;
; address[5] ; value[3]           ; 10.779 ; 10.779 ; 10.779 ; 10.779 ;
; address[5] ; value[4]           ; 9.728  ; 9.728  ; 9.728  ; 9.728  ;
; address[5] ; value[5]           ; 8.557  ; 11.272 ; 11.272 ; 8.557  ;
; mode_floor ; 7_segment_floor[0] ; 8.649  ; 8.649  ; 8.649  ; 8.649  ;
; mode_floor ; 7_segment_floor[1] ; 8.633  ;        ;        ; 8.633  ;
; mode_floor ; 7_segment_floor[2] ; 8.908  ; 8.908  ; 8.908  ; 8.908  ;
; mode_floor ; 7_segment_floor[3] ; 9.429  ; 9.429  ; 9.429  ; 9.429  ;
; mode_floor ; 7_segment_floor[4] ; 9.262  ; 9.262  ; 9.262  ; 9.262  ;
; mode_floor ; 7_segment_floor[5] ;        ; 9.291  ; 9.291  ;        ;
; mode_floor ; 7_segment_floor[6] ;        ; 9.091  ; 9.091  ;        ;
; mode_mod   ; 7_segment_mod[0]   ; 7.848  ; 7.651  ; 7.651  ; 7.848  ;
; mode_mod   ; 7_segment_mod[1]   ; 7.875  ; 7.875  ; 7.875  ; 7.875  ;
; mode_mod   ; 7_segment_mod[2]   ; 7.878  ; 7.878  ; 7.878  ; 7.878  ;
; mode_mod   ; 7_segment_mod[3]   ; 8.472  ; 8.472  ; 8.472  ; 8.472  ;
; mode_mod   ; 7_segment_mod[4]   ; 8.277  ; 8.277  ; 8.277  ; 8.277  ;
; mode_mod   ; 7_segment_mod[5]   ; 8.241  ; 8.241  ; 8.241  ; 8.241  ;
; mode_mod   ; 7_segment_mod[6]   ; 8.502  ; 8.502  ; 8.502  ; 8.502  ;
+------------+--------------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Progagation Delay                                       ;
+------------+--------------------+-------+-------+-------+-------+
; Input Port ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------------+-------+-------+-------+-------+
; address[0] ; 7_segment_floor[0] ; 4.764 ; 4.764 ; 4.764 ; 4.764 ;
; address[0] ; 7_segment_floor[1] ; 4.797 ; 4.797 ; 4.797 ; 4.797 ;
; address[0] ; 7_segment_floor[2] ; 4.919 ; 4.919 ; 4.919 ; 4.919 ;
; address[0] ; 7_segment_floor[3] ; 4.999 ; 4.999 ; 4.999 ; 4.999 ;
; address[0] ; 7_segment_floor[4] ; 5.013 ; 5.013 ; 5.013 ; 5.013 ;
; address[0] ; 7_segment_floor[5] ; 5.044 ; 5.044 ; 5.044 ; 5.044 ;
; address[0] ; 7_segment_floor[6] ; 5.033 ; 5.033 ; 5.033 ; 5.033 ;
; address[0] ; 7_segment_mod[0]   ; 5.382 ; 5.382 ; 5.382 ; 5.382 ;
; address[0] ; 7_segment_mod[1]   ; 5.356 ; 5.356 ; 5.356 ; 5.356 ;
; address[0] ; 7_segment_mod[2]   ; 5.332 ; 5.332 ; 5.332 ; 5.332 ;
; address[0] ; 7_segment_mod[3]   ; 5.438 ; 5.438 ; 5.438 ; 5.438 ;
; address[0] ; 7_segment_mod[4]   ; 5.478 ; 5.478 ; 5.478 ; 5.478 ;
; address[0] ; 7_segment_mod[5]   ; 5.478 ; 5.478 ; 5.478 ; 5.478 ;
; address[0] ; 7_segment_mod[6]   ; 5.457 ; 5.457 ; 5.457 ; 5.457 ;
; address[0] ; value[0]           ; 4.264 ; 4.264 ; 4.264 ; 4.264 ;
; address[0] ; value[1]           ; 4.186 ; 4.186 ; 4.186 ; 4.186 ;
; address[0] ; value[2]           ; 4.143 ; 4.143 ; 4.143 ; 4.143 ;
; address[0] ; value[3]           ; 4.265 ; 4.021 ; 4.021 ; 4.265 ;
; address[0] ; value[4]           ; 3.658 ; 3.658 ; 3.658 ; 3.658 ;
; address[0] ; value[5]           ; 4.093 ; 4.093 ; 4.093 ; 4.093 ;
; address[1] ; 7_segment_floor[0] ; 4.660 ; 4.660 ; 4.660 ; 4.660 ;
; address[1] ; 7_segment_floor[1] ; 4.976 ; 4.976 ; 4.976 ; 4.976 ;
; address[1] ; 7_segment_floor[2] ; 5.077 ; 5.077 ; 5.077 ; 5.077 ;
; address[1] ; 7_segment_floor[3] ; 4.895 ; 4.895 ; 4.895 ; 4.895 ;
; address[1] ; 7_segment_floor[4] ; 5.165 ; 5.165 ; 5.165 ; 5.165 ;
; address[1] ; 7_segment_floor[5] ; 5.197 ; 5.197 ; 5.197 ; 5.197 ;
; address[1] ; 7_segment_floor[6] ; 5.191 ; 5.191 ; 5.191 ; 5.191 ;
; address[1] ; 7_segment_mod[0]   ; 5.540 ; 5.540 ; 5.540 ; 5.540 ;
; address[1] ; 7_segment_mod[1]   ; 5.357 ; 5.357 ; 5.357 ; 5.357 ;
; address[1] ; 7_segment_mod[2]   ; 5.490 ; 5.490 ; 5.490 ; 5.490 ;
; address[1] ; 7_segment_mod[3]   ; 5.596 ; 5.596 ; 5.596 ; 5.596 ;
; address[1] ; 7_segment_mod[4]   ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; address[1] ; 7_segment_mod[5]   ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; address[1] ; 7_segment_mod[6]   ; 5.615 ; 5.615 ; 5.615 ; 5.615 ;
; address[1] ; value[0]           ; 4.241 ; 4.241 ; 4.241 ; 4.241 ;
; address[1] ; value[1]           ; 4.078 ; 3.986 ; 3.986 ; 4.078 ;
; address[1] ; value[2]           ; 4.172 ; 4.172 ; 4.172 ; 4.172 ;
; address[1] ; value[3]           ; 4.209 ; 4.209 ; 4.209 ; 4.209 ;
; address[1] ; value[4]           ; 4.118 ; 4.118 ; 4.118 ; 4.118 ;
; address[1] ; value[5]           ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; address[2] ; 7_segment_floor[0] ; 4.525 ; 4.525 ; 4.525 ; 4.525 ;
; address[2] ; 7_segment_floor[1] ; 4.841 ; 4.841 ; 4.841 ; 4.841 ;
; address[2] ; 7_segment_floor[2] ; 4.942 ; 4.942 ; 4.942 ; 4.942 ;
; address[2] ; 7_segment_floor[3] ; 4.760 ; 4.760 ; 4.760 ; 4.760 ;
; address[2] ; 7_segment_floor[4] ; 5.030 ; 5.030 ; 5.030 ; 5.030 ;
; address[2] ; 7_segment_floor[5] ; 5.062 ; 5.062 ; 5.062 ; 5.062 ;
; address[2] ; 7_segment_floor[6] ; 5.056 ; 5.056 ; 5.056 ; 5.056 ;
; address[2] ; 7_segment_mod[0]   ; 5.405 ; 5.405 ; 5.405 ; 5.405 ;
; address[2] ; 7_segment_mod[1]   ; 5.173 ; 5.173 ; 5.173 ; 5.173 ;
; address[2] ; 7_segment_mod[2]   ; 5.355 ; 5.355 ; 5.355 ; 5.355 ;
; address[2] ; 7_segment_mod[3]   ; 5.461 ; 5.461 ; 5.461 ; 5.461 ;
; address[2] ; 7_segment_mod[4]   ; 5.501 ; 5.501 ; 5.501 ; 5.501 ;
; address[2] ; 7_segment_mod[5]   ; 5.462 ; 5.462 ; 5.462 ; 5.462 ;
; address[2] ; 7_segment_mod[6]   ; 5.480 ; 5.480 ; 5.480 ; 5.480 ;
; address[2] ; value[0]           ; 3.979 ; 3.928 ; 3.928 ; 3.979 ;
; address[2] ; value[1]           ; 4.022 ; 3.881 ; 3.881 ; 4.022 ;
; address[2] ; value[2]           ; 3.918 ; 3.918 ; 3.918 ; 3.918 ;
; address[2] ; value[3]           ; 4.086 ; 4.086 ; 4.086 ; 4.086 ;
; address[2] ; value[4]           ; 3.870 ; 3.798 ; 3.798 ; 3.870 ;
; address[2] ; value[5]           ; 3.834 ; 3.834 ; 3.834 ; 3.834 ;
; address[3] ; 7_segment_floor[0] ; 4.466 ; 4.466 ; 4.466 ; 4.466 ;
; address[3] ; 7_segment_floor[1] ; 4.782 ; 4.841 ; 4.841 ; 4.782 ;
; address[3] ; 7_segment_floor[2] ; 4.883 ; 4.883 ; 4.883 ; 4.883 ;
; address[3] ; 7_segment_floor[3] ; 4.701 ; 4.701 ; 4.701 ; 4.701 ;
; address[3] ; 7_segment_floor[4] ; 4.971 ; 5.030 ; 5.030 ; 4.971 ;
; address[3] ; 7_segment_floor[5] ; 5.003 ; 5.003 ; 5.003 ; 5.003 ;
; address[3] ; 7_segment_floor[6] ; 5.056 ; 4.997 ; 4.997 ; 5.056 ;
; address[3] ; 7_segment_mod[0]   ; 5.346 ; 5.346 ; 5.346 ; 5.346 ;
; address[3] ; 7_segment_mod[1]   ; 5.064 ; 5.064 ; 5.064 ; 5.064 ;
; address[3] ; 7_segment_mod[2]   ; 5.296 ; 5.296 ; 5.296 ; 5.296 ;
; address[3] ; 7_segment_mod[3]   ; 5.402 ; 5.402 ; 5.402 ; 5.402 ;
; address[3] ; 7_segment_mod[4]   ; 5.442 ; 5.442 ; 5.442 ; 5.442 ;
; address[3] ; 7_segment_mod[5]   ; 5.433 ; 5.433 ; 5.433 ; 5.433 ;
; address[3] ; 7_segment_mod[6]   ; 5.421 ; 5.421 ; 5.421 ; 5.421 ;
; address[3] ; value[0]           ; 3.899 ; 3.956 ; 3.956 ; 3.899 ;
; address[3] ; value[1]           ; 3.698 ; 3.693 ; 3.693 ; 3.698 ;
; address[3] ; value[2]           ; 3.814 ; 3.838 ; 3.838 ; 3.814 ;
; address[3] ; value[3]           ; 3.616 ; 3.818 ; 3.818 ; 3.616 ;
; address[3] ; value[4]           ; 3.677 ; 4.019 ; 4.019 ; 3.677 ;
; address[3] ; value[5]           ; 3.775 ; 3.834 ; 3.834 ; 3.775 ;
; address[4] ; 7_segment_floor[0] ; 4.645 ; 4.645 ; 4.645 ; 4.645 ;
; address[4] ; 7_segment_floor[1] ; 4.961 ; 4.801 ; 4.801 ; 4.961 ;
; address[4] ; 7_segment_floor[2] ; 4.923 ; 4.923 ; 4.923 ; 4.923 ;
; address[4] ; 7_segment_floor[3] ; 4.880 ; 4.880 ; 4.880 ; 4.880 ;
; address[4] ; 7_segment_floor[4] ; 5.017 ; 5.017 ; 5.017 ; 5.017 ;
; address[4] ; 7_segment_floor[5] ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; address[4] ; 7_segment_floor[6] ; 5.037 ; 5.176 ; 5.176 ; 5.037 ;
; address[4] ; 7_segment_mod[0]   ; 5.386 ; 5.386 ; 5.386 ; 5.386 ;
; address[4] ; 7_segment_mod[1]   ; 5.205 ; 5.205 ; 5.205 ; 5.205 ;
; address[4] ; 7_segment_mod[2]   ; 5.336 ; 5.336 ; 5.336 ; 5.336 ;
; address[4] ; 7_segment_mod[3]   ; 5.442 ; 5.442 ; 5.442 ; 5.442 ;
; address[4] ; 7_segment_mod[4]   ; 5.482 ; 5.482 ; 5.482 ; 5.482 ;
; address[4] ; 7_segment_mod[5]   ; 5.482 ; 5.482 ; 5.482 ; 5.482 ;
; address[4] ; 7_segment_mod[6]   ; 5.461 ; 5.461 ; 5.461 ; 5.461 ;
; address[4] ; value[0]           ; 3.960 ; 4.083 ; 4.083 ; 3.960 ;
; address[4] ; value[1]           ; 3.886 ; 3.956 ; 3.956 ; 3.886 ;
; address[4] ; value[2]           ; 3.960 ; 3.978 ; 3.978 ; 3.960 ;
; address[4] ; value[3]           ; 3.809 ; 4.027 ; 4.027 ; 3.809 ;
; address[4] ; value[4]           ; 3.859 ; 3.662 ; 3.662 ; 3.859 ;
; address[4] ; value[5]           ; 3.954 ; 3.983 ; 3.983 ; 3.954 ;
; address[5] ; 7_segment_floor[0] ; 4.578 ; 4.578 ; 4.578 ; 4.578 ;
; address[5] ; 7_segment_floor[1] ; 4.894 ; 4.776 ; 4.776 ; 4.894 ;
; address[5] ; 7_segment_floor[2] ; 4.898 ; 4.898 ; 4.898 ; 4.898 ;
; address[5] ; 7_segment_floor[3] ; 4.813 ; 4.813 ; 4.813 ; 4.813 ;
; address[5] ; 7_segment_floor[4] ; 4.992 ; 4.992 ; 4.992 ; 4.992 ;
; address[5] ; 7_segment_floor[5] ; 5.023 ; 5.023 ; 5.023 ; 5.023 ;
; address[5] ; 7_segment_floor[6] ; 5.012 ; 5.109 ; 5.109 ; 5.012 ;
; address[5] ; 7_segment_mod[0]   ; 5.361 ; 5.361 ; 5.361 ; 5.361 ;
; address[5] ; 7_segment_mod[1]   ; 5.335 ; 5.335 ; 5.335 ; 5.335 ;
; address[5] ; 7_segment_mod[2]   ; 5.311 ; 5.311 ; 5.311 ; 5.311 ;
; address[5] ; 7_segment_mod[3]   ; 5.417 ; 5.417 ; 5.417 ; 5.417 ;
; address[5] ; 7_segment_mod[4]   ; 5.457 ; 5.457 ; 5.457 ; 5.457 ;
; address[5] ; 7_segment_mod[5]   ; 5.457 ; 5.457 ; 5.457 ; 5.457 ;
; address[5] ; 7_segment_mod[6]   ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; address[5] ; value[0]           ; 4.514 ; 4.514 ; 4.514 ; 4.514 ;
; address[5] ; value[1]           ; 4.218 ; 4.218 ; 4.218 ; 4.218 ;
; address[5] ; value[2]           ; 4.348 ; 4.348 ; 4.348 ; 4.348 ;
; address[5] ; value[3]           ; 4.173 ; 4.173 ; 4.173 ; 4.173 ;
; address[5] ; value[4]           ; 4.197 ; 3.637 ; 3.637 ; 4.197 ;
; address[5] ; value[5]           ; 3.887 ; 3.887 ; 3.887 ; 3.887 ;
; mode_floor ; 7_segment_floor[0] ; 3.951 ; 3.951 ; 3.951 ; 3.951 ;
; mode_floor ; 7_segment_floor[1] ; 3.904 ;       ;       ; 3.904 ;
; mode_floor ; 7_segment_floor[2] ; 4.011 ; 4.011 ; 4.011 ; 4.011 ;
; mode_floor ; 7_segment_floor[3] ; 4.185 ; 4.185 ; 4.185 ; 4.185 ;
; mode_floor ; 7_segment_floor[4] ; 4.113 ; 4.113 ; 4.113 ; 4.113 ;
; mode_floor ; 7_segment_floor[5] ;       ; 4.144 ; 4.144 ;       ;
; mode_floor ; 7_segment_floor[6] ;       ; 4.129 ; 4.129 ;       ;
; mode_mod   ; 7_segment_mod[0]   ; 3.497 ; 3.497 ; 3.497 ; 3.497 ;
; mode_mod   ; 7_segment_mod[1]   ; 3.600 ; 3.600 ; 3.600 ; 3.600 ;
; mode_mod   ; 7_segment_mod[2]   ; 3.600 ; 3.600 ; 3.600 ; 3.600 ;
; mode_mod   ; 7_segment_mod[3]   ; 3.795 ; 3.795 ; 3.795 ; 3.795 ;
; mode_mod   ; 7_segment_mod[4]   ; 3.746 ; 3.746 ; 3.746 ; 3.746 ;
; mode_mod   ; 7_segment_mod[5]   ; 3.463 ; 3.747 ; 3.747 ; 3.463 ;
; mode_mod   ; 7_segment_mod[6]   ; 3.690 ; 3.690 ; 3.690 ; 3.690 ;
+------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 47867    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 47867    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 7950     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 7950     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 916   ; 916  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 4832  ; 4832 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 09 16:33:09 2017
Info: Command: quartus_sta g03_lab3 -c g03_lab3
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g03_lab3.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.508
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.508     -2162.627 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332146): Worst-case recovery slack is -4.407
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.407     -1401.426 clock 
Info (332146): Worst-case removal slack is 4.074
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.074         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1011.213 clock 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.502      -549.292 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is -1.642
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.642      -522.156 clock 
Info (332146): Worst-case removal slack is 2.167
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.167         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -848.940 clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 550 megabytes
    Info: Processing ended: Thu Nov 09 16:33:12 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


