
---------- Begin Simulation Statistics ----------
final_tick                                 4781744400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108732                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407960                       # Number of bytes of host memory used
host_op_rate                                   191116                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.04                       # Real time elapsed on the host
host_tick_rate                              103859237                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5006058                       # Number of instructions simulated
sim_ops                                       8799120                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004782                       # Number of seconds simulated
sim_ticks                                  4781744400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               850017                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 70                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28436                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            874691                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             633932                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          850017                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           216085                       # Number of indirect misses.
system.cpu.branchPred.lookups                  913475                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19001                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13488                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4301955                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4787525                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             28526                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     630426                       # Number of branches committed
system.cpu.commit.bw_lim_events               1498733                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1770                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3090757                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              5006058                       # Number of instructions committed
system.cpu.commit.committedOps                8799120                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10958725                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.802933                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.437297                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7709522     70.35%     70.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1103020     10.07%     80.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       241182      2.20%     82.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       406268      3.71%     86.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1498733     13.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10958725                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     259573                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12752                       # Number of function calls committed.
system.cpu.commit.int_insts                   8742583                       # Number of committed integer instructions.
system.cpu.commit.loads                       1370325                       # Number of loads committed
system.cpu.commit.membars                          17                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20441      0.23%      0.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6276980     71.34%     71.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             832      0.01%     71.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36808      0.42%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2897      0.03%     72.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1280      0.01%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6294      0.07%     72.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11376      0.13%     72.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12314      0.14%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6631      0.08%     72.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1371      0.02%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1258435     14.30%     86.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         946908     10.76%     97.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       111890      1.27%     98.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       104663      1.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8799120                       # Class of committed instruction
system.cpu.commit.refs                        2421896                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     5006058                       # Number of Instructions Simulated
system.cpu.committedOps                       8799120                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.387979                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.387979                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued        59545                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit       143073                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified       220310                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         21118                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               7333015                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               14222560                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   722488                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3071376                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  72399                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                580900                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2366587                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2596                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2297777                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1041                       # TLB misses on write requests
system.cpu.fetch.Branches                      913475                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    686708                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      10920798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7274                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        7674589                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           611                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  144798                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.076414                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             786233                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             652933                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.641991                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11780178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.262072                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.792021                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7674683     65.15%     65.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   213568      1.81%     66.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   253214      2.15%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   407417      3.46%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3231296     27.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11780178                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   1030913                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   817213                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    526472000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    526472000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    526472000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    526472000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    526471600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    526471600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8302400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8302400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       581600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       581600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       581600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       581200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4457600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4614800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4600800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4444800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    472648400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    473669600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    473239200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    472574000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5088011200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          174184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                36781                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   775544                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.090874                       # Inst execution rate
system.cpu.iew.exec_refs                      4666975                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2297769                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1426436                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2443452                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1496                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1116                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2344277                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13544613                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2369206                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            130004                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13040703                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4468                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 80302                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  72399                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 85176                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           845                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            41781                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          253                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1073124                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1292705                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            152                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22449                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          14332                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11601041                       # num instructions consuming a value
system.cpu.iew.wb_count                      12497369                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.680570                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7895324                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.045423                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12961643                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20364128                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8722198                       # number of integer regfile writes
system.cpu.ipc                               0.418764                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.418764                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            450679      3.42%      3.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7897078     59.96%     63.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  858      0.01%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40654      0.31%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4479      0.03%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1336      0.01%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6871      0.05%     63.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14821      0.11%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13962      0.11%     64.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7170      0.05%     64.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2471      0.02%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1560889     11.85%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1386431     10.53%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          858999      6.52%     92.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         924012      7.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13170710                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1835141                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3671592                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1718254                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3474501                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10884890                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           34469635                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10779115                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14815740                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13540241                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13170710                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4372                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4745482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19632                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2602                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1995091                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11780178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.118040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.605395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7416554     62.96%     62.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              583743      4.96%     67.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              876205      7.44%     75.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              780147      6.62%     81.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2123529     18.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11780178                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.101749                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      686813                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           360                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13101                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            44124                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2443452                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2344277                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6255834                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    720                       # number of misc regfile writes
system.cpu.numCycles                         11954362                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                    550                       # Number of system calls
system.cpu.rename.BlockCycles                 1673361                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11036277                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               26                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  55262                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1014326                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13893                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6887                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              34773533                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13972519                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15525812                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3307803                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                5352126                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  72399                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               5679833                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4489508                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1132473                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         22062124                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          32456                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1418                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1742235                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1471                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     20780989                       # The number of ROB reads
system.cpu.rob.rob_writes                    24602203                       # The number of ROB writes
system.cpu.timesIdled                            1717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        86977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          932                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         175234                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              933                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued        19776                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified          19779                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage             5049                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        77161                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        158595                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51768                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        55034                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22126                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29666                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51768                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       240029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       240029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 240029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      8733952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      8733952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8733952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             81435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   81435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               81435                       # Request fanout histogram
system.membus.reqLayer2.occupancy           152859453                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          176859347                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               57652                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        113668                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             50776                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq              22941                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              30605                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             30605                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          57652                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9090                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       254397                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  263487                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       199168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      9201472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  9400640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            100416                       # Total snoops (count)
system.l2bus.snoopTraffic                     3522560                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             188669                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.005046                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.070930                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   187718     99.50%     99.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                      950      0.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               188669                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           102167999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            130516056                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3742797                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      4781744400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       682861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           682861                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       682861                       # number of overall hits
system.cpu.icache.overall_hits::total          682861                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3846                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3846                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3846                       # number of overall misses
system.cpu.icache.overall_misses::total          3846                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    190515600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    190515600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    190515600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    190515600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       686707                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       686707                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       686707                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       686707                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005601                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005601                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005601                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005601                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49536.037441                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49536.037441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49536.037441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49536.037441                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           80                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          728                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          728                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          728                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          728                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3118                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3118                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3118                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3118                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154924000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154924000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004541                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004541                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004541                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004541                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49686.978833                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49686.978833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49686.978833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49686.978833                       # average overall mshr miss latency
system.cpu.icache.replacements                   2860                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       682861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          682861                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3846                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3846                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    190515600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    190515600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       686707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       686707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49536.037441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49536.037441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154924000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154924000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49686.978833                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49686.978833                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.420904                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              370092                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2862                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            129.312369                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.420904                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1376532                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1376532                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3072633                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3072633                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3274665                       # number of overall hits
system.cpu.dcache.overall_hits::total         3274665                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        99605                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99605                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       100213                       # number of overall misses
system.cpu.dcache.overall_misses::total        100213                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5927425998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5927425998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5927425998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5927425998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3172238                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3172238                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3374878                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3374878                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031399                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031399                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029694                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59509.321801                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59509.321801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59148.274156                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59148.274156                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        49372                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          588                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1023                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.261975                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   117.600000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2035                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        58634                       # number of writebacks
system.cpu.dcache.writebacks::total             58634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56304                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56304                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56304                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56304                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        43301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        43695                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        41446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        85141                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2809126398                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2809126398                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2819915198                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   2290369972                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5110285170                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012947                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025228                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64874.400083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64874.400083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64536.335919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55261.544467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60021.437028                       # average overall mshr miss latency
system.cpu.dcache.replacements                  84115                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2052395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2052395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        68267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         68267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3702250400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3702250400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2120662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2120662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54231.918789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54231.918789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        55571                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55571                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    642550800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    642550800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005987                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005987                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50610.491493                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50610.491493                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1020238                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1020238                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        31338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2225175598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2225175598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1051576                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1051576                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029801                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029801                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71005.667177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71005.667177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          733                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          733                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        30605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2166575598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2166575598                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70791.556870                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70791.556870                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       202032                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        202032                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          608                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          608                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       202640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       202640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          394                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          394                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10788800                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10788800                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001944                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001944                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27382.741117                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27382.741117                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        41446                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        41446                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   2290369972                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   2290369972                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55261.544467                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55261.544467                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.235765                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3334021                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             84115                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.636462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   561.030736                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   452.205029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.547882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.441606                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          467                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          409                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.456055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6834895                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6834895                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1019                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5496                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher        12956                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               19471                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1019                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5496                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher        12956                       # number of overall hits
system.l2cache.overall_hits::total              19471                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2093                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         38197                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher        28490                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             68780                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2093                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        38197                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher        28490                       # number of overall misses
system.l2cache.overall_misses::total            68780                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    142584800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2719333600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher   2154348938                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5016267338                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    142584800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2719333600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher   2154348938                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5016267338                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3112                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        43693                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher        41446                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           88251                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3112                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        43693                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher        41446                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          88251                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.672558                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.874213                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.687400                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.779368                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.672558                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.874213                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.687400                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.779368                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68124.605829                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 71192.334477                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 75617.723342                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 72932.063652                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68124.605829                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 71192.334477                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 75617.723342                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 72932.063652                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks          55034                       # number of writebacks
system.l2cache.writebacks::total                55034                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher         1187                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total           1196                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher         1187                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total          1196                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2093                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        38188                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher        27303                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        67584                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2093                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        38188                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher        27303                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher        13850                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        81434                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    125840800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   2413473600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher   1868132982                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4407447382                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    125840800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   2413473600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   1868132982                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher    867622188                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5275069570                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.672558                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.874007                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.658761                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.765816                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.672558                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.874007                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.658761                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.922754                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60124.605829                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63199.790510                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68422.260631                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 65214.361121                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60124.605829                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63199.790510                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68422.260631                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62644.201300                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 64777.237640                       # average overall mshr miss latency
system.l2cache.replacements                     77469                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        58634                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        58634                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        58634                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        58634                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          621                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          621                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher        13850                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total        13850                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher    867622188                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total    867622188                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62644.201300                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62644.201300                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12400                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        12400                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          934                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu.dcache.prefetcher            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              935                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        29670                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          29670                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   2120576400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2120576400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        30604                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.dcache.prefetcher            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        30605                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.969481                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.969449                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 71472.072801                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71472.072801                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data        29666                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        29666                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1883112000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1883112000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.969350                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.969319                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63477.111845                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63477.111845                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1019                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4562                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher        12955                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        18536                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2093                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         8527                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher        28490                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        39110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    142584800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    598757200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   2154348938                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   2895690938                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3112                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        13089                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher        41445                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        57646                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.672558                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.651463                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.687417                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.678451                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68124.605829                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 70218.975021                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 75617.723342                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 74039.655791                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher         1187                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total         1192                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2093                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         8522                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        27303                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        37918                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    125840800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    530361600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   1868132982                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   2524335382                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.672558                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.651081                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.658777                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657773                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60124.605829                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62234.405069                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68422.260631                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66573.537159                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4009.458427                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 179519                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                77469                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.317301                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     9.050141                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   112.973653                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1994.120684                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1247.838291                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   645.475658                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002210                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.027581                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.486846                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.304648                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.157587                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.978872                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         2196                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         1900                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1         1031                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1149                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          923                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          739                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.536133                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.463867                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1483317                       # Number of tag accesses
system.l2cache.tags.data_accesses             1483317                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   4781744400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          133952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2444032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher      1747392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher       886400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             5211776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       133952                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         133952                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      3522176                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          3522176                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2093                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            38188                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher        27303                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher        13850                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                81434                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         55034                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               55034                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           28013208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          511117240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    365429821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher    185371682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1089931950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      28013208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          28013208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       736588095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             736588095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       736588095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          28013208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         511117240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    365429821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher    185371682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1826520046                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26223130800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 278779                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408984                       # Number of bytes of host memory used
host_op_rate                                   482319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   274.54                       # Real time elapsed on the host
host_tick_rate                               78100491                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    76534711                       # Number of instructions simulated
sim_ops                                     132413954                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021441                       # Number of seconds simulated
sim_ticks                                 21441386400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               961831                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               509                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            241619                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             960792                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          961831                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1039                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1682076                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  720205                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           82                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 175449112                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 29766206                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               509                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1681158                       # Number of branches committed
system.cpu.commit.bw_lim_events              22464722                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14785                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             71528653                       # Number of instructions committed
system.cpu.commit.committedOps              123614834                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     53596214                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.306410                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.580482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7813748     14.58%     14.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     15338407     28.62%     43.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5520472     10.30%     53.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2458865      4.59%     58.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     22464722     41.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     53596214                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   63120386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               720026                       # Number of function calls committed.
system.cpu.commit.int_insts                  80894242                       # Number of committed integer instructions.
system.cpu.commit.loads                       9123452                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          459      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         60729950     49.13%     49.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     49.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     49.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        7920018      6.41%     55.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     55.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     55.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu        12960034     10.48%     66.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     66.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc       11520024      9.32%     75.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     75.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      4320000      3.49%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt     10080000      8.15%     86.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2160000      1.75%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          723336      0.59%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4320654      3.50%     92.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      8400116      6.80%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       480072      0.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         123614834                       # Class of committed instruction
system.cpu.commit.refs                       13924178                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    71528653                       # Number of Instructions Simulated
system.cpu.committedOps                     123614834                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.749399                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.749399                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         6998                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           11                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         7013                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          2171                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              18308621                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              123636470                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4156939                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  22602159                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    792                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               8531696                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     9169793                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           717                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4800871                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     1682076                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   6243427                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      47354805                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    84                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       71547620                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1584                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.031380                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            6244610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1680997                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.334757                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           53600207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.306950                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.866906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 19672539     36.70%     36.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1546225      2.88%     39.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2179970      4.07%     43.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3059078      5.71%     49.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 27142395     50.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             53600207                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  88085207                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50403662                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   4048932400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   4048932400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   4048932000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   4048932000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   4048932400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   4048932400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)    792108400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)    792108400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)    792108000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)    792108400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)   4098298000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)   4109539200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)   4102383600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)   4106681200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   1392044000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   1392936800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   1392097600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   1393227600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    49449256400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  535                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1681502                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.306248                       # Inst execution rate
system.cpu.iew.exec_refs                     13925643                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4800871                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3750885                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9125192                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 19                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1592                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4801181                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           123629619                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9124772                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               766                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             123622910                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  21921                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    792                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 26570                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2880458                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          292                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1741                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          456                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            292                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          109                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            426                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 268336534                       # num instructions consuming a value
system.cpu.iew.wb_count                     123622646                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.363923                       # average fanout of values written-back
system.cpu.iew.wb_producers                  97653856                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.306244                       # insts written-back per cycle
system.cpu.iew.wb_sent                      123622746                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                162510513                       # number of integer regfile reads
system.cpu.int_regfile_writes                63136262                       # number of integer regfile writes
system.cpu.ipc                               1.334404                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.334404                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               535      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60733986     49.13%     49.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     49.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    54      0.00%     49.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             7921051      6.41%     55.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     55.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   41      0.00%     55.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu             12961187     10.48%     66.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   94      0.00%     66.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc            11520274      9.32%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 44      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4320125      3.49%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt        10080273      8.15%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2160217      1.75%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               723823      0.59%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4320827      3.50%     92.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         8401029      6.80%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         480084      0.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              123623676                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                63124692                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           126249790                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     63124020                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           63135500                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               60498449                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          174598391                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     60498626                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          60509196                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  123629599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 123623676                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  20                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               622                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        22934                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      53600207                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.306403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.388723                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7390727     13.79%     13.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8884282     16.58%     30.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12169559     22.70%     53.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10222280     19.07%     72.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            14933359     27.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        53600207                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.306263                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6243427                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           4305657                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1870796                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9125192                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4801181                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                20889445                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         53603466                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                 7638009                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             143297778                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                8235691                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  7288011                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     59                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    40                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             446969416                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              123635220                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           143319718                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  27764715                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    696                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    792                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              10908379                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    21946                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          88096092                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        162522175                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            301                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  20832487                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    154761111                       # The number of ROB reads
system.cpu.rob.rob_writes                   247263233                       # The number of ROB writes
system.cpu.timesIdled                              21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        45074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          104                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          90155                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              104                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        44993                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         90067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              45073                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44020                       # Transaction distribution
system.membus.trans_dist::CleanEvict              973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45074                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       135140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       135140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 135140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      5701952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      5701952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5701952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45074                       # Request fanout histogram
system.membus.reqLayer2.occupancy           106460822                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy           98331278                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               45076                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         88739                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1411                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          45079                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       135127                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  135231                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      5744704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5746880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             45074                       # Total snoops (count)
system.l2bus.snoopTraffic                     2817280                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              90153                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001154                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.033945                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    90049     99.88%     99.88% # Request fanout histogram
system.l2bus.snoop_fanout::1                      104      0.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                90153                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            54050400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             73682874                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               40800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     21441386400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      6243385                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6243385                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6243385                       # number of overall hits
system.cpu.icache.overall_hits::total         6243385                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           42                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             42                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           42                       # number of overall misses
system.cpu.icache.overall_misses::total            42                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2700800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2700800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2700800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2700800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6243427                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6243427                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6243427                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6243427                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64304.761905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64304.761905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64304.761905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64304.761905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2517600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2517600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2517600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2517600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69933.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69933.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69933.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69933.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6243385                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6243385                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           42                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            42                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2700800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2700800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6243427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6243427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64304.761905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64304.761905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2517600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2517600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69933.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69933.333333                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            159.117647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12486888                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12486888                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     11020408                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11020408                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11020408                       # number of overall hits
system.cpu.dcache.overall_hits::total        11020408                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69651                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69651                       # number of overall misses
system.cpu.dcache.overall_misses::total         69651                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4554683600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4554683600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4554683600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4554683600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     11090059                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11090059                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     11090059                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11090059                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006280                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006280                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006280                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006280                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65392.939082                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65392.939082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65392.939082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65392.939082                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                27                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        44719                       # number of writebacks
system.cpu.dcache.writebacks::total             44719                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31463                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31463                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        38188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        38188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        38188                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         6855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        45043                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2589125600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2589125600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2589125600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    519230073                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3108355673                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003443                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003443                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003443                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004062                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67799.455326                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67799.455326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67799.455326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 75744.722538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69008.628932                       # average overall mshr miss latency
system.cpu.dcache.replacements                  45042                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6219682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6219682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        69651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         69651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4554683600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4554683600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6289333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6289333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65392.939082                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65392.939082                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31463                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31463                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        38188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2589125600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2589125600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67799.455326                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67799.455326                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4800726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4800726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data      4800726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4800726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         6855                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         6855                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    519230073                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    519230073                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 75744.722538                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 75744.722538                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1454386                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45042                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.289552                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   862.742686                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   161.257314                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.842522                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.157478                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          149                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          875                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          689                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.145508                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.854492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          22225160                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         22225160                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                   3                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              1                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              2                       # number of overall hits
system.l2cache.overall_hits::total                  3                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            35                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         38186                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         6855                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             45076                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           35                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        38186                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         6855                       # number of overall misses
system.l2cache.overall_misses::total            45076                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2468400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2543284000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    516487674                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3062240074                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2468400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2543284000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    516487674                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3062240074                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           36                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        38188                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         6855                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           45079                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           36                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        38188                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         6855                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          45079                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.972222                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999948                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999933                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.972222                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999948                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999933                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 70525.714286                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66602.524485                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 75344.664333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67935.044680                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 70525.714286                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66602.524485                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 75344.664333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67935.044680                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          44020                       # number of writebacks
system.l2cache.writebacks::total                44020                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        38186                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         6855                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        45076                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        38186                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         6855                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        45076                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2204400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   2237804000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    461647674                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2701656074                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2204400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   2237804000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    461647674                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2701656074                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.972222                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999948                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999933                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.972222                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999948                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999933                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62982.857143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58602.733986                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67344.664333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59935.577114                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62982.857143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58602.733986                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67344.664333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59935.577114                       # average overall mshr miss latency
system.l2cache.replacements                     45074                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        44719                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        44719                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        44719                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        44719                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        38186                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         6855                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        45076                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2468400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   2543284000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    516487674                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3062240074                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        38188                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         6855                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        45079                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.972222                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.999948                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.999933                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70525.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66602.524485                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 75344.664333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67935.044680                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        38186                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         6855                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        45076                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2204400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2237804000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    461647674                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   2701656074                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.972222                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.999948                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999933                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62982.857143                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58602.733986                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67344.664333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59935.577114                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  90692                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                45074                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.012069                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.066875                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     7.445250                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3400.785145                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   651.766145                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher    35.936585                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000016                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.001818                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.830270                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.159123                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.008774                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          597                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3499                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          275                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          293                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1617                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1698                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.145752                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.854248                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               766314                       # Number of tag accesses
system.l2cache.tags.data_accesses              766314                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  21441386400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2443840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       438720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2884672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      2817280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          2817280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            38185                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         6855                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                45073                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         44020                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               44020                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              98501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          113977704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     20461363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              134537569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         98501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             98501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       131394489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             131394489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       131394489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             98501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         113977704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     20461363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             265932057                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28723134800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2575130                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414104                       # Number of bytes of host memory used
host_op_rate                                  4435223                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.86                       # Real time elapsed on the host
host_tick_rate                               81020797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    79458850                       # Number of instructions simulated
sim_ops                                     136854629                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002500                       # Number of seconds simulated
sim_ticks                                  2500004000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               412168                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3854                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            412523                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             396910                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          412168                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            15258                       # Number of indirect misses.
system.cpu.branchPred.lookups                  419964                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4711                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1244                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1974028                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2902352                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4208                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     277470                       # Number of branches committed
system.cpu.commit.bw_lim_events                977407                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             729                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2034652                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2924139                       # Number of instructions committed
system.cpu.commit.committedOps                4440675                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5650096                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.785947                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.533098                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4359907     77.17%     77.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       176503      3.12%     80.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        54293      0.96%     81.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        81986      1.45%     82.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       977407     17.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5650096                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     187759                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1913                       # Number of function calls committed.
system.cpu.commit.int_insts                   4438590                       # Number of committed integer instructions.
system.cpu.commit.loads                        862358                       # Number of loads committed
system.cpu.commit.membars                           4                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          491      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2702884     60.87%     60.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             813      0.02%     60.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              887      0.02%     60.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            162      0.00%     60.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            272      0.01%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             154      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             245      0.01%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             340      0.01%     60.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            234      0.01%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           156      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          769100     17.32%     78.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         778765     17.54%     95.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        93258      2.10%     97.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        92914      2.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4440675                       # Class of committed instruction
system.cpu.commit.refs                        1734037                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2924139                       # Number of Instructions Simulated
system.cpu.committedOps                       4440675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.137385                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.137385                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued        46457                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit      1746066                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      1953668                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         73692                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               3517993                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9169967                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   318618                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1881450                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  47940                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                430588                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2032705                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1091                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2140714                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           185                       # TLB misses on write requests
system.cpu.fetch.Branches                      419964                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    792235                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5329524                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1505                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4991576                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  359                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          2155                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   95880                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.067194                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             816605                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             401621                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.798651                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6196589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.546940                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.901567                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3666101     59.16%     59.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    19726      0.32%     59.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   191206      3.09%     62.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    94608      1.53%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2224948     35.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6196589                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    935103                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   772845                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    260094800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    260094800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    260094800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    260094800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    260094800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    260094800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       355200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       354800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       175200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       177200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       177600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       175200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    421588000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    422460000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    422289200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    423120000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3251697200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           53421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 8551                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   399147                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.343285                       # Inst execution rate
system.cpu.iew.exec_refs                      4066624                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2140206                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1314096                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2050432                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                354                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                69                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2199269                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             8679433                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1926418                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            175423                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8395542                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18654                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 50975                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  47940                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 83220                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2533                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              984                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1188076                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1327590                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             51                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2165                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6386                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   4770367                       # num instructions consuming a value
system.cpu.iew.wb_count                       7739159                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.824808                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3934635                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.238263                       # insts written-back per cycle
system.cpu.iew.wb_sent                        8217357                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12928517                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4476216                       # number of integer regfile writes
system.cpu.ipc                               0.467861                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.467861                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            441722      5.15%      5.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3901420     45.52%     50.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  816      0.01%     50.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   959      0.01%     50.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 274      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 366      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  218      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  490      0.01%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  495      0.01%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 292      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                268      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1018802     11.89%     62.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1216722     14.20%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1036614     12.09%     88.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         951504     11.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8570962                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1990565                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3995193                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1689879                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3850817                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                6138675                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           19389212                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      6049280                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9067433                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    8676991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   8570962                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2442                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4238768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             45889                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1713                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1459449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6196589                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.383174                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.691874                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3394367     54.78%     54.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              457750      7.39%     62.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              237959      3.84%     66.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              788758     12.73%     78.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1317755     21.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6196589                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.371352                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      792594                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           393                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               681                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            21259                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2050432                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2199269                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4866799                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    153                       # number of misc regfile writes
system.cpu.numCycles                          6250010                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     95                       # Number of system calls
system.cpu.rename.BlockCycles                 1874126                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5376215                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  83223                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   521401                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  70131                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   882                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21868195                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                8908690                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             8765276                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2050882                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1370587                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  47940                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1696341                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  3389082                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1036485                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         13694431                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5899                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                272                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1189875                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            287                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     10580072                       # The number of ROB reads
system.cpu.rob.rob_writes                    13497195                       # The number of ROB writes
system.cpu.timesIdled                             606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        69343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          318                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         138680                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              318                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued         6547                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified           6547                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage             1757                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        68994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        137904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              63901                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15404                       # Transaction distribution
system.membus.trans_dist::CleanEvict            53590                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5010                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5010                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         63900                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       206815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       206815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      5396160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      5396160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5396160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68910                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68910    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               68910                       # Request fanout histogram
system.membus.reqLayer2.occupancy            80218668                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          151237932                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              6.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               64138                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         27767                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            110516                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq              10828                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               5203                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              5203                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          64136                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2885                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       205136                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  208021                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        61568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      5167488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5229056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             79770                       # Total snoops (count)
system.l2bus.snoopTraffic                      985856                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             149109                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002173                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.046564                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   148785     99.78%     99.78% # Request fanout histogram
system.l2bus.snoop_fanout::1                      324      0.22%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               149109                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            82055199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             79631190                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1154799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2500004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       791118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           791118                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       791118                       # number of overall hits
system.cpu.icache.overall_hits::total          791118                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1117                       # number of overall misses
system.cpu.icache.overall_misses::total          1117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52243600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52243600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52243600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52243600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       792235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       792235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       792235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       792235                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001410                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001410                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001410                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001410                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46771.351835                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46771.351835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46771.351835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46771.351835                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          961                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          961                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          961                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          961                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43809200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43809200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43809200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43809200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001213                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45587.096774                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45587.096774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45587.096774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45587.096774                       # average overall mshr miss latency
system.cpu.icache.replacements                    962                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       791118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          791118                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52243600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52243600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       792235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       792235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46771.351835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46771.351835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          961                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          961                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43809200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43809200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45587.096774                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45587.096774                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7345976                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1218                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6031.178982                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1585432                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1585432                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2131165                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2131165                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2345953                       # number of overall hits
system.cpu.dcache.overall_hits::total         2345953                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       515304                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         515304                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       557830                       # number of overall misses
system.cpu.dcache.overall_misses::total        557830                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27070985598                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27070985598                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27070985598                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27070985598                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2646469                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2646469                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2903783                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2903783                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.194714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.194714                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.192105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.192105                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52534.010211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52534.010211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48529.095958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48529.095958                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       194623                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1139                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2715                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.684346                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.772727                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches             16558                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        12363                       # number of writebacks
system.cpu.dcache.writebacks::total             12363                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       493853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       493853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       493853                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       493853                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        21451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        21451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31830                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        36548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68378                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1446767199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1446767199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2151997599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   2346977083                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4498974682                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008106                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008106                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010962                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023548                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67445.209967                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67445.209967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67609.098303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64216.293176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65795.645997                       # average overall mshr miss latency
system.cpu.dcache.replacements                  68379                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1264224                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1264224                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       510061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        510061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26678746000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26678746000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1774285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1774285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.287474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.287474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52305.010577                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52305.010577                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       493813                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       493813                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1059874800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1059874800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65231.093058                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65231.093058                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       866941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         866941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    392239598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    392239598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       872184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       872184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74812.053786                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74812.053786                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    386892399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    386892399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74359.484720                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74359.484720                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       214788                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        214788                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        42526                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        42526                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       257314                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       257314                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.165269                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.165269                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10379                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10379                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    705230400                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    705230400                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.040336                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040336                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 67947.817709                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 67947.817709                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        36548                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        36548                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   2346977083                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   2346977083                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64216.293176                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 64216.293176                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12051181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69403                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            173.640635                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   568.157747                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   455.842253                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.554842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.445158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022           82                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          942                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          740                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.080078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5875945                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5875945                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             407                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            1713                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         4343                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6463                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            407                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           1713                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         4343                       # number of overall hits
system.l2cache.overall_hits::total               6463                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           554                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         30117                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher        32205                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             62876                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          554                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        30117                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher        32205                       # number of overall misses
system.l2cache.overall_misses::total            62876                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     39224800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2099208000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher   2292409733                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   4430842533                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     39224800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2099208000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher   2292409733                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   4430842533                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          961                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        31830                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher        36548                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           69339                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          961                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        31830                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher        36548                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          69339                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.576483                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.946183                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.881170                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.906791                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.576483                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.946183                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.881170                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.906791                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 70802.888087                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69701.763124                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71181.795777                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 70469.535801                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 70802.888087                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69701.763124                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71181.795777                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 70469.535801                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   15                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks          15404                       # number of writebacks
system.l2cache.writebacks::total                15404                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher          162                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total            165                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher          162                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total           165                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          554                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        30114                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher        32043                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        62711                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          554                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        30114                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher        32043                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher         6202                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        68913                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     34784800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1858062400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher   2030351113                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   3923198313                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     34784800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1858062400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   2030351113                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher    393867787                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   4317066100                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.576483                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.946089                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.876737                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.904412                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.576483                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.946089                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.876737                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.993856                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62788.447653                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61700.949724                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63363.327810                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62559.970547                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62788.447653                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61700.949724                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63363.327810                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 63506.576427                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62645.162741                       # average overall mshr miss latency
system.l2cache.replacements                     68942                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        12363                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        12363                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        12363                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        12363                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          364                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          364                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher         6202                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total         6202                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher    393867787                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total    393867787                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 63506.576427                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 63506.576427                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          193                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              193                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5010                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5010                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    378994800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    378994800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         5203                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         5203                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.962906                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.962906                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 75647.664671                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 75647.664671                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5010                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5010                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    338914800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    338914800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.962906                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.962906                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67647.664671                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67647.664671                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          407                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1520                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         4343                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6270                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          554                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        25107                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher        32205                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        57866                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     39224800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   1720213200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   2292409733                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   4051847733                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          961                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        26627                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher        36548                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        64136                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.576483                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.942915                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.881170                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.902239                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70802.888087                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68515.282591                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71181.795777                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 70021.216829                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          162                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total          165                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          554                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        25104                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        32043                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        57701                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     34784800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1519147600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   2030351113                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3584283513                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.576483                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.942802                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.876737                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.899666                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62788.447653                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60514.165073                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63363.327810                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62118.221747                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 151519                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                73038                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.074523                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.333583                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    13.586720                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2181.422427                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1587.735211                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   312.922059                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000081                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.003317                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.532574                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.387631                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.076397                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022           45                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         4051                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           30                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1405                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2446                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.010986                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.989014                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1178350                       # Number of tag accesses
system.l2cache.tags.data_accesses             1178350                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2500004000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           35520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1927360                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher      2050752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher       396672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             4410304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        35520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          35520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       985856                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           985856                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              555                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            30115                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher        32043                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher         6198                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                68911                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         15404                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               15404                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           14207977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          770942766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    820299488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher    158668546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1764118777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      14207977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          14207977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       394341769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             394341769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       394341769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          14207977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         770942766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    820299488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher    158668546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            2158460546                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
