// Seed: 1305055565
module module_0;
  tri1 id_1;
  tri id_2, id_3, id_4;
  always @(*) begin : LABEL_0
    #1 id_1 = 1 == 1'b0;
    id_4 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_27;
  module_0 modCall_1 ();
  always @(id_26 or posedge 1) begin : LABEL_0
    if (id_11) begin : LABEL_0
      wait (1);
    end else if (id_12) #1;
    else if (1) id_6 <= 1'b0;
    else id_3 <= $display(id_22);
  end
endmodule
