#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Thu Feb 13 10:09:48 2020
# Process ID: 6730
# Current directory: /home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.runs/synth_1
# Command line: vivado -log Full_2D.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Full_2D.tcl
# Log file: /home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.runs/synth_1/Full_2D.vds
# Journal file: /home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Full_2D.tcl -notrace
Command: synth_design -top Full_2D -part xcvu095-ffva2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6976 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1719.316 ; gain = 218.625 ; free physical = 25337 ; free virtual = 28411
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Full_2D' [/home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.srcs/sources_1/tracker_srcs/Full_2D.vhd:100]
INFO: [Synth 8-637] synthesizing blackbox instance 'clm' of component 'UT3_0_Cluster_M' [/home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.srcs/sources_1/tracker_srcs/Full_2D.vhd:312]
INFO: [Synth 8-637] synthesizing blackbox instance 'clm1' of component 'UT3_0_Cluster_P' [/home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.srcs/sources_1/tracker_srcs/Full_2D.vhd:340]
INFO: [Synth 8-637] synthesizing blackbox instance 'sl1' of component 'select2D' [/home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.srcs/sources_1/tracker_srcs/Full_2D.vhd:368]
ERROR: [Synth 8-549] port width mismatch for port 'SL0_TS': port width = 71, actual width = 81 [/home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.srcs/sources_1/tracker_srcs/Full_2D.vhd:393]
ERROR: [Synth 8-549] port width mismatch for port 'SL2_TS': port width = 90, actual width = 97 [/home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.srcs/sources_1/tracker_srcs/Full_2D.vhd:394]
ERROR: [Synth 8-549] port width mismatch for port 'SL4_TS': port width = 126, actual width = 129 [/home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.srcs/sources_1/tracker_srcs/Full_2D.vhd:395]
ERROR: [Synth 8-549] port width mismatch for port 'SL6_TS': port width = 167, actual width = 161 [/home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.srcs/sources_1/tracker_srcs/Full_2D.vhd:396]
ERROR: [Synth 8-549] port width mismatch for port 'SL8_TS': port width = 230, actual width = 193 [/home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.srcs/sources_1/tracker_srcs/Full_2D.vhd:397]
ERROR: [Synth 8-285] failed synthesizing module 'Full_2D' [/home/dewei/WorkSpace/FPGA/test_2D_tracker/test_2D_tracker.srcs/sources_1/tracker_srcs/Full_2D.vhd:100]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.066 ; gain = 281.375 ; free physical = 25372 ; free virtual = 28445
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 10:10:06 2020...
