{"Source Block": ["hdl/library/common/up_clkgen.v@175:206@HdlStmProcess", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n    end else begin\n      up_rack <= up_rreq_s;\n      if (up_rreq_s == 1'b1) begin\n        case (up_raddr[7:0])\n          8'h00: up_rdata <= PCORE_VERSION;\n          8'h01: up_rdata <= ID;\n          8'h02: up_rdata <= up_scratch;\n          8'h10: up_rdata <= {30'd0, up_mmcm_resetn, up_resetn};\n          8'h17: up_rdata <= {31'd0, up_drp_locked};\n          8'h1c: up_rdata <= {3'd0, up_drp_rwn, up_drp_addr, up_drp_wdata};\n          8'h1d: up_rdata <= {14'd0, up_drp_locked, up_drp_status, up_drp_rdata_hold};\n          default: up_rdata <= 0;\n        endcase\n      end else begin\n        up_rdata <= 32'd0;\n      end\n    end\n  end\n\n  // resets\n\n  ad_rst i_mmcm_rst_reg (.preset(up_mmcm_preset), .clk(up_clk), .rst(mmcm_rst));\n\n"], "Clone Blocks": [["hdl/library/common/up_axis_dma_rx.v@178:210", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n    end else begin\n      up_rack <= up_rreq_s;\n      if (up_rreq_s == 1'b1) begin\n        case (up_raddr[7:0])\n          8'h00: up_rdata <= PCORE_VERSION;\n          8'h01: up_rdata <= ID;\n          8'h02: up_rdata <= up_scratch;\n          8'h10: up_rdata <= {31'd0, up_resetn};\n          8'h20: up_rdata <= {30'd0, up_dma_stream, up_dma_start};\n          8'h21: up_rdata <= up_dma_count;\n          8'h22: up_rdata <= {29'd0, up_dma_ovf, up_dma_unf, up_dma_status_s};\n          8'h23: up_rdata <= dma_bw;\n          default: up_rdata <= 0;\n        endcase\n      end else begin\n        up_rdata <= 32'd0;\n      end\n    end\n  end\n\n  // resets\n\n  ad_rst i_adc_rst_reg (.preset(up_preset), .clk(adc_clk), .rst(adc_rst));\n  ad_rst i_dma_rst_reg (.preset(up_preset), .clk(dma_clk), .rst(dma_rst));\n"], ["hdl/library/common/up_axis_dma_tx.v@158:188", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n    end else begin\n      up_rack <= up_rreq_s;\n      if (up_rreq_s == 1'b1) begin\n        case (up_raddr[7:0])\n          8'h00: up_rdata <= PCORE_VERSION;\n          8'h01: up_rdata <= ID;\n          8'h02: up_rdata <= up_scratch;\n          8'h10: up_rdata <= {31'd0, up_resetn};\n          8'h21: up_rdata <= up_dma_frmcnt;\n          8'h22: up_rdata <= {30'd0, up_dma_ovf, up_dma_unf};\n          default: up_rdata <= 0;\n        endcase\n      end else begin\n        up_rdata <= 32'd0;\n      end\n    end\n  end\n\n  // resets\n\n  ad_rst i_dac_rst_reg (.preset(up_preset), .clk(dac_clk), .rst(dac_rst));\n  ad_rst i_dma_rst_reg (.preset(up_preset), .clk(dma_clk), .rst(dma_rst));\n"]], "Diff Content": {"Delete": [], "Add": [[191, "          8'h11: up_rdata <= {31'd0, up_clk_sel};\n"]]}}