@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2016.4/lnx64/tools/gcc/bin/g++"
   Compiling apatb_filterbank_core_hwa.cpp
   Compiling (apcc) filterbank_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'andreas' on host 'andreas-W54xEU' (Linux_x86_64 version 4.4.0-71-generic) on Wed Apr 19 16:01:56 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_andreas/130171492610516741669
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) filterbank.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'andreas' on host 'andreas-W54xEU' (Linux_x86_64 version 4.4.0-71-generic) on Wed Apr 19 16:01:58 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_andreas/130691492610518226240
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
Test Passes:
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_filterbank_core_hwa_top -prj filterbank_core_hwa.prj --initfile /opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s filterbank_core_hwa 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filterbank_core_hwa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filterbank_core_hcud_ram
INFO: [VRFC 10-311] analyzing module filterbank_core_hcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/AESL_autobram_y.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_y
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filterbank_core_hbkb_ram
INFO: [VRFC 10-311] analyzing module filterbank_core_hbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/AESL_autobram_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_H
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/AESL_autobram_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_F
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/AESL_autobram_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filterbank_core_hfYi_MulnS_0
INFO: [VRFC 10-311] analyzing module filterbank_core_hfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_filterbank_core_hwa_top
INFO: [VRFC 10-2458] undeclared symbol bramr_Rst_A, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:202]
INFO: [VRFC 10-2458] undeclared symbol bramr_Rst_B, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:209]
INFO: [VRFC 10-2458] undeclared symbol bramy_Rst_A, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:245]
INFO: [VRFC 10-2458] undeclared symbol bramy_Rst_B, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:252]
INFO: [VRFC 10-2458] undeclared symbol bramH_Rst_A, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:288]
INFO: [VRFC 10-2458] undeclared symbol bramH_Rst_B, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:295]
INFO: [VRFC 10-2458] undeclared symbol bramF_Rst_A, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:331]
INFO: [VRFC 10-2458] undeclared symbol bramF_Rst_B, assumed default net type wire [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v:338]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filterbank_core_hbkb_ram
Compiling module xil_defaultlib.filterbank_core_hbkb(DataWidth=3...
Compiling module xil_defaultlib.filterbank_core_hcud_ram
Compiling module xil_defaultlib.filterbank_core_hcud(DataWidth=3...
Compiling module xil_defaultlib.filterbank_core_hfYi_MulnS_0
Compiling module xil_defaultlib.filterbank_core_hfYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.filterbank_core_hwa
Compiling module xil_defaultlib.AESL_autobram_r
Compiling module xil_defaultlib.AESL_autobram_y
Compiling module xil_defaultlib.AESL_autobram_H
Compiling module xil_defaultlib.AESL_autobram_F
Compiling module xil_defaultlib.apatb_filterbank_core_hwa_top
Built simulation snapshot filterbank_core_hwa

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/xsim.dir/filterbank_core_hwa/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/xsim.dir/filterbank_core_hwa/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 19 16:02:04 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 19 16:02:04 2017...

****** xsim v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/filterbank_core_hwa/xsim_script.tcl
# xsim {filterbank_core_hwa} -autoloadwcfg -tclbatch {filterbank_core_hwa.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source filterbank_core_hwa.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [0.00%] @ "2899375000"
// RTL Simulation : 2 / 2 [0.00%] @ "5798615000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5798655 ns : File "/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/filterbank_core_hwa.autotb.v" Line 413
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:02:04 . Memory (MB): peak = 943.676 ; gain = 0.000 ; free physical = 639 ; free virtual = 10417
## quit
INFO: [Common 17-206] Exiting xsim at Wed Apr 19 16:04:18 2017...
Test Passes:
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
