{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653510413118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653510413118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 17:26:53 2022 " "Processing started: Wed May 25 17:26:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653510413118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510413118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510413118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653510413545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653510413545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422931 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/somaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422934 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/somaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422937 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422940 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422943 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422946 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422949 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422952 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422955 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1Bit-comportamento " "Found design unit 1: ULA1Bit-comportamento" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422958 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1Bit " "Found entity 1: ULA1Bit" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA32Bits-comportamento " "Found design unit 1: ULA32Bits-comportamento" {  } { { "ULA32Bits.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA32Bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422962 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA32Bits " "Found entity 1: ULA32Bits" {  } { { "ULA32Bits.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA32Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeDeControle-comportamento " "Found design unit 1: unidadeDeControle-comportamento" {  } { { "unidadeDeControle.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/unidadeDeControle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422965 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeControle " "Found entity 1: unidadeDeControle" {  } { { "unidadeDeControle.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/unidadeDeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeDeControleULA-comportamento " "Found design unit 1: unidadeDeControleULA-comportamento" {  } { { "unidadeDeControleULA.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/unidadeDeControleULA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422968 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeControleULA " "Found entity 1: unidadeDeControleULA" {  } { { "unidadeDeControleULA.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/unidadeDeControleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422971 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653510422971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510422971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653510423047 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "entradaB_ULA CPU.vhd(42) " "VHDL Signal Declaration warning at CPU.vhd(42): used implicit default value for signal \"entradaB_ULA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653510423052 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dado_Lido_Reg_1 CPU.vhd(44) " "Verilog HDL or VHDL warning at CPU.vhd(44): object \"Dado_Lido_Reg_1\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653510423052 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_MUX_END CPU.vhd(63) " "Verilog HDL or VHDL warning at CPU.vhd(63): object \"saida_MUX_END\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653510423052 "|CPU"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] CPU.vhd(19) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at CPU.vhd(19)" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510423052 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:somaConstante " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:somaConstante\"" {  } { { "CPU.vhd" "somaConstante" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "CPU.vhd" "ROM" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423058 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653510423059 "|CPU|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "CPU.vhd" "RAM" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BancoRegistradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BancoRegistradores\"" {  } { { "CPU.vhd" "BancoRegistradores" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA32Bits ULA32Bits:ULA " "Elaborating entity \"ULA32Bits\" for hierarchy \"ULA32Bits:ULA\"" {  } { { "CPU.vhd" "ULA" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1Bit ULA32Bits:ULA\|ULA1Bit:ULA0 " "Elaborating entity \"ULA1Bit\" for hierarchy \"ULA32Bits:ULA\|ULA1Bit:ULA0\"" {  } { { "ULA32Bits.vhd" "ULA0" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA32Bits.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EXT_SIN " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EXT_SIN\"" {  } { { "CPU.vhd" "EXT_SIN" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeDeControle unidadeDeControle:UNI_LOG " "Elaborating entity \"unidadeDeControle\" for hierarchy \"unidadeDeControle:UNI_LOG\"" {  } { { "CPU.vhd" "UNI_LOG" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeDeControleULA unidadeDeControleULA:UNI_LOG_ULA " "Elaborating entity \"unidadeDeControleULA\" for hierarchy \"unidadeDeControleULA:UNI_LOG_ULA\"" {  } { { "CPU.vhd" "UNI_LOG_ULA" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_PC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_PC\"" {  } { { "CPU.vhd" "MUX_PC" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_END " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_END\"" {  } { { "CPU.vhd" "MUX_END" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DISP_HEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DISP_HEX0\"" {  } { { "CPU.vhd" "DISP_HEX0" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510423102 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:BancoRegistradores\|registrador " "RAM logic \"bancoRegistradores:BancoRegistradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653510423588 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653510423588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653510423588 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653510423588 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "55 64 0 1 1 " "55 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 63 " "Addresses ranging from 9 to 63 are not initialized" {  } { { "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ROMcontent.mif" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1653510423589 ""}  } { { "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ROMcontent.mif" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1653510423589 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA31\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA31\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA30\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA30\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA29\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA29\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA28\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA28\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA27\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA27\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA26\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA26\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA25\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA25\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA24\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA24\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA23\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA23\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA22\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA22\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA21\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA21\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA20\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA20\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA19\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA19\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA18\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA18\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA17\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA17\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA16\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA16\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA15\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA15\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA14\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA14\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA13\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA13\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA12\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA12\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA11\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA11\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA10\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA10\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA9\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA9\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA8\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA8\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA7\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA7\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA6\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA6\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA5\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA5\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA4\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA4\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA3\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA3\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA2\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA2\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA1\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA1\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA0\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA0\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653510423592 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1653510423592 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653510424510 "|CPU|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653510424510 "|CPU|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_teste\[18\] GND " "Pin \"instrucao_teste\[18\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653510424510 "|CPU|instrucao_teste[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_teste\[20\] GND " "Pin \"instrucao_teste\[20\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653510424510 "|CPU|instrucao_teste[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_teste\[22\] GND " "Pin \"instrucao_teste\[22\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653510424510 "|CPU|instrucao_teste[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_teste\[23\] GND " "Pin \"instrucao_teste\[23\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653510424510 "|CPU|instrucao_teste[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_teste\[25\] GND " "Pin \"instrucao_teste\[25\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653510424510 "|CPU|instrucao_teste[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_teste\[30\] GND " "Pin \"instrucao_teste\[30\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653510424510 "|CPU|instrucao_teste[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_teste\[0\] GND " "Pin \"pc_teste\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653510424510 "|CPU|pc_teste[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_teste\[1\] GND " "Pin \"pc_teste\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653510424510 "|CPU|pc_teste[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653510424510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653510424576 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "786 " "786 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653510426792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653510427205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653510427205 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653510427343 "|CPU|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653510427343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "653 " "Implemented 653 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653510427348 ""} { "Info" "ICUT_CUT_TM_OPINS" "180 " "Implemented 180 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653510427348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "458 " "Implemented 458 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653510427348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653510427348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653510427401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 17:27:07 2022 " "Processing ended: Wed May 25 17:27:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653510427401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653510427401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653510427401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653510427401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653510428680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653510428681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 17:27:08 2022 " "Processing started: Wed May 25 17:27:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653510428681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653510428681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653510428681 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653510428773 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1653510428774 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1653510428774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653510428894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653510428895 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653510428906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653510428942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653510428942 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653510429199 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653510429331 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653510429651 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "128 195 " "No exact pin location assignment(s) for 128 pins of 195 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653510429884 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1653510435181 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 76 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 76 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1653510435468 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1653510435468 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653510435472 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653510435498 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653510435500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653510435502 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653510435503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653510435504 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653510435505 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653510436523 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653510436525 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653510436530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653510436530 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653510436531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653510436571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653510436571 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653510436571 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_RESET_N " "Node \"FPGA_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653510437027 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1653510437027 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653510437028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653510439435 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1653510440719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653510442816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653510446995 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653510450990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653510450990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653510452780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653510456633 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653510456633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653510460572 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653510460572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653510460576 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.75 " "Total time spent on timing analysis during the Fitter is 1.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653510462884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653510462915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653510464687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653510464687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653510465848 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653510470992 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1653510471258 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/output_files/MIPS.fit.smsg " "Generated suppressed messages file C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FALTANDO_POUCAS_BORA_LOR_restored/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653510471401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6267 " "Peak virtual memory: 6267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653510471953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 17:27:51 2022 " "Processing ended: Wed May 25 17:27:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653510471953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653510471953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653510471953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653510471953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653510473079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653510473080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 17:27:52 2022 " "Processing started: Wed May 25 17:27:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653510473080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653510473080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653510473080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653510474518 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653510477554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653510477833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 17:27:57 2022 " "Processing ended: Wed May 25 17:27:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653510477833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653510477833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653510477833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653510477833 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653510478500 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653510479358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653510479359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 17:27:58 2022 " "Processing started: Wed May 25 17:27:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653510479359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653510479359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653510479359 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653510479564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653510480863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653510480863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510480932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510480932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653510481331 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510481332 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653510481333 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653510481333 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653510481335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653510481336 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653510481338 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653510481354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653510481394 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653510481394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.737 " "Worst-case setup slack is -9.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510481399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510481399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.737            -657.036 CLOCK_50  " "   -9.737            -657.036 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510481399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510481399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.817 " "Worst-case hold slack is 0.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510481403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510481403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 CLOCK_50  " "    0.817               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510481403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510481403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653510481408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653510481412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510481417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510481417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -65.138 CLOCK_50  " "   -0.538             -65.138 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510481417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510481417 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653510481423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653510481458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653510482771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653510482864 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653510482871 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653510482871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.717 " "Worst-case setup slack is -9.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510482874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510482874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.717            -653.912 CLOCK_50  " "   -9.717            -653.912 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510482874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510482874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.807 " "Worst-case hold slack is 0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510482880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510482880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 CLOCK_50  " "    0.807               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510482880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510482880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653510482884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653510482887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510482891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510482891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -65.801 CLOCK_50  " "   -0.538             -65.801 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510482891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510482891 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653510482895 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653510483047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653510485237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653510485381 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653510485385 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653510485385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.412 " "Worst-case setup slack is -4.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.412            -283.478 CLOCK_50  " "   -4.412            -283.478 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510485390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.394 " "Worst-case hold slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 CLOCK_50  " "    0.394               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510485400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653510485406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653510485413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.103 " "Worst-case minimum pulse width slack is -0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -8.179 CLOCK_50  " "   -0.103              -8.179 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510485419 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653510485427 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653510485679 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653510485681 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653510485681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.926 " "Worst-case setup slack is -3.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.926            -252.519 CLOCK_50  " "   -3.926            -252.519 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510485686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 CLOCK_50  " "    0.360               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510485692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653510485695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653510485699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.101 " "Worst-case minimum pulse width slack is -0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -8.191 CLOCK_50  " "   -0.101              -8.191 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653510485703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653510485703 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653510489050 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653510489067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5083 " "Peak virtual memory: 5083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653510489235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 17:28:09 2022 " "Processing ended: Wed May 25 17:28:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653510489235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653510489235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653510489235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653510489235 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Quartus Prime Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653510490094 ""}
