# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do RegW_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/RegW/RegW.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegW
# -- Compiling architecture RTL of RegW
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_RegW
# -- Compiling architecture teste of tb_RegW
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  tb_RegW
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_RegW 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_regw(teste)
# Loading ieee.numeric_std(body)
# Loading work.regw(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 ns
do RegW_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/RegW/RegW.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegW
# -- Compiling architecture RTL of RegW
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_RegW
# -- Compiling architecture teste of tb_RegW
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  tb_RegW
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_RegW 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_regw(teste)
# Loading ieee.numeric_std(body)
# Loading work.regw(rtl)
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider Clock
# add wave -noupdate /tb_regw/fio_Cl
# add wave -noupdate -divider Load
# add wave -noupdate /tb_regw/fio_L
# add wave -noupdate -divider Reset
# add wave -noupdate /tb_regw/fio_R
# add wave -noupdate -divider Entrada
# add wave -noupdate /tb_regw/fio_E
# add wave -noupdate -divider Saida
# add wave -noupdate /tb_regw/fio_Q
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {299117 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {315 ns}
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {B:/UFMG/2023-2/LAB SD/pratica 5/RegW/simulation/modelsim/wave.do}
do RegW_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/RegW/RegW.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegW
# -- Compiling architecture RTL of RegW
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_RegW
# -- Compiling architecture teste of tb_RegW
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/RegW/tb_RegW.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  tb_RegW
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_RegW 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_regw(teste)
# Loading ieee.numeric_std(body)
# Loading work.regw(rtl)
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider Clock
# add wave -noupdate /tb_regw/fio_Cl
# add wave -noupdate -divider Load
# add wave -noupdate /tb_regw/fio_L
# add wave -noupdate -divider Reset
# add wave -noupdate /tb_regw/fio_R
# add wave -noupdate -divider Entrada
# add wave -noupdate -color Yellow -radix hexadecimal -expand -subitemconfig {/tb_regw/fio_E(3) {-color Yellow} /tb_regw/fio_E(2) {-color Yellow} /tb_regw/fio_E(1) {-color Yellow} /tb_regw/fio_E(0) {-color Yellow}} /tb_regw/fio_E
# add wave -noupdate -divider Saida
# add wave -noupdate -color Blue -radix hexadecimal -expand -subitemconfig {/tb_regw/fio_Q(3) {-color Blue} /tb_regw/fio_Q(2) {-color Blue} /tb_regw/fio_Q(1) {-color Blue} /tb_regw/fio_Q(0) {-color Blue}} /tb_regw/fio_Q
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {299117 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {315 ns}
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 ns
