
robotmobile.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dbc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08006f90  08006f90  00016f90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073d4  080073d4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080073d4  080073d4  000173d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073dc  080073dc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073dc  080073dc  000173dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073e0  080073e0  000173e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080073e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  200001dc  080075c0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  080075c0  0002036c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001080f  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002145  00000000  00000000  00030a1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d58  00000000  00000000  00032b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c90  00000000  00000000  000338b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022db7  00000000  00000000  00034548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fa7b  00000000  00000000  000572ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d23e1  00000000  00000000  00066d7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013915b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a24  00000000  00000000  001391b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006f74 	.word	0x08006f74

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08006f74 	.word	0x08006f74

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b96e 	b.w	8000efc <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	4604      	mov	r4, r0
 8000c40:	468c      	mov	ip, r1
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f040 8083 	bne.w	8000d4e <__udivmoddi4+0x116>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4617      	mov	r7, r2
 8000c4c:	d947      	bls.n	8000cde <__udivmoddi4+0xa6>
 8000c4e:	fab2 f282 	clz	r2, r2
 8000c52:	b142      	cbz	r2, 8000c66 <__udivmoddi4+0x2e>
 8000c54:	f1c2 0020 	rsb	r0, r2, #32
 8000c58:	fa24 f000 	lsr.w	r0, r4, r0
 8000c5c:	4091      	lsls	r1, r2
 8000c5e:	4097      	lsls	r7, r2
 8000c60:	ea40 0c01 	orr.w	ip, r0, r1
 8000c64:	4094      	lsls	r4, r2
 8000c66:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c6a:	0c23      	lsrs	r3, r4, #16
 8000c6c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c70:	fa1f fe87 	uxth.w	lr, r7
 8000c74:	fb08 c116 	mls	r1, r8, r6, ip
 8000c78:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c80:	4299      	cmp	r1, r3
 8000c82:	d909      	bls.n	8000c98 <__udivmoddi4+0x60>
 8000c84:	18fb      	adds	r3, r7, r3
 8000c86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c8a:	f080 8119 	bcs.w	8000ec0 <__udivmoddi4+0x288>
 8000c8e:	4299      	cmp	r1, r3
 8000c90:	f240 8116 	bls.w	8000ec0 <__udivmoddi4+0x288>
 8000c94:	3e02      	subs	r6, #2
 8000c96:	443b      	add	r3, r7
 8000c98:	1a5b      	subs	r3, r3, r1
 8000c9a:	b2a4      	uxth	r4, r4
 8000c9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ca4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ca8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cac:	45a6      	cmp	lr, r4
 8000cae:	d909      	bls.n	8000cc4 <__udivmoddi4+0x8c>
 8000cb0:	193c      	adds	r4, r7, r4
 8000cb2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cb6:	f080 8105 	bcs.w	8000ec4 <__udivmoddi4+0x28c>
 8000cba:	45a6      	cmp	lr, r4
 8000cbc:	f240 8102 	bls.w	8000ec4 <__udivmoddi4+0x28c>
 8000cc0:	3802      	subs	r0, #2
 8000cc2:	443c      	add	r4, r7
 8000cc4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cc8:	eba4 040e 	sub.w	r4, r4, lr
 8000ccc:	2600      	movs	r6, #0
 8000cce:	b11d      	cbz	r5, 8000cd8 <__udivmoddi4+0xa0>
 8000cd0:	40d4      	lsrs	r4, r2
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cd8:	4631      	mov	r1, r6
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	b902      	cbnz	r2, 8000ce2 <__udivmoddi4+0xaa>
 8000ce0:	deff      	udf	#255	; 0xff
 8000ce2:	fab2 f282 	clz	r2, r2
 8000ce6:	2a00      	cmp	r2, #0
 8000ce8:	d150      	bne.n	8000d8c <__udivmoddi4+0x154>
 8000cea:	1bcb      	subs	r3, r1, r7
 8000cec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf0:	fa1f f887 	uxth.w	r8, r7
 8000cf4:	2601      	movs	r6, #1
 8000cf6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cfa:	0c21      	lsrs	r1, r4, #16
 8000cfc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d04:	fb08 f30c 	mul.w	r3, r8, ip
 8000d08:	428b      	cmp	r3, r1
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0xe4>
 8000d0c:	1879      	adds	r1, r7, r1
 8000d0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0xe2>
 8000d14:	428b      	cmp	r3, r1
 8000d16:	f200 80e9 	bhi.w	8000eec <__udivmoddi4+0x2b4>
 8000d1a:	4684      	mov	ip, r0
 8000d1c:	1ac9      	subs	r1, r1, r3
 8000d1e:	b2a3      	uxth	r3, r4
 8000d20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d24:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d28:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d2c:	fb08 f800 	mul.w	r8, r8, r0
 8000d30:	45a0      	cmp	r8, r4
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x10c>
 8000d34:	193c      	adds	r4, r7, r4
 8000d36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x10a>
 8000d3c:	45a0      	cmp	r8, r4
 8000d3e:	f200 80d9 	bhi.w	8000ef4 <__udivmoddi4+0x2bc>
 8000d42:	4618      	mov	r0, r3
 8000d44:	eba4 0408 	sub.w	r4, r4, r8
 8000d48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d4c:	e7bf      	b.n	8000cce <__udivmoddi4+0x96>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d909      	bls.n	8000d66 <__udivmoddi4+0x12e>
 8000d52:	2d00      	cmp	r5, #0
 8000d54:	f000 80b1 	beq.w	8000eba <__udivmoddi4+0x282>
 8000d58:	2600      	movs	r6, #0
 8000d5a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d5e:	4630      	mov	r0, r6
 8000d60:	4631      	mov	r1, r6
 8000d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d66:	fab3 f683 	clz	r6, r3
 8000d6a:	2e00      	cmp	r6, #0
 8000d6c:	d14a      	bne.n	8000e04 <__udivmoddi4+0x1cc>
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d302      	bcc.n	8000d78 <__udivmoddi4+0x140>
 8000d72:	4282      	cmp	r2, r0
 8000d74:	f200 80b8 	bhi.w	8000ee8 <__udivmoddi4+0x2b0>
 8000d78:	1a84      	subs	r4, r0, r2
 8000d7a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d7e:	2001      	movs	r0, #1
 8000d80:	468c      	mov	ip, r1
 8000d82:	2d00      	cmp	r5, #0
 8000d84:	d0a8      	beq.n	8000cd8 <__udivmoddi4+0xa0>
 8000d86:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d8a:	e7a5      	b.n	8000cd8 <__udivmoddi4+0xa0>
 8000d8c:	f1c2 0320 	rsb	r3, r2, #32
 8000d90:	fa20 f603 	lsr.w	r6, r0, r3
 8000d94:	4097      	lsls	r7, r2
 8000d96:	fa01 f002 	lsl.w	r0, r1, r2
 8000d9a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d9e:	40d9      	lsrs	r1, r3
 8000da0:	4330      	orrs	r0, r6
 8000da2:	0c03      	lsrs	r3, r0, #16
 8000da4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000da8:	fa1f f887 	uxth.w	r8, r7
 8000dac:	fb0e 1116 	mls	r1, lr, r6, r1
 8000db0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db4:	fb06 f108 	mul.w	r1, r6, r8
 8000db8:	4299      	cmp	r1, r3
 8000dba:	fa04 f402 	lsl.w	r4, r4, r2
 8000dbe:	d909      	bls.n	8000dd4 <__udivmoddi4+0x19c>
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000dc6:	f080 808d 	bcs.w	8000ee4 <__udivmoddi4+0x2ac>
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	f240 808a 	bls.w	8000ee4 <__udivmoddi4+0x2ac>
 8000dd0:	3e02      	subs	r6, #2
 8000dd2:	443b      	add	r3, r7
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b281      	uxth	r1, r0
 8000dd8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ddc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000de0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000de4:	fb00 f308 	mul.w	r3, r0, r8
 8000de8:	428b      	cmp	r3, r1
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x1c4>
 8000dec:	1879      	adds	r1, r7, r1
 8000dee:	f100 3cff 	add.w	ip, r0, #4294967295
 8000df2:	d273      	bcs.n	8000edc <__udivmoddi4+0x2a4>
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d971      	bls.n	8000edc <__udivmoddi4+0x2a4>
 8000df8:	3802      	subs	r0, #2
 8000dfa:	4439      	add	r1, r7
 8000dfc:	1acb      	subs	r3, r1, r3
 8000dfe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e02:	e778      	b.n	8000cf6 <__udivmoddi4+0xbe>
 8000e04:	f1c6 0c20 	rsb	ip, r6, #32
 8000e08:	fa03 f406 	lsl.w	r4, r3, r6
 8000e0c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e10:	431c      	orrs	r4, r3
 8000e12:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e16:	fa01 f306 	lsl.w	r3, r1, r6
 8000e1a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e1e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e22:	431f      	orrs	r7, r3
 8000e24:	0c3b      	lsrs	r3, r7, #16
 8000e26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e2a:	fa1f f884 	uxth.w	r8, r4
 8000e2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e32:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e36:	fb09 fa08 	mul.w	sl, r9, r8
 8000e3a:	458a      	cmp	sl, r1
 8000e3c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e40:	fa00 f306 	lsl.w	r3, r0, r6
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x220>
 8000e46:	1861      	adds	r1, r4, r1
 8000e48:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e4c:	d248      	bcs.n	8000ee0 <__udivmoddi4+0x2a8>
 8000e4e:	458a      	cmp	sl, r1
 8000e50:	d946      	bls.n	8000ee0 <__udivmoddi4+0x2a8>
 8000e52:	f1a9 0902 	sub.w	r9, r9, #2
 8000e56:	4421      	add	r1, r4
 8000e58:	eba1 010a 	sub.w	r1, r1, sl
 8000e5c:	b2bf      	uxth	r7, r7
 8000e5e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e62:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e66:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e6a:	fb00 f808 	mul.w	r8, r0, r8
 8000e6e:	45b8      	cmp	r8, r7
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x24a>
 8000e72:	19e7      	adds	r7, r4, r7
 8000e74:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e78:	d22e      	bcs.n	8000ed8 <__udivmoddi4+0x2a0>
 8000e7a:	45b8      	cmp	r8, r7
 8000e7c:	d92c      	bls.n	8000ed8 <__udivmoddi4+0x2a0>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	4427      	add	r7, r4
 8000e82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e86:	eba7 0708 	sub.w	r7, r7, r8
 8000e8a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e8e:	454f      	cmp	r7, r9
 8000e90:	46c6      	mov	lr, r8
 8000e92:	4649      	mov	r1, r9
 8000e94:	d31a      	bcc.n	8000ecc <__udivmoddi4+0x294>
 8000e96:	d017      	beq.n	8000ec8 <__udivmoddi4+0x290>
 8000e98:	b15d      	cbz	r5, 8000eb2 <__udivmoddi4+0x27a>
 8000e9a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e9e:	eb67 0701 	sbc.w	r7, r7, r1
 8000ea2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ea6:	40f2      	lsrs	r2, r6
 8000ea8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eac:	40f7      	lsrs	r7, r6
 8000eae:	e9c5 2700 	strd	r2, r7, [r5]
 8000eb2:	2600      	movs	r6, #0
 8000eb4:	4631      	mov	r1, r6
 8000eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e70b      	b.n	8000cd8 <__udivmoddi4+0xa0>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e9      	b.n	8000c98 <__udivmoddi4+0x60>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6fd      	b.n	8000cc4 <__udivmoddi4+0x8c>
 8000ec8:	4543      	cmp	r3, r8
 8000eca:	d2e5      	bcs.n	8000e98 <__udivmoddi4+0x260>
 8000ecc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ed0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7df      	b.n	8000e98 <__udivmoddi4+0x260>
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e7d2      	b.n	8000e82 <__udivmoddi4+0x24a>
 8000edc:	4660      	mov	r0, ip
 8000ede:	e78d      	b.n	8000dfc <__udivmoddi4+0x1c4>
 8000ee0:	4681      	mov	r9, r0
 8000ee2:	e7b9      	b.n	8000e58 <__udivmoddi4+0x220>
 8000ee4:	4666      	mov	r6, ip
 8000ee6:	e775      	b.n	8000dd4 <__udivmoddi4+0x19c>
 8000ee8:	4630      	mov	r0, r6
 8000eea:	e74a      	b.n	8000d82 <__udivmoddi4+0x14a>
 8000eec:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef0:	4439      	add	r1, r7
 8000ef2:	e713      	b.n	8000d1c <__udivmoddi4+0xe4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	443c      	add	r4, r7
 8000ef8:	e724      	b.n	8000d44 <__udivmoddi4+0x10c>
 8000efa:	bf00      	nop

08000efc <__aeabi_idiv0>:
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop

08000f00 <__io_putchar>:
//	}
//	else return false;
//}

int __io_putchar(int sign)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
	if(sign=='\n')
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2b0a      	cmp	r3, #10
 8000f0c:	d109      	bne.n	8000f22 <__io_putchar+0x22>
	{
		uint8_t sign2='\r';
 8000f0e:	230d      	movs	r3, #13
 8000f10:	73fb      	strb	r3, [r7, #15]
		HAL_UART_Transmit(&huart2, &sign2, 1, HAL_MAX_DELAY);
 8000f12:	f107 010f 	add.w	r1, r7, #15
 8000f16:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	4807      	ldr	r0, [pc, #28]	; (8000f3c <__io_putchar+0x3c>)
 8000f1e:	f002 f9ce 	bl	80032be <HAL_UART_Transmit>
	}

	HAL_UART_Transmit(&huart2, (uint8_t*)&sign, 1, HAL_MAX_DELAY);
 8000f22:	1d39      	adds	r1, r7, #4
 8000f24:	f04f 33ff 	mov.w	r3, #4294967295
 8000f28:	2201      	movs	r2, #1
 8000f2a:	4804      	ldr	r0, [pc, #16]	; (8000f3c <__io_putchar+0x3c>)
 8000f2c:	f002 f9c7 	bl	80032be <HAL_UART_Transmit>
	return 1;
 8000f30:	2301      	movs	r3, #1
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	2000030c 	.word	0x2000030c

08000f40 <line_append>:

static char line_buffer[LINE_MAX_LENGTH+1];
static uint32_t line_length;

void line_append(uint8_t value)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	71fb      	strb	r3, [r7, #7]
	if(value=='\r'||value=='\n')
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	2b0d      	cmp	r3, #13
 8000f4e:	d002      	beq.n	8000f56 <line_append+0x16>
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	2b0a      	cmp	r3, #10
 8000f54:	d13f      	bne.n	8000fd6 <line_append+0x96>
	{
		if(line_length>0)
 8000f56:	4b2a      	ldr	r3, [pc, #168]	; (8001000 <line_append+0xc0>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d04b      	beq.n	8000ff6 <line_append+0xb6>
		{
			line_buffer[line_length]='\0';
 8000f5e:	4b28      	ldr	r3, [pc, #160]	; (8001000 <line_append+0xc0>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a28      	ldr	r2, [pc, #160]	; (8001004 <line_append+0xc4>)
 8000f64:	2100      	movs	r1, #0
 8000f66:	54d1      	strb	r1, [r2, r3]
			if (strcmp(line_buffer, "on")==0){
 8000f68:	4927      	ldr	r1, [pc, #156]	; (8001008 <line_append+0xc8>)
 8000f6a:	4826      	ldr	r0, [pc, #152]	; (8001004 <line_append+0xc4>)
 8000f6c:	f7ff f950 	bl	8000210 <strcmp>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d109      	bne.n	8000f8a <line_append+0x4a>
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000f76:	2201      	movs	r2, #1
 8000f78:	2120      	movs	r1, #32
 8000f7a:	4824      	ldr	r0, [pc, #144]	; (800100c <line_append+0xcc>)
 8000f7c:	f000 ffa2 	bl	8001ec4 <HAL_GPIO_WritePin>
				printf("Command: %s\n", line_buffer);
 8000f80:	4920      	ldr	r1, [pc, #128]	; (8001004 <line_append+0xc4>)
 8000f82:	4823      	ldr	r0, [pc, #140]	; (8001010 <line_append+0xd0>)
 8000f84:	f003 fdb2 	bl	8004aec <iprintf>
 8000f88:	e021      	b.n	8000fce <line_append+0x8e>
			}
			else if(strcmp(line_buffer, "off")==0){
 8000f8a:	4922      	ldr	r1, [pc, #136]	; (8001014 <line_append+0xd4>)
 8000f8c:	481d      	ldr	r0, [pc, #116]	; (8001004 <line_append+0xc4>)
 8000f8e:	f7ff f93f 	bl	8000210 <strcmp>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d109      	bne.n	8000fac <line_append+0x6c>
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	2120      	movs	r1, #32
 8000f9c:	481b      	ldr	r0, [pc, #108]	; (800100c <line_append+0xcc>)
 8000f9e:	f000 ff91 	bl	8001ec4 <HAL_GPIO_WritePin>
				printf("Command: %s\n", line_buffer);
 8000fa2:	4918      	ldr	r1, [pc, #96]	; (8001004 <line_append+0xc4>)
 8000fa4:	481a      	ldr	r0, [pc, #104]	; (8001010 <line_append+0xd0>)
 8000fa6:	f003 fda1 	bl	8004aec <iprintf>
 8000faa:	e010      	b.n	8000fce <line_append+0x8e>
			}
			else if(strcmp(line_buffer, "haha")==0){
 8000fac:	491a      	ldr	r1, [pc, #104]	; (8001018 <line_append+0xd8>)
 8000fae:	4815      	ldr	r0, [pc, #84]	; (8001004 <line_append+0xc4>)
 8000fb0:	f7ff f92e 	bl	8000210 <strcmp>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d105      	bne.n	8000fc6 <line_append+0x86>
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2120      	movs	r1, #32
 8000fbe:	4813      	ldr	r0, [pc, #76]	; (800100c <line_append+0xcc>)
 8000fc0:	f000 ff80 	bl	8001ec4 <HAL_GPIO_WritePin>
 8000fc4:	e003      	b.n	8000fce <line_append+0x8e>

			}
			else printf("Unrecognized command: %s\n", line_buffer);
 8000fc6:	490f      	ldr	r1, [pc, #60]	; (8001004 <line_append+0xc4>)
 8000fc8:	4814      	ldr	r0, [pc, #80]	; (800101c <line_append+0xdc>)
 8000fca:	f003 fd8f 	bl	8004aec <iprintf>
			line_length=0;
 8000fce:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <line_append+0xc0>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
		if(line_length>0)
 8000fd4:	e00f      	b.n	8000ff6 <line_append+0xb6>
		}
	}
	else
	{
		if(line_length>=LINE_MAX_LENGTH)
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <line_append+0xc0>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	2b4f      	cmp	r3, #79	; 0x4f
 8000fdc:	d902      	bls.n	8000fe4 <line_append+0xa4>
		{
			line_length=0;
 8000fde:	4b08      	ldr	r3, [pc, #32]	; (8001000 <line_append+0xc0>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
		}
		line_buffer[line_length++]=value;
 8000fe4:	4b06      	ldr	r3, [pc, #24]	; (8001000 <line_append+0xc0>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	1c5a      	adds	r2, r3, #1
 8000fea:	4905      	ldr	r1, [pc, #20]	; (8001000 <line_append+0xc0>)
 8000fec:	600a      	str	r2, [r1, #0]
 8000fee:	4905      	ldr	r1, [pc, #20]	; (8001004 <line_append+0xc4>)
 8000ff0:	79fa      	ldrb	r2, [r7, #7]
 8000ff2:	54ca      	strb	r2, [r1, r3]
	}
}
 8000ff4:	bf00      	nop
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	2000024c 	.word	0x2000024c
 8001004:	200001f8 	.word	0x200001f8
 8001008:	08006f90 	.word	0x08006f90
 800100c:	40020000 	.word	0x40020000
 8001010:	08006f94 	.word	0x08006f94
 8001014:	08006fa4 	.word	0x08006fa4
 8001018:	08006fa8 	.word	0x08006fa8
 800101c:	08006fb0 	.word	0x08006fb0

08001020 <HAL_UART_RxCpltCallback>:

uint8_t uart_rx_buffer;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	if(huart==&huart2)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4a08      	ldr	r2, [pc, #32]	; (800104c <HAL_UART_RxCpltCallback+0x2c>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d104      	bne.n	800103a <HAL_UART_RxCpltCallback+0x1a>
	{
		line_append(uart_rx_buffer);
 8001030:	4b07      	ldr	r3, [pc, #28]	; (8001050 <HAL_UART_RxCpltCallback+0x30>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ff83 	bl	8000f40 <line_append>

	}
	HAL_UART_Receive_IT(&huart2, &uart_rx_buffer,1);
 800103a:	2201      	movs	r2, #1
 800103c:	4904      	ldr	r1, [pc, #16]	; (8001050 <HAL_UART_RxCpltCallback+0x30>)
 800103e:	4803      	ldr	r0, [pc, #12]	; (800104c <HAL_UART_RxCpltCallback+0x2c>)
 8001040:	f002 f9cf 	bl	80033e2 <HAL_UART_Receive_IT>
}
 8001044:	bf00      	nop
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	2000030c 	.word	0x2000030c
 8001050:	20000350 	.word	0x20000350

08001054 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
	if(htim==&htim2)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4a11      	ldr	r2, [pc, #68]	; (80010a4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d11a      	bne.n	800109a <HAL_TIM_PeriodElapsedCallback+0x46>
	{
		sprintf(buffer,"%i Welcome\r\n",i);
 8001064:	4b10      	ldr	r3, [pc, #64]	; (80010a8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	461a      	mov	r2, r3
 800106a:	4910      	ldr	r1, [pc, #64]	; (80010ac <HAL_TIM_PeriodElapsedCallback+0x58>)
 800106c:	4810      	ldr	r0, [pc, #64]	; (80010b0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800106e:	f003 fd55 	bl	8004b1c <siprintf>
		i++;
 8001072:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	3301      	adds	r3, #1
 8001078:	4a0b      	ldr	r2, [pc, #44]	; (80010a8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800107a:	6013      	str	r3, [r2, #0]
		len=strlen(buffer);
 800107c:	480c      	ldr	r0, [pc, #48]	; (80010b0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800107e:	f7ff f8d1 	bl	8000224 <strlen>
 8001082:	4603      	mov	r3, r0
 8001084:	461a      	mov	r2, r3
 8001086:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001088:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart2,buffer,len,100);
 800108a:	4b0a      	ldr	r3, [pc, #40]	; (80010b4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	b29a      	uxth	r2, r3
 8001090:	2364      	movs	r3, #100	; 0x64
 8001092:	4907      	ldr	r1, [pc, #28]	; (80010b0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001094:	4808      	ldr	r0, [pc, #32]	; (80010b8 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001096:	f002 f912 	bl	80032be <HAL_UART_Transmit>
	}
}
 800109a:	bf00      	nop
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	200002c4 	.word	0x200002c4
 80010a8:	2000025c 	.word	0x2000025c
 80010ac:	08006fcc 	.word	0x08006fcc
 80010b0:	20000260 	.word	0x20000260
 80010b4:	20000354 	.word	0x20000354
 80010b8:	2000030c 	.word	0x2000030c

080010bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010c0:	f000 fb56 	bl	8001770 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010c4:	f000 f816 	bl	80010f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c8:	f000 f8f8 	bl	80012bc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010cc:	f000 f8cc 	bl	8001268 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80010d0:	f000 f87c 	bl	80011cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
//  const char message[]="HEJA\n\r";
//  HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
  HAL_UART_Receive_IT(&huart2,&uart_rx_buffer,1);
 80010d4:	2201      	movs	r2, #1
 80010d6:	4904      	ldr	r1, [pc, #16]	; (80010e8 <main+0x2c>)
 80010d8:	4804      	ldr	r0, [pc, #16]	; (80010ec <main+0x30>)
 80010da:	f002 f982 	bl	80033e2 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80010de:	4804      	ldr	r0, [pc, #16]	; (80010f0 <main+0x34>)
 80010e0:	f001 fc6e 	bl	80029c0 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010e4:	e7fe      	b.n	80010e4 <main+0x28>
 80010e6:	bf00      	nop
 80010e8:	20000350 	.word	0x20000350
 80010ec:	2000030c 	.word	0x2000030c
 80010f0:	200002c4 	.word	0x200002c4

080010f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b094      	sub	sp, #80	; 0x50
 80010f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010fa:	f107 031c 	add.w	r3, r7, #28
 80010fe:	2234      	movs	r2, #52	; 0x34
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f003 f880 	bl	8004208 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001108:	f107 0308 	add.w	r3, r7, #8
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001118:	2300      	movs	r3, #0
 800111a:	607b      	str	r3, [r7, #4]
 800111c:	4b29      	ldr	r3, [pc, #164]	; (80011c4 <SystemClock_Config+0xd0>)
 800111e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001120:	4a28      	ldr	r2, [pc, #160]	; (80011c4 <SystemClock_Config+0xd0>)
 8001122:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001126:	6413      	str	r3, [r2, #64]	; 0x40
 8001128:	4b26      	ldr	r3, [pc, #152]	; (80011c4 <SystemClock_Config+0xd0>)
 800112a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001130:	607b      	str	r3, [r7, #4]
 8001132:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001134:	2300      	movs	r3, #0
 8001136:	603b      	str	r3, [r7, #0]
 8001138:	4b23      	ldr	r3, [pc, #140]	; (80011c8 <SystemClock_Config+0xd4>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001140:	4a21      	ldr	r2, [pc, #132]	; (80011c8 <SystemClock_Config+0xd4>)
 8001142:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001146:	6013      	str	r3, [r2, #0]
 8001148:	4b1f      	ldr	r3, [pc, #124]	; (80011c8 <SystemClock_Config+0xd4>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001150:	603b      	str	r3, [r7, #0]
 8001152:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001154:	2302      	movs	r3, #2
 8001156:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001158:	2301      	movs	r3, #1
 800115a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800115c:	2310      	movs	r3, #16
 800115e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001160:	2302      	movs	r3, #2
 8001162:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001164:	2300      	movs	r3, #0
 8001166:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001168:	2308      	movs	r3, #8
 800116a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 800116c:	2350      	movs	r3, #80	; 0x50
 800116e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001170:	2302      	movs	r3, #2
 8001172:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001174:	2302      	movs	r3, #2
 8001176:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001178:	2302      	movs	r3, #2
 800117a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800117c:	f107 031c 	add.w	r3, r7, #28
 8001180:	4618      	mov	r0, r3
 8001182:	f001 f92f 	bl	80023e4 <HAL_RCC_OscConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800118c:	f000 f8fc 	bl	8001388 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001190:	230f      	movs	r3, #15
 8001192:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001194:	2302      	movs	r3, #2
 8001196:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800119c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011a6:	f107 0308 	add.w	r3, r7, #8
 80011aa:	2102      	movs	r1, #2
 80011ac:	4618      	mov	r0, r3
 80011ae:	f000 fea3 	bl	8001ef8 <HAL_RCC_ClockConfig>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80011b8:	f000 f8e6 	bl	8001388 <Error_Handler>
  }
}
 80011bc:	bf00      	nop
 80011be:	3750      	adds	r7, #80	; 0x50
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40007000 	.word	0x40007000

080011cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011d2:	f107 0308 	add.w	r3, r7, #8
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011e0:	463b      	mov	r3, r7
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011e8:	4b1e      	ldr	r3, [pc, #120]	; (8001264 <MX_TIM2_Init+0x98>)
 80011ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 80011f0:	4b1c      	ldr	r3, [pc, #112]	; (8001264 <MX_TIM2_Init+0x98>)
 80011f2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80011f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f8:	4b1a      	ldr	r3, [pc, #104]	; (8001264 <MX_TIM2_Init+0x98>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 80011fe:	4b19      	ldr	r3, [pc, #100]	; (8001264 <MX_TIM2_Init+0x98>)
 8001200:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001204:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001206:	4b17      	ldr	r3, [pc, #92]	; (8001264 <MX_TIM2_Init+0x98>)
 8001208:	2200      	movs	r2, #0
 800120a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800120c:	4b15      	ldr	r3, [pc, #84]	; (8001264 <MX_TIM2_Init+0x98>)
 800120e:	2200      	movs	r2, #0
 8001210:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001212:	4814      	ldr	r0, [pc, #80]	; (8001264 <MX_TIM2_Init+0x98>)
 8001214:	f001 fb84 	bl	8002920 <HAL_TIM_Base_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800121e:	f000 f8b3 	bl	8001388 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001222:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001226:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001228:	f107 0308 	add.w	r3, r7, #8
 800122c:	4619      	mov	r1, r3
 800122e:	480d      	ldr	r0, [pc, #52]	; (8001264 <MX_TIM2_Init+0x98>)
 8001230:	f001 fd3e 	bl	8002cb0 <HAL_TIM_ConfigClockSource>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800123a:	f000 f8a5 	bl	8001388 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800123e:	2320      	movs	r3, #32
 8001240:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001242:	2300      	movs	r3, #0
 8001244:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001246:	463b      	mov	r3, r7
 8001248:	4619      	mov	r1, r3
 800124a:	4806      	ldr	r0, [pc, #24]	; (8001264 <MX_TIM2_Init+0x98>)
 800124c:	f001 ff5a 	bl	8003104 <HAL_TIMEx_MasterConfigSynchronization>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001256:	f000 f897 	bl	8001388 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800125a:	bf00      	nop
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	200002c4 	.word	0x200002c4

08001268 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800126c:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <MX_USART2_UART_Init+0x4c>)
 800126e:	4a12      	ldr	r2, [pc, #72]	; (80012b8 <MX_USART2_UART_Init+0x50>)
 8001270:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001272:	4b10      	ldr	r3, [pc, #64]	; (80012b4 <MX_USART2_UART_Init+0x4c>)
 8001274:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001278:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800127a:	4b0e      	ldr	r3, [pc, #56]	; (80012b4 <MX_USART2_UART_Init+0x4c>)
 800127c:	2200      	movs	r2, #0
 800127e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001280:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <MX_USART2_UART_Init+0x4c>)
 8001282:	2200      	movs	r2, #0
 8001284:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001286:	4b0b      	ldr	r3, [pc, #44]	; (80012b4 <MX_USART2_UART_Init+0x4c>)
 8001288:	2200      	movs	r2, #0
 800128a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800128c:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <MX_USART2_UART_Init+0x4c>)
 800128e:	220c      	movs	r2, #12
 8001290:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001292:	4b08      	ldr	r3, [pc, #32]	; (80012b4 <MX_USART2_UART_Init+0x4c>)
 8001294:	2200      	movs	r2, #0
 8001296:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001298:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <MX_USART2_UART_Init+0x4c>)
 800129a:	2200      	movs	r2, #0
 800129c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800129e:	4805      	ldr	r0, [pc, #20]	; (80012b4 <MX_USART2_UART_Init+0x4c>)
 80012a0:	f001 ffc0 	bl	8003224 <HAL_UART_Init>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012aa:	f000 f86d 	bl	8001388 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	2000030c 	.word	0x2000030c
 80012b8:	40004400 	.word	0x40004400

080012bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b088      	sub	sp, #32
 80012c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c2:	f107 030c 	add.w	r3, r7, #12
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
 80012d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	60bb      	str	r3, [r7, #8]
 80012d6:	4b29      	ldr	r3, [pc, #164]	; (800137c <MX_GPIO_Init+0xc0>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012da:	4a28      	ldr	r2, [pc, #160]	; (800137c <MX_GPIO_Init+0xc0>)
 80012dc:	f043 0304 	orr.w	r3, r3, #4
 80012e0:	6313      	str	r3, [r2, #48]	; 0x30
 80012e2:	4b26      	ldr	r3, [pc, #152]	; (800137c <MX_GPIO_Init+0xc0>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	f003 0304 	and.w	r3, r3, #4
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	4b22      	ldr	r3, [pc, #136]	; (800137c <MX_GPIO_Init+0xc0>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f6:	4a21      	ldr	r2, [pc, #132]	; (800137c <MX_GPIO_Init+0xc0>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6313      	str	r3, [r2, #48]	; 0x30
 80012fe:	4b1f      	ldr	r3, [pc, #124]	; (800137c <MX_GPIO_Init+0xc0>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BluetoothReset_GPIO_Port, BluetoothReset_Pin, GPIO_PIN_RESET);
 800130a:	2200      	movs	r2, #0
 800130c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001310:	481b      	ldr	r0, [pc, #108]	; (8001380 <MX_GPIO_Init+0xc4>)
 8001312:	f000 fdd7 	bl	8001ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001316:	2201      	movs	r2, #1
 8001318:	2120      	movs	r1, #32
 800131a:	481a      	ldr	r0, [pc, #104]	; (8001384 <MX_GPIO_Init+0xc8>)
 800131c:	f000 fdd2 	bl	8001ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001320:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001324:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001326:	2300      	movs	r3, #0
 8001328:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800132e:	f107 030c 	add.w	r3, r7, #12
 8001332:	4619      	mov	r1, r3
 8001334:	4812      	ldr	r0, [pc, #72]	; (8001380 <MX_GPIO_Init+0xc4>)
 8001336:	f000 fc31 	bl	8001b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : BluetoothReset_Pin */
  GPIO_InitStruct.Pin = BluetoothReset_Pin;
 800133a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800133e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001340:	2301      	movs	r3, #1
 8001342:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001348:	2300      	movs	r3, #0
 800134a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BluetoothReset_GPIO_Port, &GPIO_InitStruct);
 800134c:	f107 030c 	add.w	r3, r7, #12
 8001350:	4619      	mov	r1, r3
 8001352:	480b      	ldr	r0, [pc, #44]	; (8001380 <MX_GPIO_Init+0xc4>)
 8001354:	f000 fc22 	bl	8001b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001358:	2320      	movs	r3, #32
 800135a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135c:	2301      	movs	r3, #1
 800135e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	4619      	mov	r1, r3
 800136e:	4805      	ldr	r0, [pc, #20]	; (8001384 <MX_GPIO_Init+0xc8>)
 8001370:	f000 fc14 	bl	8001b9c <HAL_GPIO_Init>

}
 8001374:	bf00      	nop
 8001376:	3720      	adds	r7, #32
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40023800 	.word	0x40023800
 8001380:	40020800 	.word	0x40020800
 8001384:	40020000 	.word	0x40020000

08001388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800138c:	b672      	cpsid	i
}
 800138e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001390:	e7fe      	b.n	8001390 <Error_Handler+0x8>
	...

08001394 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	4b10      	ldr	r3, [pc, #64]	; (80013e0 <HAL_MspInit+0x4c>)
 80013a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013a2:	4a0f      	ldr	r2, [pc, #60]	; (80013e0 <HAL_MspInit+0x4c>)
 80013a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013a8:	6453      	str	r3, [r2, #68]	; 0x44
 80013aa:	4b0d      	ldr	r3, [pc, #52]	; (80013e0 <HAL_MspInit+0x4c>)
 80013ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013b2:	607b      	str	r3, [r7, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	603b      	str	r3, [r7, #0]
 80013ba:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <HAL_MspInit+0x4c>)
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	4a08      	ldr	r2, [pc, #32]	; (80013e0 <HAL_MspInit+0x4c>)
 80013c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c4:	6413      	str	r3, [r2, #64]	; 0x40
 80013c6:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <HAL_MspInit+0x4c>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ce:	603b      	str	r3, [r7, #0]
 80013d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40023800 	.word	0x40023800

080013e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013f4:	d115      	bne.n	8001422 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	4b0c      	ldr	r3, [pc, #48]	; (800142c <HAL_TIM_Base_MspInit+0x48>)
 80013fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fe:	4a0b      	ldr	r2, [pc, #44]	; (800142c <HAL_TIM_Base_MspInit+0x48>)
 8001400:	f043 0301 	orr.w	r3, r3, #1
 8001404:	6413      	str	r3, [r2, #64]	; 0x40
 8001406:	4b09      	ldr	r3, [pc, #36]	; (800142c <HAL_TIM_Base_MspInit+0x48>)
 8001408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001412:	2200      	movs	r2, #0
 8001414:	2100      	movs	r1, #0
 8001416:	201c      	movs	r0, #28
 8001418:	f000 faf7 	bl	8001a0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800141c:	201c      	movs	r0, #28
 800141e:	f000 fb10 	bl	8001a42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001422:	bf00      	nop
 8001424:	3710      	adds	r7, #16
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40023800 	.word	0x40023800

08001430 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b08a      	sub	sp, #40	; 0x28
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a25      	ldr	r2, [pc, #148]	; (80014e4 <HAL_UART_MspInit+0xb4>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d143      	bne.n	80014da <HAL_UART_MspInit+0xaa>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	4b24      	ldr	r3, [pc, #144]	; (80014e8 <HAL_UART_MspInit+0xb8>)
 8001458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145a:	4a23      	ldr	r2, [pc, #140]	; (80014e8 <HAL_UART_MspInit+0xb8>)
 800145c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001460:	6413      	str	r3, [r2, #64]	; 0x40
 8001462:	4b21      	ldr	r3, [pc, #132]	; (80014e8 <HAL_UART_MspInit+0xb8>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146a:	613b      	str	r3, [r7, #16]
 800146c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	60fb      	str	r3, [r7, #12]
 8001472:	4b1d      	ldr	r3, [pc, #116]	; (80014e8 <HAL_UART_MspInit+0xb8>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	4a1c      	ldr	r2, [pc, #112]	; (80014e8 <HAL_UART_MspInit+0xb8>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6313      	str	r3, [r2, #48]	; 0x30
 800147e:	4b1a      	ldr	r3, [pc, #104]	; (80014e8 <HAL_UART_MspInit+0xb8>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800148a:	2304      	movs	r3, #4
 800148c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148e:	2302      	movs	r3, #2
 8001490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001492:	2300      	movs	r3, #0
 8001494:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001496:	2303      	movs	r3, #3
 8001498:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800149a:	2307      	movs	r3, #7
 800149c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	4811      	ldr	r0, [pc, #68]	; (80014ec <HAL_UART_MspInit+0xbc>)
 80014a6:	f000 fb79 	bl	8001b9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80014aa:	2308      	movs	r3, #8
 80014ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ae:	2302      	movs	r3, #2
 80014b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014b2:	2301      	movs	r3, #1
 80014b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b6:	2303      	movs	r3, #3
 80014b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014ba:	2307      	movs	r3, #7
 80014bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014be:	f107 0314 	add.w	r3, r7, #20
 80014c2:	4619      	mov	r1, r3
 80014c4:	4809      	ldr	r0, [pc, #36]	; (80014ec <HAL_UART_MspInit+0xbc>)
 80014c6:	f000 fb69 	bl	8001b9c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2100      	movs	r1, #0
 80014ce:	2026      	movs	r0, #38	; 0x26
 80014d0:	f000 fa9b 	bl	8001a0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014d4:	2026      	movs	r0, #38	; 0x26
 80014d6:	f000 fab4 	bl	8001a42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014da:	bf00      	nop
 80014dc:	3728      	adds	r7, #40	; 0x28
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40004400 	.word	0x40004400
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020000 	.word	0x40020000

080014f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014f4:	e7fe      	b.n	80014f4 <NMI_Handler+0x4>

080014f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014fa:	e7fe      	b.n	80014fa <HardFault_Handler+0x4>

080014fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001500:	e7fe      	b.n	8001500 <MemManage_Handler+0x4>

08001502 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001506:	e7fe      	b.n	8001506 <BusFault_Handler+0x4>

08001508 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800150c:	e7fe      	b.n	800150c <UsageFault_Handler+0x4>

0800150e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800150e:	b480      	push	{r7}
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800152a:	b480      	push	{r7}
 800152c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800152e:	bf00      	nop
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr

08001538 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
//  if (clk_div >= 100) {
//	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
//	  clk_div = 0;
//  }
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800153c:	f000 f96a 	bl	8001814 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}

08001544 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001548:	4802      	ldr	r0, [pc, #8]	; (8001554 <TIM2_IRQHandler+0x10>)
 800154a:	f001 faa9 	bl	8002aa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200002c4 	.word	0x200002c4

08001558 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800155c:	4802      	ldr	r0, [pc, #8]	; (8001568 <USART2_IRQHandler+0x10>)
 800155e:	f001 ff71 	bl	8003444 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	2000030c 	.word	0x2000030c

0800156c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
	return 1;
 8001570:	2301      	movs	r3, #1
}
 8001572:	4618      	mov	r0, r3
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <_kill>:

int _kill(int pid, int sig)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001586:	f002 fe15 	bl	80041b4 <__errno>
 800158a:	4603      	mov	r3, r0
 800158c:	2216      	movs	r2, #22
 800158e:	601a      	str	r2, [r3, #0]
	return -1;
 8001590:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001594:	4618      	mov	r0, r3
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <_exit>:

void _exit (int status)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80015a4:	f04f 31ff 	mov.w	r1, #4294967295
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f7ff ffe7 	bl	800157c <_kill>
	while (1) {}		/* Make sure we hang here */
 80015ae:	e7fe      	b.n	80015ae <_exit+0x12>

080015b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b086      	sub	sp, #24
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	60f8      	str	r0, [r7, #12]
 80015b8:	60b9      	str	r1, [r7, #8]
 80015ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015bc:	2300      	movs	r3, #0
 80015be:	617b      	str	r3, [r7, #20]
 80015c0:	e00a      	b.n	80015d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015c2:	f3af 8000 	nop.w
 80015c6:	4601      	mov	r1, r0
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	1c5a      	adds	r2, r3, #1
 80015cc:	60ba      	str	r2, [r7, #8]
 80015ce:	b2ca      	uxtb	r2, r1
 80015d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	3301      	adds	r3, #1
 80015d6:	617b      	str	r3, [r7, #20]
 80015d8:	697a      	ldr	r2, [r7, #20]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	429a      	cmp	r2, r3
 80015de:	dbf0      	blt.n	80015c2 <_read+0x12>
	}

return len;
 80015e0:	687b      	ldr	r3, [r7, #4]
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3718      	adds	r7, #24
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b086      	sub	sp, #24
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	60f8      	str	r0, [r7, #12]
 80015f2:	60b9      	str	r1, [r7, #8]
 80015f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	e009      	b.n	8001610 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	1c5a      	adds	r2, r3, #1
 8001600:	60ba      	str	r2, [r7, #8]
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fc7b 	bl	8000f00 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	3301      	adds	r3, #1
 800160e:	617b      	str	r3, [r7, #20]
 8001610:	697a      	ldr	r2, [r7, #20]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	429a      	cmp	r2, r3
 8001616:	dbf1      	blt.n	80015fc <_write+0x12>
	}
	return len;
 8001618:	687b      	ldr	r3, [r7, #4]
}
 800161a:	4618      	mov	r0, r3
 800161c:	3718      	adds	r7, #24
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <_close>:

int _close(int file)
{
 8001622:	b480      	push	{r7}
 8001624:	b083      	sub	sp, #12
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
	return -1;
 800162a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800162e:	4618      	mov	r0, r3
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr

0800163a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800163a:	b480      	push	{r7}
 800163c:	b083      	sub	sp, #12
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800164a:	605a      	str	r2, [r3, #4]
	return 0;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <_isatty>:

int _isatty(int file)
{
 800165a:	b480      	push	{r7}
 800165c:	b083      	sub	sp, #12
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
	return 1;
 8001662:	2301      	movs	r3, #1
}
 8001664:	4618      	mov	r0, r3
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001670:	b480      	push	{r7}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
	return 0;
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
	...

0800168c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001694:	4a14      	ldr	r2, [pc, #80]	; (80016e8 <_sbrk+0x5c>)
 8001696:	4b15      	ldr	r3, [pc, #84]	; (80016ec <_sbrk+0x60>)
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016a0:	4b13      	ldr	r3, [pc, #76]	; (80016f0 <_sbrk+0x64>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d102      	bne.n	80016ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a8:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <_sbrk+0x64>)
 80016aa:	4a12      	ldr	r2, [pc, #72]	; (80016f4 <_sbrk+0x68>)
 80016ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ae:	4b10      	ldr	r3, [pc, #64]	; (80016f0 <_sbrk+0x64>)
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4413      	add	r3, r2
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d207      	bcs.n	80016cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016bc:	f002 fd7a 	bl	80041b4 <__errno>
 80016c0:	4603      	mov	r3, r0
 80016c2:	220c      	movs	r2, #12
 80016c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ca:	e009      	b.n	80016e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016cc:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <_sbrk+0x64>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016d2:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <_sbrk+0x64>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4413      	add	r3, r2
 80016da:	4a05      	ldr	r2, [pc, #20]	; (80016f0 <_sbrk+0x64>)
 80016dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016de:	68fb      	ldr	r3, [r7, #12]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3718      	adds	r7, #24
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20020000 	.word	0x20020000
 80016ec:	00000400 	.word	0x00000400
 80016f0:	20000250 	.word	0x20000250
 80016f4:	20000370 	.word	0x20000370

080016f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016fc:	4b06      	ldr	r3, [pc, #24]	; (8001718 <SystemInit+0x20>)
 80016fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001702:	4a05      	ldr	r2, [pc, #20]	; (8001718 <SystemInit+0x20>)
 8001704:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001708:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800170c:	bf00      	nop
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800171c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001754 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001720:	480d      	ldr	r0, [pc, #52]	; (8001758 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001722:	490e      	ldr	r1, [pc, #56]	; (800175c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001724:	4a0e      	ldr	r2, [pc, #56]	; (8001760 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001726:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001728:	e002      	b.n	8001730 <LoopCopyDataInit>

0800172a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800172a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800172c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800172e:	3304      	adds	r3, #4

08001730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001734:	d3f9      	bcc.n	800172a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001736:	4a0b      	ldr	r2, [pc, #44]	; (8001764 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001738:	4c0b      	ldr	r4, [pc, #44]	; (8001768 <LoopFillZerobss+0x26>)
  movs r3, #0
 800173a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800173c:	e001      	b.n	8001742 <LoopFillZerobss>

0800173e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800173e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001740:	3204      	adds	r2, #4

08001742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001744:	d3fb      	bcc.n	800173e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001746:	f7ff ffd7 	bl	80016f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800174a:	f002 fd39 	bl	80041c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800174e:	f7ff fcb5 	bl	80010bc <main>
  bx  lr    
 8001752:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001754:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001758:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800175c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001760:	080073e4 	.word	0x080073e4
  ldr r2, =_sbss
 8001764:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001768:	2000036c 	.word	0x2000036c

0800176c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800176c:	e7fe      	b.n	800176c <ADC_IRQHandler>
	...

08001770 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001774:	4b0e      	ldr	r3, [pc, #56]	; (80017b0 <HAL_Init+0x40>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a0d      	ldr	r2, [pc, #52]	; (80017b0 <HAL_Init+0x40>)
 800177a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800177e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001780:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <HAL_Init+0x40>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a0a      	ldr	r2, [pc, #40]	; (80017b0 <HAL_Init+0x40>)
 8001786:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800178a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800178c:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <HAL_Init+0x40>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a07      	ldr	r2, [pc, #28]	; (80017b0 <HAL_Init+0x40>)
 8001792:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001796:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001798:	2003      	movs	r0, #3
 800179a:	f000 f92b 	bl	80019f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800179e:	2000      	movs	r0, #0
 80017a0:	f000 f808 	bl	80017b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017a4:	f7ff fdf6 	bl	8001394 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40023c00 	.word	0x40023c00

080017b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017bc:	4b12      	ldr	r3, [pc, #72]	; (8001808 <HAL_InitTick+0x54>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4b12      	ldr	r3, [pc, #72]	; (800180c <HAL_InitTick+0x58>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	4619      	mov	r1, r3
 80017c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d2:	4618      	mov	r0, r3
 80017d4:	f000 f943 	bl	8001a5e <HAL_SYSTICK_Config>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e00e      	b.n	8001800 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2b0f      	cmp	r3, #15
 80017e6:	d80a      	bhi.n	80017fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017e8:	2200      	movs	r2, #0
 80017ea:	6879      	ldr	r1, [r7, #4]
 80017ec:	f04f 30ff 	mov.w	r0, #4294967295
 80017f0:	f000 f90b 	bl	8001a0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017f4:	4a06      	ldr	r2, [pc, #24]	; (8001810 <HAL_InitTick+0x5c>)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017fa:	2300      	movs	r3, #0
 80017fc:	e000      	b.n	8001800 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
}
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20000000 	.word	0x20000000
 800180c:	20000008 	.word	0x20000008
 8001810:	20000004 	.word	0x20000004

08001814 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <HAL_IncTick+0x20>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	461a      	mov	r2, r3
 800181e:	4b06      	ldr	r3, [pc, #24]	; (8001838 <HAL_IncTick+0x24>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4413      	add	r3, r2
 8001824:	4a04      	ldr	r2, [pc, #16]	; (8001838 <HAL_IncTick+0x24>)
 8001826:	6013      	str	r3, [r2, #0]
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	20000008 	.word	0x20000008
 8001838:	20000358 	.word	0x20000358

0800183c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  return uwTick;
 8001840:	4b03      	ldr	r3, [pc, #12]	; (8001850 <HAL_GetTick+0x14>)
 8001842:	681b      	ldr	r3, [r3, #0]
}
 8001844:	4618      	mov	r0, r3
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	20000358 	.word	0x20000358

08001854 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001864:	4b0c      	ldr	r3, [pc, #48]	; (8001898 <__NVIC_SetPriorityGrouping+0x44>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800186a:	68ba      	ldr	r2, [r7, #8]
 800186c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001870:	4013      	ands	r3, r2
 8001872:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800187c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001880:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001886:	4a04      	ldr	r2, [pc, #16]	; (8001898 <__NVIC_SetPriorityGrouping+0x44>)
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	60d3      	str	r3, [r2, #12]
}
 800188c:	bf00      	nop
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	e000ed00 	.word	0xe000ed00

0800189c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018a0:	4b04      	ldr	r3, [pc, #16]	; (80018b4 <__NVIC_GetPriorityGrouping+0x18>)
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	0a1b      	lsrs	r3, r3, #8
 80018a6:	f003 0307 	and.w	r3, r3, #7
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	db0b      	blt.n	80018e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	f003 021f 	and.w	r2, r3, #31
 80018d0:	4907      	ldr	r1, [pc, #28]	; (80018f0 <__NVIC_EnableIRQ+0x38>)
 80018d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d6:	095b      	lsrs	r3, r3, #5
 80018d8:	2001      	movs	r0, #1
 80018da:	fa00 f202 	lsl.w	r2, r0, r2
 80018de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018e2:	bf00      	nop
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	e000e100 	.word	0xe000e100

080018f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	6039      	str	r1, [r7, #0]
 80018fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001904:	2b00      	cmp	r3, #0
 8001906:	db0a      	blt.n	800191e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	b2da      	uxtb	r2, r3
 800190c:	490c      	ldr	r1, [pc, #48]	; (8001940 <__NVIC_SetPriority+0x4c>)
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	0112      	lsls	r2, r2, #4
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	440b      	add	r3, r1
 8001918:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800191c:	e00a      	b.n	8001934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4908      	ldr	r1, [pc, #32]	; (8001944 <__NVIC_SetPriority+0x50>)
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	f003 030f 	and.w	r3, r3, #15
 800192a:	3b04      	subs	r3, #4
 800192c:	0112      	lsls	r2, r2, #4
 800192e:	b2d2      	uxtb	r2, r2
 8001930:	440b      	add	r3, r1
 8001932:	761a      	strb	r2, [r3, #24]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	e000e100 	.word	0xe000e100
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001948:	b480      	push	{r7}
 800194a:	b089      	sub	sp, #36	; 0x24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	f1c3 0307 	rsb	r3, r3, #7
 8001962:	2b04      	cmp	r3, #4
 8001964:	bf28      	it	cs
 8001966:	2304      	movcs	r3, #4
 8001968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	3304      	adds	r3, #4
 800196e:	2b06      	cmp	r3, #6
 8001970:	d902      	bls.n	8001978 <NVIC_EncodePriority+0x30>
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	3b03      	subs	r3, #3
 8001976:	e000      	b.n	800197a <NVIC_EncodePriority+0x32>
 8001978:	2300      	movs	r3, #0
 800197a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800197c:	f04f 32ff 	mov.w	r2, #4294967295
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	43da      	mvns	r2, r3
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	401a      	ands	r2, r3
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001990:	f04f 31ff 	mov.w	r1, #4294967295
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	fa01 f303 	lsl.w	r3, r1, r3
 800199a:	43d9      	mvns	r1, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a0:	4313      	orrs	r3, r2
         );
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3724      	adds	r7, #36	; 0x24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
	...

080019b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3b01      	subs	r3, #1
 80019bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019c0:	d301      	bcc.n	80019c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019c2:	2301      	movs	r3, #1
 80019c4:	e00f      	b.n	80019e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019c6:	4a0a      	ldr	r2, [pc, #40]	; (80019f0 <SysTick_Config+0x40>)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ce:	210f      	movs	r1, #15
 80019d0:	f04f 30ff 	mov.w	r0, #4294967295
 80019d4:	f7ff ff8e 	bl	80018f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019d8:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <SysTick_Config+0x40>)
 80019da:	2200      	movs	r2, #0
 80019dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019de:	4b04      	ldr	r3, [pc, #16]	; (80019f0 <SysTick_Config+0x40>)
 80019e0:	2207      	movs	r2, #7
 80019e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	e000e010 	.word	0xe000e010

080019f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff ff29 	bl	8001854 <__NVIC_SetPriorityGrouping>
}
 8001a02:	bf00      	nop
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b086      	sub	sp, #24
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	4603      	mov	r3, r0
 8001a12:	60b9      	str	r1, [r7, #8]
 8001a14:	607a      	str	r2, [r7, #4]
 8001a16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a1c:	f7ff ff3e 	bl	800189c <__NVIC_GetPriorityGrouping>
 8001a20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	68b9      	ldr	r1, [r7, #8]
 8001a26:	6978      	ldr	r0, [r7, #20]
 8001a28:	f7ff ff8e 	bl	8001948 <NVIC_EncodePriority>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a32:	4611      	mov	r1, r2
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff ff5d 	bl	80018f4 <__NVIC_SetPriority>
}
 8001a3a:	bf00      	nop
 8001a3c:	3718      	adds	r7, #24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b082      	sub	sp, #8
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	4603      	mov	r3, r0
 8001a4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff ff31 	bl	80018b8 <__NVIC_EnableIRQ>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff ffa2 	bl	80019b0 <SysTick_Config>
 8001a6c:	4603      	mov	r3, r0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b084      	sub	sp, #16
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a82:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001a84:	f7ff feda 	bl	800183c <HAL_GetTick>
 8001a88:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d008      	beq.n	8001aa8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2280      	movs	r2, #128	; 0x80
 8001a9a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e052      	b.n	8001b4e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f022 0216 	bic.w	r2, r2, #22
 8001ab6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	695a      	ldr	r2, [r3, #20]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ac6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d103      	bne.n	8001ad8 <HAL_DMA_Abort+0x62>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d007      	beq.n	8001ae8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f022 0208 	bic.w	r2, r2, #8
 8001ae6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f022 0201 	bic.w	r2, r2, #1
 8001af6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001af8:	e013      	b.n	8001b22 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001afa:	f7ff fe9f 	bl	800183c <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	2b05      	cmp	r3, #5
 8001b06:	d90c      	bls.n	8001b22 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2220      	movs	r2, #32
 8001b0c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2203      	movs	r2, #3
 8001b12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e015      	b.n	8001b4e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d1e4      	bne.n	8001afa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b34:	223f      	movs	r2, #63	; 0x3f
 8001b36:	409a      	lsls	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b083      	sub	sp, #12
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d004      	beq.n	8001b74 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2280      	movs	r2, #128	; 0x80
 8001b6e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e00c      	b.n	8001b8e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2205      	movs	r2, #5
 8001b78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f022 0201 	bic.w	r2, r2, #1
 8001b8a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
	...

08001b9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b089      	sub	sp, #36	; 0x24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001baa:	2300      	movs	r3, #0
 8001bac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61fb      	str	r3, [r7, #28]
 8001bb6:	e165      	b.n	8001e84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bb8:	2201      	movs	r2, #1
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	f040 8154 	bne.w	8001e7e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 0303 	and.w	r3, r3, #3
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d005      	beq.n	8001bee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d130      	bne.n	8001c50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	2203      	movs	r2, #3
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	4013      	ands	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	68da      	ldr	r2, [r3, #12]
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	69ba      	ldr	r2, [r7, #24]
 8001c1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c24:	2201      	movs	r2, #1
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	4013      	ands	r3, r2
 8001c32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	091b      	lsrs	r3, r3, #4
 8001c3a:	f003 0201 	and.w	r2, r3, #1
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f003 0303 	and.w	r3, r3, #3
 8001c58:	2b03      	cmp	r3, #3
 8001c5a:	d017      	beq.n	8001c8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	2203      	movs	r2, #3
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	69ba      	ldr	r2, [r7, #24]
 8001c70:	4013      	ands	r3, r2
 8001c72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f003 0303 	and.w	r3, r3, #3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d123      	bne.n	8001ce0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	08da      	lsrs	r2, r3, #3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	3208      	adds	r2, #8
 8001ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	f003 0307 	and.w	r3, r3, #7
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	220f      	movs	r2, #15
 8001cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	4013      	ands	r3, r2
 8001cba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	691a      	ldr	r2, [r3, #16]
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	08da      	lsrs	r2, r3, #3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	3208      	adds	r2, #8
 8001cda:	69b9      	ldr	r1, [r7, #24]
 8001cdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	2203      	movs	r2, #3
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f003 0203 	and.w	r2, r3, #3
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	f000 80ae 	beq.w	8001e7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	4b5d      	ldr	r3, [pc, #372]	; (8001e9c <HAL_GPIO_Init+0x300>)
 8001d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d2a:	4a5c      	ldr	r2, [pc, #368]	; (8001e9c <HAL_GPIO_Init+0x300>)
 8001d2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d30:	6453      	str	r3, [r2, #68]	; 0x44
 8001d32:	4b5a      	ldr	r3, [pc, #360]	; (8001e9c <HAL_GPIO_Init+0x300>)
 8001d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d3a:	60fb      	str	r3, [r7, #12]
 8001d3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d3e:	4a58      	ldr	r2, [pc, #352]	; (8001ea0 <HAL_GPIO_Init+0x304>)
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	089b      	lsrs	r3, r3, #2
 8001d44:	3302      	adds	r3, #2
 8001d46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f003 0303 	and.w	r3, r3, #3
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	220f      	movs	r2, #15
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a4f      	ldr	r2, [pc, #316]	; (8001ea4 <HAL_GPIO_Init+0x308>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d025      	beq.n	8001db6 <HAL_GPIO_Init+0x21a>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a4e      	ldr	r2, [pc, #312]	; (8001ea8 <HAL_GPIO_Init+0x30c>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d01f      	beq.n	8001db2 <HAL_GPIO_Init+0x216>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a4d      	ldr	r2, [pc, #308]	; (8001eac <HAL_GPIO_Init+0x310>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d019      	beq.n	8001dae <HAL_GPIO_Init+0x212>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a4c      	ldr	r2, [pc, #304]	; (8001eb0 <HAL_GPIO_Init+0x314>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d013      	beq.n	8001daa <HAL_GPIO_Init+0x20e>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a4b      	ldr	r2, [pc, #300]	; (8001eb4 <HAL_GPIO_Init+0x318>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d00d      	beq.n	8001da6 <HAL_GPIO_Init+0x20a>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a4a      	ldr	r2, [pc, #296]	; (8001eb8 <HAL_GPIO_Init+0x31c>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d007      	beq.n	8001da2 <HAL_GPIO_Init+0x206>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a49      	ldr	r2, [pc, #292]	; (8001ebc <HAL_GPIO_Init+0x320>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d101      	bne.n	8001d9e <HAL_GPIO_Init+0x202>
 8001d9a:	2306      	movs	r3, #6
 8001d9c:	e00c      	b.n	8001db8 <HAL_GPIO_Init+0x21c>
 8001d9e:	2307      	movs	r3, #7
 8001da0:	e00a      	b.n	8001db8 <HAL_GPIO_Init+0x21c>
 8001da2:	2305      	movs	r3, #5
 8001da4:	e008      	b.n	8001db8 <HAL_GPIO_Init+0x21c>
 8001da6:	2304      	movs	r3, #4
 8001da8:	e006      	b.n	8001db8 <HAL_GPIO_Init+0x21c>
 8001daa:	2303      	movs	r3, #3
 8001dac:	e004      	b.n	8001db8 <HAL_GPIO_Init+0x21c>
 8001dae:	2302      	movs	r3, #2
 8001db0:	e002      	b.n	8001db8 <HAL_GPIO_Init+0x21c>
 8001db2:	2301      	movs	r3, #1
 8001db4:	e000      	b.n	8001db8 <HAL_GPIO_Init+0x21c>
 8001db6:	2300      	movs	r3, #0
 8001db8:	69fa      	ldr	r2, [r7, #28]
 8001dba:	f002 0203 	and.w	r2, r2, #3
 8001dbe:	0092      	lsls	r2, r2, #2
 8001dc0:	4093      	lsls	r3, r2
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001dc8:	4935      	ldr	r1, [pc, #212]	; (8001ea0 <HAL_GPIO_Init+0x304>)
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	089b      	lsrs	r3, r3, #2
 8001dce:	3302      	adds	r3, #2
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dd6:	4b3a      	ldr	r3, [pc, #232]	; (8001ec0 <HAL_GPIO_Init+0x324>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	43db      	mvns	r3, r3
 8001de0:	69ba      	ldr	r2, [r7, #24]
 8001de2:	4013      	ands	r3, r2
 8001de4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d003      	beq.n	8001dfa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dfa:	4a31      	ldr	r2, [pc, #196]	; (8001ec0 <HAL_GPIO_Init+0x324>)
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001e00:	4b2f      	ldr	r3, [pc, #188]	; (8001ec0 <HAL_GPIO_Init+0x324>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	69ba      	ldr	r2, [r7, #24]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d003      	beq.n	8001e24 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e24:	4a26      	ldr	r2, [pc, #152]	; (8001ec0 <HAL_GPIO_Init+0x324>)
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e2a:	4b25      	ldr	r3, [pc, #148]	; (8001ec0 <HAL_GPIO_Init+0x324>)
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	43db      	mvns	r3, r3
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	4013      	ands	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d003      	beq.n	8001e4e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e4e:	4a1c      	ldr	r2, [pc, #112]	; (8001ec0 <HAL_GPIO_Init+0x324>)
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e54:	4b1a      	ldr	r3, [pc, #104]	; (8001ec0 <HAL_GPIO_Init+0x324>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	4013      	ands	r3, r2
 8001e62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d003      	beq.n	8001e78 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e78:	4a11      	ldr	r2, [pc, #68]	; (8001ec0 <HAL_GPIO_Init+0x324>)
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	3301      	adds	r3, #1
 8001e82:	61fb      	str	r3, [r7, #28]
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	2b0f      	cmp	r3, #15
 8001e88:	f67f ae96 	bls.w	8001bb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e8c:	bf00      	nop
 8001e8e:	bf00      	nop
 8001e90:	3724      	adds	r7, #36	; 0x24
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40013800 	.word	0x40013800
 8001ea4:	40020000 	.word	0x40020000
 8001ea8:	40020400 	.word	0x40020400
 8001eac:	40020800 	.word	0x40020800
 8001eb0:	40020c00 	.word	0x40020c00
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	40021400 	.word	0x40021400
 8001ebc:	40021800 	.word	0x40021800
 8001ec0:	40013c00 	.word	0x40013c00

08001ec4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	807b      	strh	r3, [r7, #2]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ed4:	787b      	ldrb	r3, [r7, #1]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d003      	beq.n	8001ee2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eda:	887a      	ldrh	r2, [r7, #2]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ee0:	e003      	b.n	8001eea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ee2:	887b      	ldrh	r3, [r7, #2]
 8001ee4:	041a      	lsls	r2, r3, #16
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	619a      	str	r2, [r3, #24]
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
	...

08001ef8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d101      	bne.n	8001f0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e0cc      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f0c:	4b68      	ldr	r3, [pc, #416]	; (80020b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 030f 	and.w	r3, r3, #15
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d90c      	bls.n	8001f34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f1a:	4b65      	ldr	r3, [pc, #404]	; (80020b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f1c:	683a      	ldr	r2, [r7, #0]
 8001f1e:	b2d2      	uxtb	r2, r2
 8001f20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f22:	4b63      	ldr	r3, [pc, #396]	; (80020b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 030f 	and.w	r3, r3, #15
 8001f2a:	683a      	ldr	r2, [r7, #0]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d001      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e0b8      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0302 	and.w	r3, r3, #2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d020      	beq.n	8001f82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d005      	beq.n	8001f58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f4c:	4b59      	ldr	r3, [pc, #356]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	4a58      	ldr	r2, [pc, #352]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0308 	and.w	r3, r3, #8
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d005      	beq.n	8001f70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f64:	4b53      	ldr	r3, [pc, #332]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	4a52      	ldr	r2, [pc, #328]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001f6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f70:	4b50      	ldr	r3, [pc, #320]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	494d      	ldr	r1, [pc, #308]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d044      	beq.n	8002018 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d107      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f96:	4b47      	ldr	r3, [pc, #284]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d119      	bne.n	8001fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e07f      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d003      	beq.n	8001fb6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fb2:	2b03      	cmp	r3, #3
 8001fb4:	d107      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fb6:	4b3f      	ldr	r3, [pc, #252]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d109      	bne.n	8001fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e06f      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fc6:	4b3b      	ldr	r3, [pc, #236]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d101      	bne.n	8001fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e067      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fd6:	4b37      	ldr	r3, [pc, #220]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f023 0203 	bic.w	r2, r3, #3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	4934      	ldr	r1, [pc, #208]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fe8:	f7ff fc28 	bl	800183c <HAL_GetTick>
 8001fec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fee:	e00a      	b.n	8002006 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff0:	f7ff fc24 	bl	800183c <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e04f      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002006:	4b2b      	ldr	r3, [pc, #172]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	f003 020c 	and.w	r2, r3, #12
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	429a      	cmp	r2, r3
 8002016:	d1eb      	bne.n	8001ff0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002018:	4b25      	ldr	r3, [pc, #148]	; (80020b0 <HAL_RCC_ClockConfig+0x1b8>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 030f 	and.w	r3, r3, #15
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	429a      	cmp	r2, r3
 8002024:	d20c      	bcs.n	8002040 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002026:	4b22      	ldr	r3, [pc, #136]	; (80020b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002028:	683a      	ldr	r2, [r7, #0]
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800202e:	4b20      	ldr	r3, [pc, #128]	; (80020b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 030f 	and.w	r3, r3, #15
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d001      	beq.n	8002040 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e032      	b.n	80020a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	2b00      	cmp	r3, #0
 800204a:	d008      	beq.n	800205e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800204c:	4b19      	ldr	r3, [pc, #100]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	4916      	ldr	r1, [pc, #88]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 800205a:	4313      	orrs	r3, r2
 800205c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0308 	and.w	r3, r3, #8
 8002066:	2b00      	cmp	r3, #0
 8002068:	d009      	beq.n	800207e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800206a:	4b12      	ldr	r3, [pc, #72]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	490e      	ldr	r1, [pc, #56]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 800207a:	4313      	orrs	r3, r2
 800207c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800207e:	f000 f855 	bl	800212c <HAL_RCC_GetSysClockFreq>
 8002082:	4602      	mov	r2, r0
 8002084:	4b0b      	ldr	r3, [pc, #44]	; (80020b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	091b      	lsrs	r3, r3, #4
 800208a:	f003 030f 	and.w	r3, r3, #15
 800208e:	490a      	ldr	r1, [pc, #40]	; (80020b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002090:	5ccb      	ldrb	r3, [r1, r3]
 8002092:	fa22 f303 	lsr.w	r3, r2, r3
 8002096:	4a09      	ldr	r2, [pc, #36]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8002098:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800209a:	4b09      	ldr	r3, [pc, #36]	; (80020c0 <HAL_RCC_ClockConfig+0x1c8>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff fb88 	bl	80017b4 <HAL_InitTick>

  return HAL_OK;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	40023c00 	.word	0x40023c00
 80020b4:	40023800 	.word	0x40023800
 80020b8:	08006fdc 	.word	0x08006fdc
 80020bc:	20000000 	.word	0x20000000
 80020c0:	20000004 	.word	0x20000004

080020c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020c8:	4b03      	ldr	r3, [pc, #12]	; (80020d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80020ca:	681b      	ldr	r3, [r3, #0]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	20000000 	.word	0x20000000

080020dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80020e0:	f7ff fff0 	bl	80020c4 <HAL_RCC_GetHCLKFreq>
 80020e4:	4602      	mov	r2, r0
 80020e6:	4b05      	ldr	r3, [pc, #20]	; (80020fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	0a9b      	lsrs	r3, r3, #10
 80020ec:	f003 0307 	and.w	r3, r3, #7
 80020f0:	4903      	ldr	r1, [pc, #12]	; (8002100 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020f2:	5ccb      	ldrb	r3, [r1, r3]
 80020f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40023800 	.word	0x40023800
 8002100:	08006fec 	.word	0x08006fec

08002104 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002108:	f7ff ffdc 	bl	80020c4 <HAL_RCC_GetHCLKFreq>
 800210c:	4602      	mov	r2, r0
 800210e:	4b05      	ldr	r3, [pc, #20]	; (8002124 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	0b5b      	lsrs	r3, r3, #13
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	4903      	ldr	r1, [pc, #12]	; (8002128 <HAL_RCC_GetPCLK2Freq+0x24>)
 800211a:	5ccb      	ldrb	r3, [r1, r3]
 800211c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002120:	4618      	mov	r0, r3
 8002122:	bd80      	pop	{r7, pc}
 8002124:	40023800 	.word	0x40023800
 8002128:	08006fec 	.word	0x08006fec

0800212c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800212c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002130:	b087      	sub	sp, #28
 8002132:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002134:	2600      	movs	r6, #0
 8002136:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 8002138:	2600      	movs	r6, #0
 800213a:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 800213c:	2600      	movs	r6, #0
 800213e:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 8002140:	2600      	movs	r6, #0
 8002142:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002144:	2600      	movs	r6, #0
 8002146:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002148:	4ea3      	ldr	r6, [pc, #652]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800214a:	68b6      	ldr	r6, [r6, #8]
 800214c:	f006 060c 	and.w	r6, r6, #12
 8002150:	2e0c      	cmp	r6, #12
 8002152:	f200 8137 	bhi.w	80023c4 <HAL_RCC_GetSysClockFreq+0x298>
 8002156:	f20f 0c08 	addw	ip, pc, #8
 800215a:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 800215e:	bf00      	nop
 8002160:	08002195 	.word	0x08002195
 8002164:	080023c5 	.word	0x080023c5
 8002168:	080023c5 	.word	0x080023c5
 800216c:	080023c5 	.word	0x080023c5
 8002170:	0800219b 	.word	0x0800219b
 8002174:	080023c5 	.word	0x080023c5
 8002178:	080023c5 	.word	0x080023c5
 800217c:	080023c5 	.word	0x080023c5
 8002180:	080021a1 	.word	0x080021a1
 8002184:	080023c5 	.word	0x080023c5
 8002188:	080023c5 	.word	0x080023c5
 800218c:	080023c5 	.word	0x080023c5
 8002190:	080022b7 	.word	0x080022b7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002194:	4b91      	ldr	r3, [pc, #580]	; (80023dc <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002196:	613b      	str	r3, [r7, #16]
       break;
 8002198:	e117      	b.n	80023ca <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800219a:	4b91      	ldr	r3, [pc, #580]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x2b4>)
 800219c:	613b      	str	r3, [r7, #16]
      break;
 800219e:	e114      	b.n	80023ca <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021a0:	4b8d      	ldr	r3, [pc, #564]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80021a8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021aa:	4b8b      	ldr	r3, [pc, #556]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d024      	beq.n	8002200 <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021b6:	4b88      	ldr	r3, [pc, #544]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	099b      	lsrs	r3, r3, #6
 80021bc:	461a      	mov	r2, r3
 80021be:	f04f 0300 	mov.w	r3, #0
 80021c2:	f240 14ff 	movw	r4, #511	; 0x1ff
 80021c6:	f04f 0500 	mov.w	r5, #0
 80021ca:	ea02 0004 	and.w	r0, r2, r4
 80021ce:	ea03 0105 	and.w	r1, r3, r5
 80021d2:	4b83      	ldr	r3, [pc, #524]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80021d4:	fb03 f201 	mul.w	r2, r3, r1
 80021d8:	2300      	movs	r3, #0
 80021da:	fb03 f300 	mul.w	r3, r3, r0
 80021de:	4413      	add	r3, r2
 80021e0:	4a7f      	ldr	r2, [pc, #508]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80021e2:	fba0 0102 	umull	r0, r1, r0, r2
 80021e6:	440b      	add	r3, r1
 80021e8:	4619      	mov	r1, r3
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	461a      	mov	r2, r3
 80021ee:	f04f 0300 	mov.w	r3, #0
 80021f2:	f7fe fd09 	bl	8000c08 <__aeabi_uldivmod>
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	4613      	mov	r3, r2
 80021fc:	617b      	str	r3, [r7, #20]
 80021fe:	e04c      	b.n	800229a <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002200:	4b75      	ldr	r3, [pc, #468]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	099b      	lsrs	r3, r3, #6
 8002206:	461a      	mov	r2, r3
 8002208:	f04f 0300 	mov.w	r3, #0
 800220c:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002210:	f04f 0100 	mov.w	r1, #0
 8002214:	ea02 0800 	and.w	r8, r2, r0
 8002218:	ea03 0901 	and.w	r9, r3, r1
 800221c:	4640      	mov	r0, r8
 800221e:	4649      	mov	r1, r9
 8002220:	f04f 0200 	mov.w	r2, #0
 8002224:	f04f 0300 	mov.w	r3, #0
 8002228:	014b      	lsls	r3, r1, #5
 800222a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800222e:	0142      	lsls	r2, r0, #5
 8002230:	4610      	mov	r0, r2
 8002232:	4619      	mov	r1, r3
 8002234:	ebb0 0008 	subs.w	r0, r0, r8
 8002238:	eb61 0109 	sbc.w	r1, r1, r9
 800223c:	f04f 0200 	mov.w	r2, #0
 8002240:	f04f 0300 	mov.w	r3, #0
 8002244:	018b      	lsls	r3, r1, #6
 8002246:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800224a:	0182      	lsls	r2, r0, #6
 800224c:	1a12      	subs	r2, r2, r0
 800224e:	eb63 0301 	sbc.w	r3, r3, r1
 8002252:	f04f 0000 	mov.w	r0, #0
 8002256:	f04f 0100 	mov.w	r1, #0
 800225a:	00d9      	lsls	r1, r3, #3
 800225c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002260:	00d0      	lsls	r0, r2, #3
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	eb12 0208 	adds.w	r2, r2, r8
 800226a:	eb43 0309 	adc.w	r3, r3, r9
 800226e:	f04f 0000 	mov.w	r0, #0
 8002272:	f04f 0100 	mov.w	r1, #0
 8002276:	0299      	lsls	r1, r3, #10
 8002278:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800227c:	0290      	lsls	r0, r2, #10
 800227e:	4602      	mov	r2, r0
 8002280:	460b      	mov	r3, r1
 8002282:	4610      	mov	r0, r2
 8002284:	4619      	mov	r1, r3
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	461a      	mov	r2, r3
 800228a:	f04f 0300 	mov.w	r3, #0
 800228e:	f7fe fcbb 	bl	8000c08 <__aeabi_uldivmod>
 8002292:	4602      	mov	r2, r0
 8002294:	460b      	mov	r3, r1
 8002296:	4613      	mov	r3, r2
 8002298:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800229a:	4b4f      	ldr	r3, [pc, #316]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	0c1b      	lsrs	r3, r3, #16
 80022a0:	f003 0303 	and.w	r3, r3, #3
 80022a4:	3301      	adds	r3, #1
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80022aa:	697a      	ldr	r2, [r7, #20]
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b2:	613b      	str	r3, [r7, #16]
      break;
 80022b4:	e089      	b.n	80023ca <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022b6:	4948      	ldr	r1, [pc, #288]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80022b8:	6849      	ldr	r1, [r1, #4]
 80022ba:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80022be:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022c0:	4945      	ldr	r1, [pc, #276]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80022c2:	6849      	ldr	r1, [r1, #4]
 80022c4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80022c8:	2900      	cmp	r1, #0
 80022ca:	d024      	beq.n	8002316 <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022cc:	4942      	ldr	r1, [pc, #264]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80022ce:	6849      	ldr	r1, [r1, #4]
 80022d0:	0989      	lsrs	r1, r1, #6
 80022d2:	4608      	mov	r0, r1
 80022d4:	f04f 0100 	mov.w	r1, #0
 80022d8:	f240 14ff 	movw	r4, #511	; 0x1ff
 80022dc:	f04f 0500 	mov.w	r5, #0
 80022e0:	ea00 0204 	and.w	r2, r0, r4
 80022e4:	ea01 0305 	and.w	r3, r1, r5
 80022e8:	493d      	ldr	r1, [pc, #244]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80022ea:	fb01 f003 	mul.w	r0, r1, r3
 80022ee:	2100      	movs	r1, #0
 80022f0:	fb01 f102 	mul.w	r1, r1, r2
 80022f4:	1844      	adds	r4, r0, r1
 80022f6:	493a      	ldr	r1, [pc, #232]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80022f8:	fba2 0101 	umull	r0, r1, r2, r1
 80022fc:	1863      	adds	r3, r4, r1
 80022fe:	4619      	mov	r1, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	461a      	mov	r2, r3
 8002304:	f04f 0300 	mov.w	r3, #0
 8002308:	f7fe fc7e 	bl	8000c08 <__aeabi_uldivmod>
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	4613      	mov	r3, r2
 8002312:	617b      	str	r3, [r7, #20]
 8002314:	e04a      	b.n	80023ac <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002316:	4b30      	ldr	r3, [pc, #192]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	099b      	lsrs	r3, r3, #6
 800231c:	461a      	mov	r2, r3
 800231e:	f04f 0300 	mov.w	r3, #0
 8002322:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002326:	f04f 0100 	mov.w	r1, #0
 800232a:	ea02 0400 	and.w	r4, r2, r0
 800232e:	ea03 0501 	and.w	r5, r3, r1
 8002332:	4620      	mov	r0, r4
 8002334:	4629      	mov	r1, r5
 8002336:	f04f 0200 	mov.w	r2, #0
 800233a:	f04f 0300 	mov.w	r3, #0
 800233e:	014b      	lsls	r3, r1, #5
 8002340:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002344:	0142      	lsls	r2, r0, #5
 8002346:	4610      	mov	r0, r2
 8002348:	4619      	mov	r1, r3
 800234a:	1b00      	subs	r0, r0, r4
 800234c:	eb61 0105 	sbc.w	r1, r1, r5
 8002350:	f04f 0200 	mov.w	r2, #0
 8002354:	f04f 0300 	mov.w	r3, #0
 8002358:	018b      	lsls	r3, r1, #6
 800235a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800235e:	0182      	lsls	r2, r0, #6
 8002360:	1a12      	subs	r2, r2, r0
 8002362:	eb63 0301 	sbc.w	r3, r3, r1
 8002366:	f04f 0000 	mov.w	r0, #0
 800236a:	f04f 0100 	mov.w	r1, #0
 800236e:	00d9      	lsls	r1, r3, #3
 8002370:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002374:	00d0      	lsls	r0, r2, #3
 8002376:	4602      	mov	r2, r0
 8002378:	460b      	mov	r3, r1
 800237a:	1912      	adds	r2, r2, r4
 800237c:	eb45 0303 	adc.w	r3, r5, r3
 8002380:	f04f 0000 	mov.w	r0, #0
 8002384:	f04f 0100 	mov.w	r1, #0
 8002388:	0299      	lsls	r1, r3, #10
 800238a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800238e:	0290      	lsls	r0, r2, #10
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	4610      	mov	r0, r2
 8002396:	4619      	mov	r1, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	461a      	mov	r2, r3
 800239c:	f04f 0300 	mov.w	r3, #0
 80023a0:	f7fe fc32 	bl	8000c08 <__aeabi_uldivmod>
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4613      	mov	r3, r2
 80023aa:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80023ac:	4b0a      	ldr	r3, [pc, #40]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	0f1b      	lsrs	r3, r3, #28
 80023b2:	f003 0307 	and.w	r3, r3, #7
 80023b6:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c0:	613b      	str	r3, [r7, #16]
      break;
 80023c2:	e002      	b.n	80023ca <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023c4:	4b05      	ldr	r3, [pc, #20]	; (80023dc <HAL_RCC_GetSysClockFreq+0x2b0>)
 80023c6:	613b      	str	r3, [r7, #16]
      break;
 80023c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023ca:	693b      	ldr	r3, [r7, #16]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	371c      	adds	r7, #28
 80023d0:	46bd      	mov	sp, r7
 80023d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80023d6:	bf00      	nop
 80023d8:	40023800 	.word	0x40023800
 80023dc:	00f42400 	.word	0x00f42400
 80023e0:	017d7840 	.word	0x017d7840

080023e4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e28d      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0301 	and.w	r3, r3, #1
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f000 8083 	beq.w	800250a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002404:	4b94      	ldr	r3, [pc, #592]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f003 030c 	and.w	r3, r3, #12
 800240c:	2b04      	cmp	r3, #4
 800240e:	d019      	beq.n	8002444 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002410:	4b91      	ldr	r3, [pc, #580]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002418:	2b08      	cmp	r3, #8
 800241a:	d106      	bne.n	800242a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800241c:	4b8e      	ldr	r3, [pc, #568]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002424:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002428:	d00c      	beq.n	8002444 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800242a:	4b8b      	ldr	r3, [pc, #556]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002432:	2b0c      	cmp	r3, #12
 8002434:	d112      	bne.n	800245c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002436:	4b88      	ldr	r3, [pc, #544]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800243e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002442:	d10b      	bne.n	800245c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002444:	4b84      	ldr	r3, [pc, #528]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d05b      	beq.n	8002508 <HAL_RCC_OscConfig+0x124>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d157      	bne.n	8002508 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e25a      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002464:	d106      	bne.n	8002474 <HAL_RCC_OscConfig+0x90>
 8002466:	4b7c      	ldr	r3, [pc, #496]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a7b      	ldr	r2, [pc, #492]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 800246c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002470:	6013      	str	r3, [r2, #0]
 8002472:	e01d      	b.n	80024b0 <HAL_RCC_OscConfig+0xcc>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800247c:	d10c      	bne.n	8002498 <HAL_RCC_OscConfig+0xb4>
 800247e:	4b76      	ldr	r3, [pc, #472]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a75      	ldr	r2, [pc, #468]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002484:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002488:	6013      	str	r3, [r2, #0]
 800248a:	4b73      	ldr	r3, [pc, #460]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a72      	ldr	r2, [pc, #456]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002490:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	e00b      	b.n	80024b0 <HAL_RCC_OscConfig+0xcc>
 8002498:	4b6f      	ldr	r3, [pc, #444]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a6e      	ldr	r2, [pc, #440]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 800249e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024a2:	6013      	str	r3, [r2, #0]
 80024a4:	4b6c      	ldr	r3, [pc, #432]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a6b      	ldr	r2, [pc, #428]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 80024aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d013      	beq.n	80024e0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b8:	f7ff f9c0 	bl	800183c <HAL_GetTick>
 80024bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024c0:	f7ff f9bc 	bl	800183c <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b64      	cmp	r3, #100	; 0x64
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e21f      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d2:	4b61      	ldr	r3, [pc, #388]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d0f0      	beq.n	80024c0 <HAL_RCC_OscConfig+0xdc>
 80024de:	e014      	b.n	800250a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e0:	f7ff f9ac 	bl	800183c <HAL_GetTick>
 80024e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024e6:	e008      	b.n	80024fa <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024e8:	f7ff f9a8 	bl	800183c <HAL_GetTick>
 80024ec:	4602      	mov	r2, r0
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	2b64      	cmp	r3, #100	; 0x64
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e20b      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024fa:	4b57      	ldr	r3, [pc, #348]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1f0      	bne.n	80024e8 <HAL_RCC_OscConfig+0x104>
 8002506:	e000      	b.n	800250a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002508:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d06f      	beq.n	80025f6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002516:	4b50      	ldr	r3, [pc, #320]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f003 030c 	and.w	r3, r3, #12
 800251e:	2b00      	cmp	r3, #0
 8002520:	d017      	beq.n	8002552 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002522:	4b4d      	ldr	r3, [pc, #308]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800252a:	2b08      	cmp	r3, #8
 800252c:	d105      	bne.n	800253a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800252e:	4b4a      	ldr	r3, [pc, #296]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d00b      	beq.n	8002552 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800253a:	4b47      	ldr	r3, [pc, #284]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002542:	2b0c      	cmp	r3, #12
 8002544:	d11c      	bne.n	8002580 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002546:	4b44      	ldr	r3, [pc, #272]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d116      	bne.n	8002580 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002552:	4b41      	ldr	r3, [pc, #260]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	2b00      	cmp	r3, #0
 800255c:	d005      	beq.n	800256a <HAL_RCC_OscConfig+0x186>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d001      	beq.n	800256a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e1d3      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800256a:	4b3b      	ldr	r3, [pc, #236]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	691b      	ldr	r3, [r3, #16]
 8002576:	00db      	lsls	r3, r3, #3
 8002578:	4937      	ldr	r1, [pc, #220]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 800257a:	4313      	orrs	r3, r2
 800257c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800257e:	e03a      	b.n	80025f6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d020      	beq.n	80025ca <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002588:	4b34      	ldr	r3, [pc, #208]	; (800265c <HAL_RCC_OscConfig+0x278>)
 800258a:	2201      	movs	r2, #1
 800258c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800258e:	f7ff f955 	bl	800183c <HAL_GetTick>
 8002592:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002594:	e008      	b.n	80025a8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002596:	f7ff f951 	bl	800183c <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e1b4      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025a8:	4b2b      	ldr	r3, [pc, #172]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d0f0      	beq.n	8002596 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b4:	4b28      	ldr	r3, [pc, #160]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	691b      	ldr	r3, [r3, #16]
 80025c0:	00db      	lsls	r3, r3, #3
 80025c2:	4925      	ldr	r1, [pc, #148]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	600b      	str	r3, [r1, #0]
 80025c8:	e015      	b.n	80025f6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ca:	4b24      	ldr	r3, [pc, #144]	; (800265c <HAL_RCC_OscConfig+0x278>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d0:	f7ff f934 	bl	800183c <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025d8:	f7ff f930 	bl	800183c <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e193      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ea:	4b1b      	ldr	r3, [pc, #108]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0302 	and.w	r3, r3, #2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1f0      	bne.n	80025d8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0308 	and.w	r3, r3, #8
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d036      	beq.n	8002670 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d016      	beq.n	8002638 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800260a:	4b15      	ldr	r3, [pc, #84]	; (8002660 <HAL_RCC_OscConfig+0x27c>)
 800260c:	2201      	movs	r2, #1
 800260e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002610:	f7ff f914 	bl	800183c <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002616:	e008      	b.n	800262a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002618:	f7ff f910 	bl	800183c <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	2b02      	cmp	r3, #2
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e173      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800262a:	4b0b      	ldr	r3, [pc, #44]	; (8002658 <HAL_RCC_OscConfig+0x274>)
 800262c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d0f0      	beq.n	8002618 <HAL_RCC_OscConfig+0x234>
 8002636:	e01b      	b.n	8002670 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002638:	4b09      	ldr	r3, [pc, #36]	; (8002660 <HAL_RCC_OscConfig+0x27c>)
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800263e:	f7ff f8fd 	bl	800183c <HAL_GetTick>
 8002642:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002644:	e00e      	b.n	8002664 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002646:	f7ff f8f9 	bl	800183c <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d907      	bls.n	8002664 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e15c      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
 8002658:	40023800 	.word	0x40023800
 800265c:	42470000 	.word	0x42470000
 8002660:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002664:	4b8a      	ldr	r3, [pc, #552]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002666:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1ea      	bne.n	8002646 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 0304 	and.w	r3, r3, #4
 8002678:	2b00      	cmp	r3, #0
 800267a:	f000 8097 	beq.w	80027ac <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800267e:	2300      	movs	r3, #0
 8002680:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002682:	4b83      	ldr	r3, [pc, #524]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d10f      	bne.n	80026ae <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800268e:	2300      	movs	r3, #0
 8002690:	60bb      	str	r3, [r7, #8]
 8002692:	4b7f      	ldr	r3, [pc, #508]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	4a7e      	ldr	r2, [pc, #504]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002698:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800269c:	6413      	str	r3, [r2, #64]	; 0x40
 800269e:	4b7c      	ldr	r3, [pc, #496]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 80026a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026a6:	60bb      	str	r3, [r7, #8]
 80026a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026aa:	2301      	movs	r3, #1
 80026ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ae:	4b79      	ldr	r3, [pc, #484]	; (8002894 <HAL_RCC_OscConfig+0x4b0>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d118      	bne.n	80026ec <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026ba:	4b76      	ldr	r3, [pc, #472]	; (8002894 <HAL_RCC_OscConfig+0x4b0>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a75      	ldr	r2, [pc, #468]	; (8002894 <HAL_RCC_OscConfig+0x4b0>)
 80026c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026c6:	f7ff f8b9 	bl	800183c <HAL_GetTick>
 80026ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026cc:	e008      	b.n	80026e0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ce:	f7ff f8b5 	bl	800183c <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d901      	bls.n	80026e0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	e118      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e0:	4b6c      	ldr	r3, [pc, #432]	; (8002894 <HAL_RCC_OscConfig+0x4b0>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d0f0      	beq.n	80026ce <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d106      	bne.n	8002702 <HAL_RCC_OscConfig+0x31e>
 80026f4:	4b66      	ldr	r3, [pc, #408]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 80026f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026f8:	4a65      	ldr	r2, [pc, #404]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 80026fa:	f043 0301 	orr.w	r3, r3, #1
 80026fe:	6713      	str	r3, [r2, #112]	; 0x70
 8002700:	e01c      	b.n	800273c <HAL_RCC_OscConfig+0x358>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	2b05      	cmp	r3, #5
 8002708:	d10c      	bne.n	8002724 <HAL_RCC_OscConfig+0x340>
 800270a:	4b61      	ldr	r3, [pc, #388]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 800270c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800270e:	4a60      	ldr	r2, [pc, #384]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002710:	f043 0304 	orr.w	r3, r3, #4
 8002714:	6713      	str	r3, [r2, #112]	; 0x70
 8002716:	4b5e      	ldr	r3, [pc, #376]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800271a:	4a5d      	ldr	r2, [pc, #372]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 800271c:	f043 0301 	orr.w	r3, r3, #1
 8002720:	6713      	str	r3, [r2, #112]	; 0x70
 8002722:	e00b      	b.n	800273c <HAL_RCC_OscConfig+0x358>
 8002724:	4b5a      	ldr	r3, [pc, #360]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002726:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002728:	4a59      	ldr	r2, [pc, #356]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 800272a:	f023 0301 	bic.w	r3, r3, #1
 800272e:	6713      	str	r3, [r2, #112]	; 0x70
 8002730:	4b57      	ldr	r3, [pc, #348]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002732:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002734:	4a56      	ldr	r2, [pc, #344]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002736:	f023 0304 	bic.w	r3, r3, #4
 800273a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d015      	beq.n	8002770 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002744:	f7ff f87a 	bl	800183c <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800274a:	e00a      	b.n	8002762 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800274c:	f7ff f876 	bl	800183c <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	f241 3288 	movw	r2, #5000	; 0x1388
 800275a:	4293      	cmp	r3, r2
 800275c:	d901      	bls.n	8002762 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e0d7      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002762:	4b4b      	ldr	r3, [pc, #300]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d0ee      	beq.n	800274c <HAL_RCC_OscConfig+0x368>
 800276e:	e014      	b.n	800279a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002770:	f7ff f864 	bl	800183c <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002776:	e00a      	b.n	800278e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002778:	f7ff f860 	bl	800183c <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	f241 3288 	movw	r2, #5000	; 0x1388
 8002786:	4293      	cmp	r3, r2
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e0c1      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800278e:	4b40      	ldr	r3, [pc, #256]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1ee      	bne.n	8002778 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800279a:	7dfb      	ldrb	r3, [r7, #23]
 800279c:	2b01      	cmp	r3, #1
 800279e:	d105      	bne.n	80027ac <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027a0:	4b3b      	ldr	r3, [pc, #236]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 80027a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a4:	4a3a      	ldr	r2, [pc, #232]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 80027a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027aa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 80ad 	beq.w	8002910 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027b6:	4b36      	ldr	r3, [pc, #216]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	f003 030c 	and.w	r3, r3, #12
 80027be:	2b08      	cmp	r3, #8
 80027c0:	d060      	beq.n	8002884 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	699b      	ldr	r3, [r3, #24]
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d145      	bne.n	8002856 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ca:	4b33      	ldr	r3, [pc, #204]	; (8002898 <HAL_RCC_OscConfig+0x4b4>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d0:	f7ff f834 	bl	800183c <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027d8:	f7ff f830 	bl	800183c <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e093      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ea:	4b29      	ldr	r3, [pc, #164]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1f0      	bne.n	80027d8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69da      	ldr	r2, [r3, #28]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a1b      	ldr	r3, [r3, #32]
 80027fe:	431a      	orrs	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002804:	019b      	lsls	r3, r3, #6
 8002806:	431a      	orrs	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800280c:	085b      	lsrs	r3, r3, #1
 800280e:	3b01      	subs	r3, #1
 8002810:	041b      	lsls	r3, r3, #16
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002818:	061b      	lsls	r3, r3, #24
 800281a:	431a      	orrs	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002820:	071b      	lsls	r3, r3, #28
 8002822:	491b      	ldr	r1, [pc, #108]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002824:	4313      	orrs	r3, r2
 8002826:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002828:	4b1b      	ldr	r3, [pc, #108]	; (8002898 <HAL_RCC_OscConfig+0x4b4>)
 800282a:	2201      	movs	r2, #1
 800282c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282e:	f7ff f805 	bl	800183c <HAL_GetTick>
 8002832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002834:	e008      	b.n	8002848 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002836:	f7ff f801 	bl	800183c <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e064      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002848:	4b11      	ldr	r3, [pc, #68]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d0f0      	beq.n	8002836 <HAL_RCC_OscConfig+0x452>
 8002854:	e05c      	b.n	8002910 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002856:	4b10      	ldr	r3, [pc, #64]	; (8002898 <HAL_RCC_OscConfig+0x4b4>)
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800285c:	f7fe ffee 	bl	800183c <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002864:	f7fe ffea 	bl	800183c <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e04d      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002876:	4b06      	ldr	r3, [pc, #24]	; (8002890 <HAL_RCC_OscConfig+0x4ac>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1f0      	bne.n	8002864 <HAL_RCC_OscConfig+0x480>
 8002882:	e045      	b.n	8002910 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	2b01      	cmp	r3, #1
 800288a:	d107      	bne.n	800289c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e040      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
 8002890:	40023800 	.word	0x40023800
 8002894:	40007000 	.word	0x40007000
 8002898:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800289c:	4b1f      	ldr	r3, [pc, #124]	; (800291c <HAL_RCC_OscConfig+0x538>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d030      	beq.n	800290c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d129      	bne.n	800290c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d122      	bne.n	800290c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028c6:	68fa      	ldr	r2, [r7, #12]
 80028c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80028cc:	4013      	ands	r3, r2
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d119      	bne.n	800290c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e2:	085b      	lsrs	r3, r3, #1
 80028e4:	3b01      	subs	r3, #1
 80028e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d10f      	bne.n	800290c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d107      	bne.n	800290c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002906:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002908:	429a      	cmp	r2, r3
 800290a:	d001      	beq.n	8002910 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e000      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3718      	adds	r7, #24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40023800 	.word	0x40023800

08002920 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e041      	b.n	80029b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d106      	bne.n	800294c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f7fe fd4c 	bl	80013e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2202      	movs	r2, #2
 8002950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	3304      	adds	r3, #4
 800295c:	4619      	mov	r1, r3
 800295e:	4610      	mov	r0, r2
 8002960:	f000 fa96 	bl	8002e90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
	...

080029c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d001      	beq.n	80029d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e04e      	b.n	8002a76 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2202      	movs	r2, #2
 80029dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	68da      	ldr	r2, [r3, #12]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f042 0201 	orr.w	r2, r2, #1
 80029ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a23      	ldr	r2, [pc, #140]	; (8002a84 <HAL_TIM_Base_Start_IT+0xc4>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d022      	beq.n	8002a40 <HAL_TIM_Base_Start_IT+0x80>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a02:	d01d      	beq.n	8002a40 <HAL_TIM_Base_Start_IT+0x80>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a1f      	ldr	r2, [pc, #124]	; (8002a88 <HAL_TIM_Base_Start_IT+0xc8>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d018      	beq.n	8002a40 <HAL_TIM_Base_Start_IT+0x80>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a1e      	ldr	r2, [pc, #120]	; (8002a8c <HAL_TIM_Base_Start_IT+0xcc>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d013      	beq.n	8002a40 <HAL_TIM_Base_Start_IT+0x80>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a1c      	ldr	r2, [pc, #112]	; (8002a90 <HAL_TIM_Base_Start_IT+0xd0>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d00e      	beq.n	8002a40 <HAL_TIM_Base_Start_IT+0x80>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a1b      	ldr	r2, [pc, #108]	; (8002a94 <HAL_TIM_Base_Start_IT+0xd4>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d009      	beq.n	8002a40 <HAL_TIM_Base_Start_IT+0x80>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a19      	ldr	r2, [pc, #100]	; (8002a98 <HAL_TIM_Base_Start_IT+0xd8>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d004      	beq.n	8002a40 <HAL_TIM_Base_Start_IT+0x80>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a18      	ldr	r2, [pc, #96]	; (8002a9c <HAL_TIM_Base_Start_IT+0xdc>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d111      	bne.n	8002a64 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2b06      	cmp	r3, #6
 8002a50:	d010      	beq.n	8002a74 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f042 0201 	orr.w	r2, r2, #1
 8002a60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a62:	e007      	b.n	8002a74 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0201 	orr.w	r2, r2, #1
 8002a72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3714      	adds	r7, #20
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	40010000 	.word	0x40010000
 8002a88:	40000400 	.word	0x40000400
 8002a8c:	40000800 	.word	0x40000800
 8002a90:	40000c00 	.word	0x40000c00
 8002a94:	40010400 	.word	0x40010400
 8002a98:	40014000 	.word	0x40014000
 8002a9c:	40001800 	.word	0x40001800

08002aa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d122      	bne.n	8002afc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d11b      	bne.n	8002afc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f06f 0202 	mvn.w	r2, #2
 8002acc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	f003 0303 	and.w	r3, r3, #3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d003      	beq.n	8002aea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f000 f9b5 	bl	8002e52 <HAL_TIM_IC_CaptureCallback>
 8002ae8:	e005      	b.n	8002af6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 f9a7 	bl	8002e3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f000 f9b8 	bl	8002e66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	f003 0304 	and.w	r3, r3, #4
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	d122      	bne.n	8002b50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	f003 0304 	and.w	r3, r3, #4
 8002b14:	2b04      	cmp	r3, #4
 8002b16:	d11b      	bne.n	8002b50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f06f 0204 	mvn.w	r2, #4
 8002b20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2202      	movs	r2, #2
 8002b26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d003      	beq.n	8002b3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 f98b 	bl	8002e52 <HAL_TIM_IC_CaptureCallback>
 8002b3c:	e005      	b.n	8002b4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f000 f97d 	bl	8002e3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 f98e 	bl	8002e66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	f003 0308 	and.w	r3, r3, #8
 8002b5a:	2b08      	cmp	r3, #8
 8002b5c:	d122      	bne.n	8002ba4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	f003 0308 	and.w	r3, r3, #8
 8002b68:	2b08      	cmp	r3, #8
 8002b6a:	d11b      	bne.n	8002ba4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f06f 0208 	mvn.w	r2, #8
 8002b74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2204      	movs	r2, #4
 8002b7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	f003 0303 	and.w	r3, r3, #3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d003      	beq.n	8002b92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 f961 	bl	8002e52 <HAL_TIM_IC_CaptureCallback>
 8002b90:	e005      	b.n	8002b9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 f953 	bl	8002e3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f000 f964 	bl	8002e66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	f003 0310 	and.w	r3, r3, #16
 8002bae:	2b10      	cmp	r3, #16
 8002bb0:	d122      	bne.n	8002bf8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	f003 0310 	and.w	r3, r3, #16
 8002bbc:	2b10      	cmp	r3, #16
 8002bbe:	d11b      	bne.n	8002bf8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f06f 0210 	mvn.w	r2, #16
 8002bc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2208      	movs	r2, #8
 8002bce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	69db      	ldr	r3, [r3, #28]
 8002bd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f000 f937 	bl	8002e52 <HAL_TIM_IC_CaptureCallback>
 8002be4:	e005      	b.n	8002bf2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 f929 	bl	8002e3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f000 f93a 	bl	8002e66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d10e      	bne.n	8002c24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d107      	bne.n	8002c24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f06f 0201 	mvn.w	r2, #1
 8002c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7fe fa18 	bl	8001054 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c2e:	2b80      	cmp	r3, #128	; 0x80
 8002c30:	d10e      	bne.n	8002c50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c3c:	2b80      	cmp	r3, #128	; 0x80
 8002c3e:	d107      	bne.n	8002c50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 fae0 	bl	8003210 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c5a:	2b40      	cmp	r3, #64	; 0x40
 8002c5c:	d10e      	bne.n	8002c7c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c68:	2b40      	cmp	r3, #64	; 0x40
 8002c6a:	d107      	bne.n	8002c7c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f000 f8ff 	bl	8002e7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	f003 0320 	and.w	r3, r3, #32
 8002c86:	2b20      	cmp	r3, #32
 8002c88:	d10e      	bne.n	8002ca8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	f003 0320 	and.w	r3, r3, #32
 8002c94:	2b20      	cmp	r3, #32
 8002c96:	d107      	bne.n	8002ca8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f06f 0220 	mvn.w	r2, #32
 8002ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f000 faaa 	bl	80031fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ca8:	bf00      	nop
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d101      	bne.n	8002ccc <HAL_TIM_ConfigClockSource+0x1c>
 8002cc8:	2302      	movs	r3, #2
 8002cca:	e0b4      	b.n	8002e36 <HAL_TIM_ConfigClockSource+0x186>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2202      	movs	r2, #2
 8002cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002cea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002cf2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d04:	d03e      	beq.n	8002d84 <HAL_TIM_ConfigClockSource+0xd4>
 8002d06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d0a:	f200 8087 	bhi.w	8002e1c <HAL_TIM_ConfigClockSource+0x16c>
 8002d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d12:	f000 8086 	beq.w	8002e22 <HAL_TIM_ConfigClockSource+0x172>
 8002d16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d1a:	d87f      	bhi.n	8002e1c <HAL_TIM_ConfigClockSource+0x16c>
 8002d1c:	2b70      	cmp	r3, #112	; 0x70
 8002d1e:	d01a      	beq.n	8002d56 <HAL_TIM_ConfigClockSource+0xa6>
 8002d20:	2b70      	cmp	r3, #112	; 0x70
 8002d22:	d87b      	bhi.n	8002e1c <HAL_TIM_ConfigClockSource+0x16c>
 8002d24:	2b60      	cmp	r3, #96	; 0x60
 8002d26:	d050      	beq.n	8002dca <HAL_TIM_ConfigClockSource+0x11a>
 8002d28:	2b60      	cmp	r3, #96	; 0x60
 8002d2a:	d877      	bhi.n	8002e1c <HAL_TIM_ConfigClockSource+0x16c>
 8002d2c:	2b50      	cmp	r3, #80	; 0x50
 8002d2e:	d03c      	beq.n	8002daa <HAL_TIM_ConfigClockSource+0xfa>
 8002d30:	2b50      	cmp	r3, #80	; 0x50
 8002d32:	d873      	bhi.n	8002e1c <HAL_TIM_ConfigClockSource+0x16c>
 8002d34:	2b40      	cmp	r3, #64	; 0x40
 8002d36:	d058      	beq.n	8002dea <HAL_TIM_ConfigClockSource+0x13a>
 8002d38:	2b40      	cmp	r3, #64	; 0x40
 8002d3a:	d86f      	bhi.n	8002e1c <HAL_TIM_ConfigClockSource+0x16c>
 8002d3c:	2b30      	cmp	r3, #48	; 0x30
 8002d3e:	d064      	beq.n	8002e0a <HAL_TIM_ConfigClockSource+0x15a>
 8002d40:	2b30      	cmp	r3, #48	; 0x30
 8002d42:	d86b      	bhi.n	8002e1c <HAL_TIM_ConfigClockSource+0x16c>
 8002d44:	2b20      	cmp	r3, #32
 8002d46:	d060      	beq.n	8002e0a <HAL_TIM_ConfigClockSource+0x15a>
 8002d48:	2b20      	cmp	r3, #32
 8002d4a:	d867      	bhi.n	8002e1c <HAL_TIM_ConfigClockSource+0x16c>
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d05c      	beq.n	8002e0a <HAL_TIM_ConfigClockSource+0x15a>
 8002d50:	2b10      	cmp	r3, #16
 8002d52:	d05a      	beq.n	8002e0a <HAL_TIM_ConfigClockSource+0x15a>
 8002d54:	e062      	b.n	8002e1c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6818      	ldr	r0, [r3, #0]
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	6899      	ldr	r1, [r3, #8]
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685a      	ldr	r2, [r3, #4]
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	f000 f9ad 	bl	80030c4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002d78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	68ba      	ldr	r2, [r7, #8]
 8002d80:	609a      	str	r2, [r3, #8]
      break;
 8002d82:	e04f      	b.n	8002e24 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6818      	ldr	r0, [r3, #0]
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	6899      	ldr	r1, [r3, #8]
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	685a      	ldr	r2, [r3, #4]
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	f000 f996 	bl	80030c4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689a      	ldr	r2, [r3, #8]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002da6:	609a      	str	r2, [r3, #8]
      break;
 8002da8:	e03c      	b.n	8002e24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6818      	ldr	r0, [r3, #0]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	6859      	ldr	r1, [r3, #4]
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	461a      	mov	r2, r3
 8002db8:	f000 f90a 	bl	8002fd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2150      	movs	r1, #80	; 0x50
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 f963 	bl	800308e <TIM_ITRx_SetConfig>
      break;
 8002dc8:	e02c      	b.n	8002e24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6818      	ldr	r0, [r3, #0]
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	6859      	ldr	r1, [r3, #4]
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	f000 f929 	bl	800302e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2160      	movs	r1, #96	; 0x60
 8002de2:	4618      	mov	r0, r3
 8002de4:	f000 f953 	bl	800308e <TIM_ITRx_SetConfig>
      break;
 8002de8:	e01c      	b.n	8002e24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6818      	ldr	r0, [r3, #0]
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	6859      	ldr	r1, [r3, #4]
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	461a      	mov	r2, r3
 8002df8:	f000 f8ea 	bl	8002fd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2140      	movs	r1, #64	; 0x40
 8002e02:	4618      	mov	r0, r3
 8002e04:	f000 f943 	bl	800308e <TIM_ITRx_SetConfig>
      break;
 8002e08:	e00c      	b.n	8002e24 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4619      	mov	r1, r3
 8002e14:	4610      	mov	r0, r2
 8002e16:	f000 f93a 	bl	800308e <TIM_ITRx_SetConfig>
      break;
 8002e1a:	e003      	b.n	8002e24 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e20:	e000      	b.n	8002e24 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002e22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	b083      	sub	sp, #12
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e52:	b480      	push	{r7}
 8002e54:	b083      	sub	sp, #12
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e5a:	bf00      	nop
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr

08002e66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b083      	sub	sp, #12
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e6e:	bf00      	nop
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b083      	sub	sp, #12
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e82:	bf00      	nop
 8002e84:	370c      	adds	r7, #12
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
	...

08002e90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b085      	sub	sp, #20
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	4a40      	ldr	r2, [pc, #256]	; (8002fa4 <TIM_Base_SetConfig+0x114>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d013      	beq.n	8002ed0 <TIM_Base_SetConfig+0x40>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eae:	d00f      	beq.n	8002ed0 <TIM_Base_SetConfig+0x40>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a3d      	ldr	r2, [pc, #244]	; (8002fa8 <TIM_Base_SetConfig+0x118>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d00b      	beq.n	8002ed0 <TIM_Base_SetConfig+0x40>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a3c      	ldr	r2, [pc, #240]	; (8002fac <TIM_Base_SetConfig+0x11c>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d007      	beq.n	8002ed0 <TIM_Base_SetConfig+0x40>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	4a3b      	ldr	r2, [pc, #236]	; (8002fb0 <TIM_Base_SetConfig+0x120>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d003      	beq.n	8002ed0 <TIM_Base_SetConfig+0x40>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4a3a      	ldr	r2, [pc, #232]	; (8002fb4 <TIM_Base_SetConfig+0x124>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d108      	bne.n	8002ee2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ed6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	68fa      	ldr	r2, [r7, #12]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a2f      	ldr	r2, [pc, #188]	; (8002fa4 <TIM_Base_SetConfig+0x114>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d02b      	beq.n	8002f42 <TIM_Base_SetConfig+0xb2>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ef0:	d027      	beq.n	8002f42 <TIM_Base_SetConfig+0xb2>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a2c      	ldr	r2, [pc, #176]	; (8002fa8 <TIM_Base_SetConfig+0x118>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d023      	beq.n	8002f42 <TIM_Base_SetConfig+0xb2>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a2b      	ldr	r2, [pc, #172]	; (8002fac <TIM_Base_SetConfig+0x11c>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d01f      	beq.n	8002f42 <TIM_Base_SetConfig+0xb2>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a2a      	ldr	r2, [pc, #168]	; (8002fb0 <TIM_Base_SetConfig+0x120>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d01b      	beq.n	8002f42 <TIM_Base_SetConfig+0xb2>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a29      	ldr	r2, [pc, #164]	; (8002fb4 <TIM_Base_SetConfig+0x124>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d017      	beq.n	8002f42 <TIM_Base_SetConfig+0xb2>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a28      	ldr	r2, [pc, #160]	; (8002fb8 <TIM_Base_SetConfig+0x128>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d013      	beq.n	8002f42 <TIM_Base_SetConfig+0xb2>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a27      	ldr	r2, [pc, #156]	; (8002fbc <TIM_Base_SetConfig+0x12c>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d00f      	beq.n	8002f42 <TIM_Base_SetConfig+0xb2>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a26      	ldr	r2, [pc, #152]	; (8002fc0 <TIM_Base_SetConfig+0x130>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d00b      	beq.n	8002f42 <TIM_Base_SetConfig+0xb2>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a25      	ldr	r2, [pc, #148]	; (8002fc4 <TIM_Base_SetConfig+0x134>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d007      	beq.n	8002f42 <TIM_Base_SetConfig+0xb2>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a24      	ldr	r2, [pc, #144]	; (8002fc8 <TIM_Base_SetConfig+0x138>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d003      	beq.n	8002f42 <TIM_Base_SetConfig+0xb2>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a23      	ldr	r2, [pc, #140]	; (8002fcc <TIM_Base_SetConfig+0x13c>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d108      	bne.n	8002f54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	68fa      	ldr	r2, [r7, #12]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	68fa      	ldr	r2, [r7, #12]
 8002f66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4a0a      	ldr	r2, [pc, #40]	; (8002fa4 <TIM_Base_SetConfig+0x114>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d003      	beq.n	8002f88 <TIM_Base_SetConfig+0xf8>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	4a0c      	ldr	r2, [pc, #48]	; (8002fb4 <TIM_Base_SetConfig+0x124>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d103      	bne.n	8002f90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	691a      	ldr	r2, [r3, #16]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	615a      	str	r2, [r3, #20]
}
 8002f96:	bf00      	nop
 8002f98:	3714      	adds	r7, #20
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	40010000 	.word	0x40010000
 8002fa8:	40000400 	.word	0x40000400
 8002fac:	40000800 	.word	0x40000800
 8002fb0:	40000c00 	.word	0x40000c00
 8002fb4:	40010400 	.word	0x40010400
 8002fb8:	40014000 	.word	0x40014000
 8002fbc:	40014400 	.word	0x40014400
 8002fc0:	40014800 	.word	0x40014800
 8002fc4:	40001800 	.word	0x40001800
 8002fc8:	40001c00 	.word	0x40001c00
 8002fcc:	40002000 	.word	0x40002000

08002fd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b087      	sub	sp, #28
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	f023 0201 	bic.w	r2, r3, #1
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ffa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	011b      	lsls	r3, r3, #4
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4313      	orrs	r3, r2
 8003004:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	f023 030a 	bic.w	r3, r3, #10
 800300c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800300e:	697a      	ldr	r2, [r7, #20]
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	4313      	orrs	r3, r2
 8003014:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	693a      	ldr	r2, [r7, #16]
 800301a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	697a      	ldr	r2, [r7, #20]
 8003020:	621a      	str	r2, [r3, #32]
}
 8003022:	bf00      	nop
 8003024:	371c      	adds	r7, #28
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr

0800302e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800302e:	b480      	push	{r7}
 8003030:	b087      	sub	sp, #28
 8003032:	af00      	add	r7, sp, #0
 8003034:	60f8      	str	r0, [r7, #12]
 8003036:	60b9      	str	r1, [r7, #8]
 8003038:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6a1b      	ldr	r3, [r3, #32]
 800303e:	f023 0210 	bic.w	r2, r3, #16
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	6a1b      	ldr	r3, [r3, #32]
 8003050:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003058:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	031b      	lsls	r3, r3, #12
 800305e:	697a      	ldr	r2, [r7, #20]
 8003060:	4313      	orrs	r3, r2
 8003062:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800306a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	011b      	lsls	r3, r3, #4
 8003070:	693a      	ldr	r2, [r7, #16]
 8003072:	4313      	orrs	r3, r2
 8003074:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	697a      	ldr	r2, [r7, #20]
 800307a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	621a      	str	r2, [r3, #32]
}
 8003082:	bf00      	nop
 8003084:	371c      	adds	r7, #28
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr

0800308e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800308e:	b480      	push	{r7}
 8003090:	b085      	sub	sp, #20
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
 8003096:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030a6:	683a      	ldr	r2, [r7, #0]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	f043 0307 	orr.w	r3, r3, #7
 80030b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	68fa      	ldr	r2, [r7, #12]
 80030b6:	609a      	str	r2, [r3, #8]
}
 80030b8:	bf00      	nop
 80030ba:	3714      	adds	r7, #20
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b087      	sub	sp, #28
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	607a      	str	r2, [r7, #4]
 80030d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	021a      	lsls	r2, r3, #8
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	431a      	orrs	r2, r3
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	697a      	ldr	r2, [r7, #20]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	609a      	str	r2, [r3, #8]
}
 80030f8:	bf00      	nop
 80030fa:	371c      	adds	r7, #28
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003118:	2302      	movs	r3, #2
 800311a:	e05a      	b.n	80031d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2202      	movs	r2, #2
 8003128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003142:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	4313      	orrs	r3, r2
 800314c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a21      	ldr	r2, [pc, #132]	; (80031e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d022      	beq.n	80031a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003168:	d01d      	beq.n	80031a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a1d      	ldr	r2, [pc, #116]	; (80031e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d018      	beq.n	80031a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a1b      	ldr	r2, [pc, #108]	; (80031e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d013      	beq.n	80031a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a1a      	ldr	r2, [pc, #104]	; (80031ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d00e      	beq.n	80031a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a18      	ldr	r2, [pc, #96]	; (80031f0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d009      	beq.n	80031a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a17      	ldr	r2, [pc, #92]	; (80031f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d004      	beq.n	80031a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a15      	ldr	r2, [pc, #84]	; (80031f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d10c      	bne.n	80031c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	68ba      	ldr	r2, [r7, #8]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68ba      	ldr	r2, [r7, #8]
 80031be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	40010000 	.word	0x40010000
 80031e4:	40000400 	.word	0x40000400
 80031e8:	40000800 	.word	0x40000800
 80031ec:	40000c00 	.word	0x40000c00
 80031f0:	40010400 	.word	0x40010400
 80031f4:	40014000 	.word	0x40014000
 80031f8:	40001800 	.word	0x40001800

080031fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003218:	bf00      	nop
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e03f      	b.n	80032b6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d106      	bne.n	8003250 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f7fe f8f0 	bl	8001430 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2224      	movs	r2, #36	; 0x24
 8003254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68da      	ldr	r2, [r3, #12]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003266:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 fddb 	bl	8003e24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	691a      	ldr	r2, [r3, #16]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800327c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	695a      	ldr	r2, [r3, #20]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800328c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68da      	ldr	r2, [r3, #12]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800329c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2220      	movs	r2, #32
 80032a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2220      	movs	r2, #32
 80032b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b08a      	sub	sp, #40	; 0x28
 80032c2:	af02      	add	r7, sp, #8
 80032c4:	60f8      	str	r0, [r7, #12]
 80032c6:	60b9      	str	r1, [r7, #8]
 80032c8:	603b      	str	r3, [r7, #0]
 80032ca:	4613      	mov	r3, r2
 80032cc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80032ce:	2300      	movs	r3, #0
 80032d0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	2b20      	cmp	r3, #32
 80032dc:	d17c      	bne.n	80033d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d002      	beq.n	80032ea <HAL_UART_Transmit+0x2c>
 80032e4:	88fb      	ldrh	r3, [r7, #6]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e075      	b.n	80033da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d101      	bne.n	80032fc <HAL_UART_Transmit+0x3e>
 80032f8:	2302      	movs	r3, #2
 80032fa:	e06e      	b.n	80033da <HAL_UART_Transmit+0x11c>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2221      	movs	r2, #33	; 0x21
 800330e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003312:	f7fe fa93 	bl	800183c <HAL_GetTick>
 8003316:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	88fa      	ldrh	r2, [r7, #6]
 800331c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	88fa      	ldrh	r2, [r7, #6]
 8003322:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800332c:	d108      	bne.n	8003340 <HAL_UART_Transmit+0x82>
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d104      	bne.n	8003340 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003336:	2300      	movs	r3, #0
 8003338:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	61bb      	str	r3, [r7, #24]
 800333e:	e003      	b.n	8003348 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003344:	2300      	movs	r3, #0
 8003346:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003350:	e02a      	b.n	80033a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	2200      	movs	r2, #0
 800335a:	2180      	movs	r1, #128	; 0x80
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f000 fb1f 	bl	80039a0 <UART_WaitOnFlagUntilTimeout>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e036      	b.n	80033da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d10b      	bne.n	800338a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	881b      	ldrh	r3, [r3, #0]
 8003376:	461a      	mov	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003380:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	3302      	adds	r3, #2
 8003386:	61bb      	str	r3, [r7, #24]
 8003388:	e007      	b.n	800339a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	781a      	ldrb	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	3301      	adds	r3, #1
 8003398:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800339e:	b29b      	uxth	r3, r3
 80033a0:	3b01      	subs	r3, #1
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1cf      	bne.n	8003352 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	9300      	str	r3, [sp, #0]
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	2200      	movs	r2, #0
 80033ba:	2140      	movs	r1, #64	; 0x40
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	f000 faef 	bl	80039a0 <UART_WaitOnFlagUntilTimeout>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e006      	b.n	80033da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2220      	movs	r2, #32
 80033d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80033d4:	2300      	movs	r3, #0
 80033d6:	e000      	b.n	80033da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80033d8:	2302      	movs	r3, #2
  }
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3720      	adds	r7, #32
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b084      	sub	sp, #16
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	60f8      	str	r0, [r7, #12]
 80033ea:	60b9      	str	r1, [r7, #8]
 80033ec:	4613      	mov	r3, r2
 80033ee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b20      	cmp	r3, #32
 80033fa:	d11d      	bne.n	8003438 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d002      	beq.n	8003408 <HAL_UART_Receive_IT+0x26>
 8003402:	88fb      	ldrh	r3, [r7, #6]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e016      	b.n	800343a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003412:	2b01      	cmp	r3, #1
 8003414:	d101      	bne.n	800341a <HAL_UART_Receive_IT+0x38>
 8003416:	2302      	movs	r3, #2
 8003418:	e00f      	b.n	800343a <HAL_UART_Receive_IT+0x58>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2201      	movs	r2, #1
 800341e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2200      	movs	r2, #0
 8003426:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003428:	88fb      	ldrh	r3, [r7, #6]
 800342a:	461a      	mov	r2, r3
 800342c:	68b9      	ldr	r1, [r7, #8]
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f000 fb24 	bl	8003a7c <UART_Start_Receive_IT>
 8003434:	4603      	mov	r3, r0
 8003436:	e000      	b.n	800343a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003438:	2302      	movs	r3, #2
  }
}
 800343a:	4618      	mov	r0, r3
 800343c:	3710      	adds	r7, #16
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
	...

08003444 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b0ba      	sub	sp, #232	; 0xe8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800346a:	2300      	movs	r3, #0
 800346c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003470:	2300      	movs	r3, #0
 8003472:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800347a:	f003 030f 	and.w	r3, r3, #15
 800347e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003482:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10f      	bne.n	80034aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800348a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800348e:	f003 0320 	and.w	r3, r3, #32
 8003492:	2b00      	cmp	r3, #0
 8003494:	d009      	beq.n	80034aa <HAL_UART_IRQHandler+0x66>
 8003496:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800349a:	f003 0320 	and.w	r3, r3, #32
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 fc03 	bl	8003cae <UART_Receive_IT>
      return;
 80034a8:	e256      	b.n	8003958 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80034aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f000 80de 	beq.w	8003670 <HAL_UART_IRQHandler+0x22c>
 80034b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d106      	bne.n	80034ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80034c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034c4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 80d1 	beq.w	8003670 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80034ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00b      	beq.n	80034f2 <HAL_UART_IRQHandler+0xae>
 80034da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d005      	beq.n	80034f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ea:	f043 0201 	orr.w	r2, r3, #1
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034f6:	f003 0304 	and.w	r3, r3, #4
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00b      	beq.n	8003516 <HAL_UART_IRQHandler+0xd2>
 80034fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b00      	cmp	r3, #0
 8003508:	d005      	beq.n	8003516 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	f043 0202 	orr.w	r2, r3, #2
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00b      	beq.n	800353a <HAL_UART_IRQHandler+0xf6>
 8003522:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b00      	cmp	r3, #0
 800352c:	d005      	beq.n	800353a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003532:	f043 0204 	orr.w	r2, r3, #4
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800353a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800353e:	f003 0308 	and.w	r3, r3, #8
 8003542:	2b00      	cmp	r3, #0
 8003544:	d011      	beq.n	800356a <HAL_UART_IRQHandler+0x126>
 8003546:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800354a:	f003 0320 	and.w	r3, r3, #32
 800354e:	2b00      	cmp	r3, #0
 8003550:	d105      	bne.n	800355e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003552:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003556:	f003 0301 	and.w	r3, r3, #1
 800355a:	2b00      	cmp	r3, #0
 800355c:	d005      	beq.n	800356a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	f043 0208 	orr.w	r2, r3, #8
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356e:	2b00      	cmp	r3, #0
 8003570:	f000 81ed 	beq.w	800394e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003578:	f003 0320 	and.w	r3, r3, #32
 800357c:	2b00      	cmp	r3, #0
 800357e:	d008      	beq.n	8003592 <HAL_UART_IRQHandler+0x14e>
 8003580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003584:	f003 0320 	and.w	r3, r3, #32
 8003588:	2b00      	cmp	r3, #0
 800358a:	d002      	beq.n	8003592 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f000 fb8e 	bl	8003cae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359c:	2b40      	cmp	r3, #64	; 0x40
 800359e:	bf0c      	ite	eq
 80035a0:	2301      	moveq	r3, #1
 80035a2:	2300      	movne	r3, #0
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ae:	f003 0308 	and.w	r3, r3, #8
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d103      	bne.n	80035be <HAL_UART_IRQHandler+0x17a>
 80035b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d04f      	beq.n	800365e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 fa96 	bl	8003af0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ce:	2b40      	cmp	r3, #64	; 0x40
 80035d0:	d141      	bne.n	8003656 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	3314      	adds	r3, #20
 80035d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80035e0:	e853 3f00 	ldrex	r3, [r3]
 80035e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80035e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80035ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	3314      	adds	r3, #20
 80035fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80035fe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003602:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003606:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800360a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800360e:	e841 2300 	strex	r3, r2, [r1]
 8003612:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003616:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1d9      	bne.n	80035d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003622:	2b00      	cmp	r3, #0
 8003624:	d013      	beq.n	800364e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800362a:	4a7d      	ldr	r2, [pc, #500]	; (8003820 <HAL_UART_IRQHandler+0x3dc>)
 800362c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003632:	4618      	mov	r0, r3
 8003634:	f7fe fa8f 	bl	8001b56 <HAL_DMA_Abort_IT>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d016      	beq.n	800366c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003642:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003648:	4610      	mov	r0, r2
 800364a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800364c:	e00e      	b.n	800366c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 f990 	bl	8003974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003654:	e00a      	b.n	800366c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 f98c 	bl	8003974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800365c:	e006      	b.n	800366c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 f988 	bl	8003974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800366a:	e170      	b.n	800394e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800366c:	bf00      	nop
    return;
 800366e:	e16e      	b.n	800394e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003674:	2b01      	cmp	r3, #1
 8003676:	f040 814a 	bne.w	800390e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800367a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800367e:	f003 0310 	and.w	r3, r3, #16
 8003682:	2b00      	cmp	r3, #0
 8003684:	f000 8143 	beq.w	800390e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003688:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800368c:	f003 0310 	and.w	r3, r3, #16
 8003690:	2b00      	cmp	r3, #0
 8003692:	f000 813c 	beq.w	800390e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003696:	2300      	movs	r3, #0
 8003698:	60bb      	str	r3, [r7, #8]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	60bb      	str	r3, [r7, #8]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	60bb      	str	r3, [r7, #8]
 80036aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b6:	2b40      	cmp	r3, #64	; 0x40
 80036b8:	f040 80b4 	bne.w	8003824 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80036c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f000 8140 	beq.w	8003952 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80036d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80036da:	429a      	cmp	r2, r3
 80036dc:	f080 8139 	bcs.w	8003952 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80036e6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036f2:	f000 8088 	beq.w	8003806 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	330c      	adds	r3, #12
 80036fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003700:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003704:	e853 3f00 	ldrex	r3, [r3]
 8003708:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800370c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003710:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003714:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	330c      	adds	r3, #12
 800371e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003722:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003726:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800372a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800372e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003732:	e841 2300 	strex	r3, r2, [r1]
 8003736:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800373a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800373e:	2b00      	cmp	r3, #0
 8003740:	d1d9      	bne.n	80036f6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	3314      	adds	r3, #20
 8003748:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800374a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800374c:	e853 3f00 	ldrex	r3, [r3]
 8003750:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003752:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003754:	f023 0301 	bic.w	r3, r3, #1
 8003758:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	3314      	adds	r3, #20
 8003762:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003766:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800376a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800376c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800376e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003772:	e841 2300 	strex	r3, r2, [r1]
 8003776:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003778:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1e1      	bne.n	8003742 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	3314      	adds	r3, #20
 8003784:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003786:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003788:	e853 3f00 	ldrex	r3, [r3]
 800378c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800378e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003790:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003794:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	3314      	adds	r3, #20
 800379e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80037a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80037a4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80037a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80037aa:	e841 2300 	strex	r3, r2, [r1]
 80037ae:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80037b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d1e3      	bne.n	800377e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2220      	movs	r2, #32
 80037ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	330c      	adds	r3, #12
 80037ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037ce:	e853 3f00 	ldrex	r3, [r3]
 80037d2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80037d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037d6:	f023 0310 	bic.w	r3, r3, #16
 80037da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	330c      	adds	r3, #12
 80037e4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80037e8:	65ba      	str	r2, [r7, #88]	; 0x58
 80037ea:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80037ee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80037f0:	e841 2300 	strex	r3, r2, [r1]
 80037f4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80037f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1e3      	bne.n	80037c4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003800:	4618      	mov	r0, r3
 8003802:	f7fe f938 	bl	8001a76 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800380e:	b29b      	uxth	r3, r3
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	b29b      	uxth	r3, r3
 8003814:	4619      	mov	r1, r3
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 f8b6 	bl	8003988 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800381c:	e099      	b.n	8003952 <HAL_UART_IRQHandler+0x50e>
 800381e:	bf00      	nop
 8003820:	08003bb7 	.word	0x08003bb7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800382c:	b29b      	uxth	r3, r3
 800382e:	1ad3      	subs	r3, r2, r3
 8003830:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003838:	b29b      	uxth	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	f000 808b 	beq.w	8003956 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003840:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003844:	2b00      	cmp	r3, #0
 8003846:	f000 8086 	beq.w	8003956 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	330c      	adds	r3, #12
 8003850:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003854:	e853 3f00 	ldrex	r3, [r3]
 8003858:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800385a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800385c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003860:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	330c      	adds	r3, #12
 800386a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800386e:	647a      	str	r2, [r7, #68]	; 0x44
 8003870:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003872:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003874:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003876:	e841 2300 	strex	r3, r2, [r1]
 800387a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800387c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1e3      	bne.n	800384a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	3314      	adds	r3, #20
 8003888:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388c:	e853 3f00 	ldrex	r3, [r3]
 8003890:	623b      	str	r3, [r7, #32]
   return(result);
 8003892:	6a3b      	ldr	r3, [r7, #32]
 8003894:	f023 0301 	bic.w	r3, r3, #1
 8003898:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	3314      	adds	r3, #20
 80038a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80038a6:	633a      	str	r2, [r7, #48]	; 0x30
 80038a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80038ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038ae:	e841 2300 	strex	r3, r2, [r1]
 80038b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80038b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1e3      	bne.n	8003882 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2220      	movs	r2, #32
 80038be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	330c      	adds	r3, #12
 80038ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	e853 3f00 	ldrex	r3, [r3]
 80038d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f023 0310 	bic.w	r3, r3, #16
 80038de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	330c      	adds	r3, #12
 80038e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80038ec:	61fa      	str	r2, [r7, #28]
 80038ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f0:	69b9      	ldr	r1, [r7, #24]
 80038f2:	69fa      	ldr	r2, [r7, #28]
 80038f4:	e841 2300 	strex	r3, r2, [r1]
 80038f8:	617b      	str	r3, [r7, #20]
   return(result);
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d1e3      	bne.n	80038c8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003900:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003904:	4619      	mov	r1, r3
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 f83e 	bl	8003988 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800390c:	e023      	b.n	8003956 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800390e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003916:	2b00      	cmp	r3, #0
 8003918:	d009      	beq.n	800392e <HAL_UART_IRQHandler+0x4ea>
 800391a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800391e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003922:	2b00      	cmp	r3, #0
 8003924:	d003      	beq.n	800392e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f000 f959 	bl	8003bde <UART_Transmit_IT>
    return;
 800392c:	e014      	b.n	8003958 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800392e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00e      	beq.n	8003958 <HAL_UART_IRQHandler+0x514>
 800393a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800393e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003942:	2b00      	cmp	r3, #0
 8003944:	d008      	beq.n	8003958 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 f999 	bl	8003c7e <UART_EndTransmit_IT>
    return;
 800394c:	e004      	b.n	8003958 <HAL_UART_IRQHandler+0x514>
    return;
 800394e:	bf00      	nop
 8003950:	e002      	b.n	8003958 <HAL_UART_IRQHandler+0x514>
      return;
 8003952:	bf00      	nop
 8003954:	e000      	b.n	8003958 <HAL_UART_IRQHandler+0x514>
      return;
 8003956:	bf00      	nop
  }
}
 8003958:	37e8      	adds	r7, #232	; 0xe8
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop

08003960 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	460b      	mov	r3, r1
 8003992:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b090      	sub	sp, #64	; 0x40
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	603b      	str	r3, [r7, #0]
 80039ac:	4613      	mov	r3, r2
 80039ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039b0:	e050      	b.n	8003a54 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b8:	d04c      	beq.n	8003a54 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80039ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d007      	beq.n	80039d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80039c0:	f7fd ff3c 	bl	800183c <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d241      	bcs.n	8003a54 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	330c      	adds	r3, #12
 80039d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039da:	e853 3f00 	ldrex	r3, [r3]
 80039de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80039e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80039e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	330c      	adds	r3, #12
 80039ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039f0:	637a      	str	r2, [r7, #52]	; 0x34
 80039f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80039f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039f8:	e841 2300 	strex	r3, r2, [r1]
 80039fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80039fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d1e5      	bne.n	80039d0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	3314      	adds	r3, #20
 8003a0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	e853 3f00 	ldrex	r3, [r3]
 8003a12:	613b      	str	r3, [r7, #16]
   return(result);
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	f023 0301 	bic.w	r3, r3, #1
 8003a1a:	63bb      	str	r3, [r7, #56]	; 0x38
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	3314      	adds	r3, #20
 8003a22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a24:	623a      	str	r2, [r7, #32]
 8003a26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a28:	69f9      	ldr	r1, [r7, #28]
 8003a2a:	6a3a      	ldr	r2, [r7, #32]
 8003a2c:	e841 2300 	strex	r3, r2, [r1]
 8003a30:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a32:	69bb      	ldr	r3, [r7, #24]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d1e5      	bne.n	8003a04 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2220      	movs	r2, #32
 8003a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e00f      	b.n	8003a74 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	68ba      	ldr	r2, [r7, #8]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	bf0c      	ite	eq
 8003a64:	2301      	moveq	r3, #1
 8003a66:	2300      	movne	r3, #0
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	79fb      	ldrb	r3, [r7, #7]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d09f      	beq.n	80039b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3740      	adds	r7, #64	; 0x40
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b085      	sub	sp, #20
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	4613      	mov	r3, r2
 8003a88:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	68ba      	ldr	r2, [r7, #8]
 8003a8e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	88fa      	ldrh	r2, [r7, #6]
 8003a94:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	88fa      	ldrh	r2, [r7, #6]
 8003a9a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2222      	movs	r2, #34	; 0x22
 8003aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68da      	ldr	r2, [r3, #12]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ac0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	695a      	ldr	r2, [r3, #20]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f042 0201 	orr.w	r2, r2, #1
 8003ad0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68da      	ldr	r2, [r3, #12]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f042 0220 	orr.w	r2, r2, #32
 8003ae0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003ae2:	2300      	movs	r3, #0
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3714      	adds	r7, #20
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr

08003af0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b095      	sub	sp, #84	; 0x54
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	330c      	adds	r3, #12
 8003afe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b02:	e853 3f00 	ldrex	r3, [r3]
 8003b06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003b0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	330c      	adds	r3, #12
 8003b16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b18:	643a      	str	r2, [r7, #64]	; 0x40
 8003b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003b1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b20:	e841 2300 	strex	r3, r2, [r1]
 8003b24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d1e5      	bne.n	8003af8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3314      	adds	r3, #20
 8003b32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	e853 3f00 	ldrex	r3, [r3]
 8003b3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	f023 0301 	bic.w	r3, r3, #1
 8003b42:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	3314      	adds	r3, #20
 8003b4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b54:	e841 2300 	strex	r3, r2, [r1]
 8003b58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1e5      	bne.n	8003b2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d119      	bne.n	8003b9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	330c      	adds	r3, #12
 8003b6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	e853 3f00 	ldrex	r3, [r3]
 8003b76:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	f023 0310 	bic.w	r3, r3, #16
 8003b7e:	647b      	str	r3, [r7, #68]	; 0x44
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	330c      	adds	r3, #12
 8003b86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b88:	61ba      	str	r2, [r7, #24]
 8003b8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8c:	6979      	ldr	r1, [r7, #20]
 8003b8e:	69ba      	ldr	r2, [r7, #24]
 8003b90:	e841 2300 	strex	r3, r2, [r1]
 8003b94:	613b      	str	r3, [r7, #16]
   return(result);
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1e5      	bne.n	8003b68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003baa:	bf00      	nop
 8003bac:	3754      	adds	r7, #84	; 0x54
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr

08003bb6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bb6:	b580      	push	{r7, lr}
 8003bb8:	b084      	sub	sp, #16
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bd0:	68f8      	ldr	r0, [r7, #12]
 8003bd2:	f7ff fecf 	bl	8003974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bd6:	bf00      	nop
 8003bd8:	3710      	adds	r7, #16
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b085      	sub	sp, #20
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b21      	cmp	r3, #33	; 0x21
 8003bf0:	d13e      	bne.n	8003c70 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bfa:	d114      	bne.n	8003c26 <UART_Transmit_IT+0x48>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d110      	bne.n	8003c26 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	881b      	ldrh	r3, [r3, #0]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c18:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a1b      	ldr	r3, [r3, #32]
 8003c1e:	1c9a      	adds	r2, r3, #2
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	621a      	str	r2, [r3, #32]
 8003c24:	e008      	b.n	8003c38 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	1c59      	adds	r1, r3, #1
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	6211      	str	r1, [r2, #32]
 8003c30:	781a      	ldrb	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	4619      	mov	r1, r3
 8003c46:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d10f      	bne.n	8003c6c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68da      	ldr	r2, [r3, #12]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c5a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68da      	ldr	r2, [r3, #12]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c6a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	e000      	b.n	8003c72 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003c70:	2302      	movs	r3, #2
  }
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr

08003c7e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c7e:	b580      	push	{r7, lr}
 8003c80:	b082      	sub	sp, #8
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68da      	ldr	r2, [r3, #12]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c94:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2220      	movs	r2, #32
 8003c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f7ff fe5e 	bl	8003960 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3708      	adds	r7, #8
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b08c      	sub	sp, #48	; 0x30
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b22      	cmp	r3, #34	; 0x22
 8003cc0:	f040 80ab 	bne.w	8003e1a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ccc:	d117      	bne.n	8003cfe <UART_Receive_IT+0x50>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d113      	bne.n	8003cfe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cde:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf6:	1c9a      	adds	r2, r3, #2
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	629a      	str	r2, [r3, #40]	; 0x28
 8003cfc:	e026      	b.n	8003d4c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d02:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003d04:	2300      	movs	r3, #0
 8003d06:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d10:	d007      	beq.n	8003d22 <UART_Receive_IT+0x74>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10a      	bne.n	8003d30 <UART_Receive_IT+0x82>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d106      	bne.n	8003d30 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	b2da      	uxtb	r2, r3
 8003d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d2c:	701a      	strb	r2, [r3, #0]
 8003d2e:	e008      	b.n	8003d42 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d3c:	b2da      	uxtb	r2, r3
 8003d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d40:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d46:	1c5a      	adds	r2, r3, #1
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	3b01      	subs	r3, #1
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	4619      	mov	r1, r3
 8003d5a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d15a      	bne.n	8003e16 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68da      	ldr	r2, [r3, #12]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f022 0220 	bic.w	r2, r2, #32
 8003d6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68da      	ldr	r2, [r3, #12]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d7e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	695a      	ldr	r2, [r3, #20]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f022 0201 	bic.w	r2, r2, #1
 8003d8e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2220      	movs	r2, #32
 8003d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d135      	bne.n	8003e0c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	330c      	adds	r3, #12
 8003dac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	e853 3f00 	ldrex	r3, [r3]
 8003db4:	613b      	str	r3, [r7, #16]
   return(result);
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	f023 0310 	bic.w	r3, r3, #16
 8003dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	330c      	adds	r3, #12
 8003dc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dc6:	623a      	str	r2, [r7, #32]
 8003dc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dca:	69f9      	ldr	r1, [r7, #28]
 8003dcc:	6a3a      	ldr	r2, [r7, #32]
 8003dce:	e841 2300 	strex	r3, r2, [r1]
 8003dd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d1e5      	bne.n	8003da6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0310 	and.w	r3, r3, #16
 8003de4:	2b10      	cmp	r3, #16
 8003de6:	d10a      	bne.n	8003dfe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003de8:	2300      	movs	r3, #0
 8003dea:	60fb      	str	r3, [r7, #12]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	60fb      	str	r3, [r7, #12]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	60fb      	str	r3, [r7, #12]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e02:	4619      	mov	r1, r3
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f7ff fdbf 	bl	8003988 <HAL_UARTEx_RxEventCallback>
 8003e0a:	e002      	b.n	8003e12 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f7fd f907 	bl	8001020 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003e12:	2300      	movs	r3, #0
 8003e14:	e002      	b.n	8003e1c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003e16:	2300      	movs	r3, #0
 8003e18:	e000      	b.n	8003e1c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003e1a:	2302      	movs	r3, #2
  }
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3730      	adds	r7, #48	; 0x30
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e28:	b09f      	sub	sp, #124	; 0x7c
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	691b      	ldr	r3, [r3, #16]
 8003e34:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e3a:	68d9      	ldr	r1, [r3, #12]
 8003e3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	ea40 0301 	orr.w	r3, r0, r1
 8003e44:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	431a      	orrs	r2, r3
 8003e50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	431a      	orrs	r2, r3
 8003e56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e58:	69db      	ldr	r3, [r3, #28]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003e5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e68:	f021 010c 	bic.w	r1, r1, #12
 8003e6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e72:	430b      	orrs	r3, r1
 8003e74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e82:	6999      	ldr	r1, [r3, #24]
 8003e84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	ea40 0301 	orr.w	r3, r0, r1
 8003e8c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	4bc5      	ldr	r3, [pc, #788]	; (80041a8 <UART_SetConfig+0x384>)
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d004      	beq.n	8003ea2 <UART_SetConfig+0x7e>
 8003e98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	4bc3      	ldr	r3, [pc, #780]	; (80041ac <UART_SetConfig+0x388>)
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d103      	bne.n	8003eaa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ea2:	f7fe f92f 	bl	8002104 <HAL_RCC_GetPCLK2Freq>
 8003ea6:	6778      	str	r0, [r7, #116]	; 0x74
 8003ea8:	e002      	b.n	8003eb0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003eaa:	f7fe f917 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8003eae:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003eb2:	69db      	ldr	r3, [r3, #28]
 8003eb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eb8:	f040 80b6 	bne.w	8004028 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ebc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ebe:	461c      	mov	r4, r3
 8003ec0:	f04f 0500 	mov.w	r5, #0
 8003ec4:	4622      	mov	r2, r4
 8003ec6:	462b      	mov	r3, r5
 8003ec8:	1891      	adds	r1, r2, r2
 8003eca:	6439      	str	r1, [r7, #64]	; 0x40
 8003ecc:	415b      	adcs	r3, r3
 8003ece:	647b      	str	r3, [r7, #68]	; 0x44
 8003ed0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003ed4:	1912      	adds	r2, r2, r4
 8003ed6:	eb45 0303 	adc.w	r3, r5, r3
 8003eda:	f04f 0000 	mov.w	r0, #0
 8003ede:	f04f 0100 	mov.w	r1, #0
 8003ee2:	00d9      	lsls	r1, r3, #3
 8003ee4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003ee8:	00d0      	lsls	r0, r2, #3
 8003eea:	4602      	mov	r2, r0
 8003eec:	460b      	mov	r3, r1
 8003eee:	1911      	adds	r1, r2, r4
 8003ef0:	6639      	str	r1, [r7, #96]	; 0x60
 8003ef2:	416b      	adcs	r3, r5
 8003ef4:	667b      	str	r3, [r7, #100]	; 0x64
 8003ef6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	461a      	mov	r2, r3
 8003efc:	f04f 0300 	mov.w	r3, #0
 8003f00:	1891      	adds	r1, r2, r2
 8003f02:	63b9      	str	r1, [r7, #56]	; 0x38
 8003f04:	415b      	adcs	r3, r3
 8003f06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003f0c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003f10:	f7fc fe7a 	bl	8000c08 <__aeabi_uldivmod>
 8003f14:	4602      	mov	r2, r0
 8003f16:	460b      	mov	r3, r1
 8003f18:	4ba5      	ldr	r3, [pc, #660]	; (80041b0 <UART_SetConfig+0x38c>)
 8003f1a:	fba3 2302 	umull	r2, r3, r3, r2
 8003f1e:	095b      	lsrs	r3, r3, #5
 8003f20:	011e      	lsls	r6, r3, #4
 8003f22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f24:	461c      	mov	r4, r3
 8003f26:	f04f 0500 	mov.w	r5, #0
 8003f2a:	4622      	mov	r2, r4
 8003f2c:	462b      	mov	r3, r5
 8003f2e:	1891      	adds	r1, r2, r2
 8003f30:	6339      	str	r1, [r7, #48]	; 0x30
 8003f32:	415b      	adcs	r3, r3
 8003f34:	637b      	str	r3, [r7, #52]	; 0x34
 8003f36:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003f3a:	1912      	adds	r2, r2, r4
 8003f3c:	eb45 0303 	adc.w	r3, r5, r3
 8003f40:	f04f 0000 	mov.w	r0, #0
 8003f44:	f04f 0100 	mov.w	r1, #0
 8003f48:	00d9      	lsls	r1, r3, #3
 8003f4a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f4e:	00d0      	lsls	r0, r2, #3
 8003f50:	4602      	mov	r2, r0
 8003f52:	460b      	mov	r3, r1
 8003f54:	1911      	adds	r1, r2, r4
 8003f56:	65b9      	str	r1, [r7, #88]	; 0x58
 8003f58:	416b      	adcs	r3, r5
 8003f5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	461a      	mov	r2, r3
 8003f62:	f04f 0300 	mov.w	r3, #0
 8003f66:	1891      	adds	r1, r2, r2
 8003f68:	62b9      	str	r1, [r7, #40]	; 0x28
 8003f6a:	415b      	adcs	r3, r3
 8003f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003f72:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003f76:	f7fc fe47 	bl	8000c08 <__aeabi_uldivmod>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	4b8c      	ldr	r3, [pc, #560]	; (80041b0 <UART_SetConfig+0x38c>)
 8003f80:	fba3 1302 	umull	r1, r3, r3, r2
 8003f84:	095b      	lsrs	r3, r3, #5
 8003f86:	2164      	movs	r1, #100	; 0x64
 8003f88:	fb01 f303 	mul.w	r3, r1, r3
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	3332      	adds	r3, #50	; 0x32
 8003f92:	4a87      	ldr	r2, [pc, #540]	; (80041b0 <UART_SetConfig+0x38c>)
 8003f94:	fba2 2303 	umull	r2, r3, r2, r3
 8003f98:	095b      	lsrs	r3, r3, #5
 8003f9a:	005b      	lsls	r3, r3, #1
 8003f9c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003fa0:	441e      	add	r6, r3
 8003fa2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f04f 0100 	mov.w	r1, #0
 8003faa:	4602      	mov	r2, r0
 8003fac:	460b      	mov	r3, r1
 8003fae:	1894      	adds	r4, r2, r2
 8003fb0:	623c      	str	r4, [r7, #32]
 8003fb2:	415b      	adcs	r3, r3
 8003fb4:	627b      	str	r3, [r7, #36]	; 0x24
 8003fb6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003fba:	1812      	adds	r2, r2, r0
 8003fbc:	eb41 0303 	adc.w	r3, r1, r3
 8003fc0:	f04f 0400 	mov.w	r4, #0
 8003fc4:	f04f 0500 	mov.w	r5, #0
 8003fc8:	00dd      	lsls	r5, r3, #3
 8003fca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003fce:	00d4      	lsls	r4, r2, #3
 8003fd0:	4622      	mov	r2, r4
 8003fd2:	462b      	mov	r3, r5
 8003fd4:	1814      	adds	r4, r2, r0
 8003fd6:	653c      	str	r4, [r7, #80]	; 0x50
 8003fd8:	414b      	adcs	r3, r1
 8003fda:	657b      	str	r3, [r7, #84]	; 0x54
 8003fdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	f04f 0300 	mov.w	r3, #0
 8003fe6:	1891      	adds	r1, r2, r2
 8003fe8:	61b9      	str	r1, [r7, #24]
 8003fea:	415b      	adcs	r3, r3
 8003fec:	61fb      	str	r3, [r7, #28]
 8003fee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ff2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003ff6:	f7fc fe07 	bl	8000c08 <__aeabi_uldivmod>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	4b6c      	ldr	r3, [pc, #432]	; (80041b0 <UART_SetConfig+0x38c>)
 8004000:	fba3 1302 	umull	r1, r3, r3, r2
 8004004:	095b      	lsrs	r3, r3, #5
 8004006:	2164      	movs	r1, #100	; 0x64
 8004008:	fb01 f303 	mul.w	r3, r1, r3
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	3332      	adds	r3, #50	; 0x32
 8004012:	4a67      	ldr	r2, [pc, #412]	; (80041b0 <UART_SetConfig+0x38c>)
 8004014:	fba2 2303 	umull	r2, r3, r2, r3
 8004018:	095b      	lsrs	r3, r3, #5
 800401a:	f003 0207 	and.w	r2, r3, #7
 800401e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4432      	add	r2, r6
 8004024:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004026:	e0b9      	b.n	800419c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004028:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800402a:	461c      	mov	r4, r3
 800402c:	f04f 0500 	mov.w	r5, #0
 8004030:	4622      	mov	r2, r4
 8004032:	462b      	mov	r3, r5
 8004034:	1891      	adds	r1, r2, r2
 8004036:	6139      	str	r1, [r7, #16]
 8004038:	415b      	adcs	r3, r3
 800403a:	617b      	str	r3, [r7, #20]
 800403c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004040:	1912      	adds	r2, r2, r4
 8004042:	eb45 0303 	adc.w	r3, r5, r3
 8004046:	f04f 0000 	mov.w	r0, #0
 800404a:	f04f 0100 	mov.w	r1, #0
 800404e:	00d9      	lsls	r1, r3, #3
 8004050:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004054:	00d0      	lsls	r0, r2, #3
 8004056:	4602      	mov	r2, r0
 8004058:	460b      	mov	r3, r1
 800405a:	eb12 0804 	adds.w	r8, r2, r4
 800405e:	eb43 0905 	adc.w	r9, r3, r5
 8004062:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	4618      	mov	r0, r3
 8004068:	f04f 0100 	mov.w	r1, #0
 800406c:	f04f 0200 	mov.w	r2, #0
 8004070:	f04f 0300 	mov.w	r3, #0
 8004074:	008b      	lsls	r3, r1, #2
 8004076:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800407a:	0082      	lsls	r2, r0, #2
 800407c:	4640      	mov	r0, r8
 800407e:	4649      	mov	r1, r9
 8004080:	f7fc fdc2 	bl	8000c08 <__aeabi_uldivmod>
 8004084:	4602      	mov	r2, r0
 8004086:	460b      	mov	r3, r1
 8004088:	4b49      	ldr	r3, [pc, #292]	; (80041b0 <UART_SetConfig+0x38c>)
 800408a:	fba3 2302 	umull	r2, r3, r3, r2
 800408e:	095b      	lsrs	r3, r3, #5
 8004090:	011e      	lsls	r6, r3, #4
 8004092:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004094:	4618      	mov	r0, r3
 8004096:	f04f 0100 	mov.w	r1, #0
 800409a:	4602      	mov	r2, r0
 800409c:	460b      	mov	r3, r1
 800409e:	1894      	adds	r4, r2, r2
 80040a0:	60bc      	str	r4, [r7, #8]
 80040a2:	415b      	adcs	r3, r3
 80040a4:	60fb      	str	r3, [r7, #12]
 80040a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040aa:	1812      	adds	r2, r2, r0
 80040ac:	eb41 0303 	adc.w	r3, r1, r3
 80040b0:	f04f 0400 	mov.w	r4, #0
 80040b4:	f04f 0500 	mov.w	r5, #0
 80040b8:	00dd      	lsls	r5, r3, #3
 80040ba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80040be:	00d4      	lsls	r4, r2, #3
 80040c0:	4622      	mov	r2, r4
 80040c2:	462b      	mov	r3, r5
 80040c4:	1814      	adds	r4, r2, r0
 80040c6:	64bc      	str	r4, [r7, #72]	; 0x48
 80040c8:	414b      	adcs	r3, r1
 80040ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	4618      	mov	r0, r3
 80040d2:	f04f 0100 	mov.w	r1, #0
 80040d6:	f04f 0200 	mov.w	r2, #0
 80040da:	f04f 0300 	mov.w	r3, #0
 80040de:	008b      	lsls	r3, r1, #2
 80040e0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80040e4:	0082      	lsls	r2, r0, #2
 80040e6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80040ea:	f7fc fd8d 	bl	8000c08 <__aeabi_uldivmod>
 80040ee:	4602      	mov	r2, r0
 80040f0:	460b      	mov	r3, r1
 80040f2:	4b2f      	ldr	r3, [pc, #188]	; (80041b0 <UART_SetConfig+0x38c>)
 80040f4:	fba3 1302 	umull	r1, r3, r3, r2
 80040f8:	095b      	lsrs	r3, r3, #5
 80040fa:	2164      	movs	r1, #100	; 0x64
 80040fc:	fb01 f303 	mul.w	r3, r1, r3
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	011b      	lsls	r3, r3, #4
 8004104:	3332      	adds	r3, #50	; 0x32
 8004106:	4a2a      	ldr	r2, [pc, #168]	; (80041b0 <UART_SetConfig+0x38c>)
 8004108:	fba2 2303 	umull	r2, r3, r2, r3
 800410c:	095b      	lsrs	r3, r3, #5
 800410e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004112:	441e      	add	r6, r3
 8004114:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004116:	4618      	mov	r0, r3
 8004118:	f04f 0100 	mov.w	r1, #0
 800411c:	4602      	mov	r2, r0
 800411e:	460b      	mov	r3, r1
 8004120:	1894      	adds	r4, r2, r2
 8004122:	603c      	str	r4, [r7, #0]
 8004124:	415b      	adcs	r3, r3
 8004126:	607b      	str	r3, [r7, #4]
 8004128:	e9d7 2300 	ldrd	r2, r3, [r7]
 800412c:	1812      	adds	r2, r2, r0
 800412e:	eb41 0303 	adc.w	r3, r1, r3
 8004132:	f04f 0400 	mov.w	r4, #0
 8004136:	f04f 0500 	mov.w	r5, #0
 800413a:	00dd      	lsls	r5, r3, #3
 800413c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004140:	00d4      	lsls	r4, r2, #3
 8004142:	4622      	mov	r2, r4
 8004144:	462b      	mov	r3, r5
 8004146:	eb12 0a00 	adds.w	sl, r2, r0
 800414a:	eb43 0b01 	adc.w	fp, r3, r1
 800414e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	4618      	mov	r0, r3
 8004154:	f04f 0100 	mov.w	r1, #0
 8004158:	f04f 0200 	mov.w	r2, #0
 800415c:	f04f 0300 	mov.w	r3, #0
 8004160:	008b      	lsls	r3, r1, #2
 8004162:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004166:	0082      	lsls	r2, r0, #2
 8004168:	4650      	mov	r0, sl
 800416a:	4659      	mov	r1, fp
 800416c:	f7fc fd4c 	bl	8000c08 <__aeabi_uldivmod>
 8004170:	4602      	mov	r2, r0
 8004172:	460b      	mov	r3, r1
 8004174:	4b0e      	ldr	r3, [pc, #56]	; (80041b0 <UART_SetConfig+0x38c>)
 8004176:	fba3 1302 	umull	r1, r3, r3, r2
 800417a:	095b      	lsrs	r3, r3, #5
 800417c:	2164      	movs	r1, #100	; 0x64
 800417e:	fb01 f303 	mul.w	r3, r1, r3
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	011b      	lsls	r3, r3, #4
 8004186:	3332      	adds	r3, #50	; 0x32
 8004188:	4a09      	ldr	r2, [pc, #36]	; (80041b0 <UART_SetConfig+0x38c>)
 800418a:	fba2 2303 	umull	r2, r3, r2, r3
 800418e:	095b      	lsrs	r3, r3, #5
 8004190:	f003 020f 	and.w	r2, r3, #15
 8004194:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4432      	add	r2, r6
 800419a:	609a      	str	r2, [r3, #8]
}
 800419c:	bf00      	nop
 800419e:	377c      	adds	r7, #124	; 0x7c
 80041a0:	46bd      	mov	sp, r7
 80041a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041a6:	bf00      	nop
 80041a8:	40011000 	.word	0x40011000
 80041ac:	40011400 	.word	0x40011400
 80041b0:	51eb851f 	.word	0x51eb851f

080041b4 <__errno>:
 80041b4:	4b01      	ldr	r3, [pc, #4]	; (80041bc <__errno+0x8>)
 80041b6:	6818      	ldr	r0, [r3, #0]
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	2000000c 	.word	0x2000000c

080041c0 <__libc_init_array>:
 80041c0:	b570      	push	{r4, r5, r6, lr}
 80041c2:	4d0d      	ldr	r5, [pc, #52]	; (80041f8 <__libc_init_array+0x38>)
 80041c4:	4c0d      	ldr	r4, [pc, #52]	; (80041fc <__libc_init_array+0x3c>)
 80041c6:	1b64      	subs	r4, r4, r5
 80041c8:	10a4      	asrs	r4, r4, #2
 80041ca:	2600      	movs	r6, #0
 80041cc:	42a6      	cmp	r6, r4
 80041ce:	d109      	bne.n	80041e4 <__libc_init_array+0x24>
 80041d0:	4d0b      	ldr	r5, [pc, #44]	; (8004200 <__libc_init_array+0x40>)
 80041d2:	4c0c      	ldr	r4, [pc, #48]	; (8004204 <__libc_init_array+0x44>)
 80041d4:	f002 fece 	bl	8006f74 <_init>
 80041d8:	1b64      	subs	r4, r4, r5
 80041da:	10a4      	asrs	r4, r4, #2
 80041dc:	2600      	movs	r6, #0
 80041de:	42a6      	cmp	r6, r4
 80041e0:	d105      	bne.n	80041ee <__libc_init_array+0x2e>
 80041e2:	bd70      	pop	{r4, r5, r6, pc}
 80041e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80041e8:	4798      	blx	r3
 80041ea:	3601      	adds	r6, #1
 80041ec:	e7ee      	b.n	80041cc <__libc_init_array+0xc>
 80041ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80041f2:	4798      	blx	r3
 80041f4:	3601      	adds	r6, #1
 80041f6:	e7f2      	b.n	80041de <__libc_init_array+0x1e>
 80041f8:	080073dc 	.word	0x080073dc
 80041fc:	080073dc 	.word	0x080073dc
 8004200:	080073dc 	.word	0x080073dc
 8004204:	080073e0 	.word	0x080073e0

08004208 <memset>:
 8004208:	4402      	add	r2, r0
 800420a:	4603      	mov	r3, r0
 800420c:	4293      	cmp	r3, r2
 800420e:	d100      	bne.n	8004212 <memset+0xa>
 8004210:	4770      	bx	lr
 8004212:	f803 1b01 	strb.w	r1, [r3], #1
 8004216:	e7f9      	b.n	800420c <memset+0x4>

08004218 <__cvt>:
 8004218:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800421c:	ec55 4b10 	vmov	r4, r5, d0
 8004220:	2d00      	cmp	r5, #0
 8004222:	460e      	mov	r6, r1
 8004224:	4619      	mov	r1, r3
 8004226:	462b      	mov	r3, r5
 8004228:	bfbb      	ittet	lt
 800422a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800422e:	461d      	movlt	r5, r3
 8004230:	2300      	movge	r3, #0
 8004232:	232d      	movlt	r3, #45	; 0x2d
 8004234:	700b      	strb	r3, [r1, #0]
 8004236:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004238:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800423c:	4691      	mov	r9, r2
 800423e:	f023 0820 	bic.w	r8, r3, #32
 8004242:	bfbc      	itt	lt
 8004244:	4622      	movlt	r2, r4
 8004246:	4614      	movlt	r4, r2
 8004248:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800424c:	d005      	beq.n	800425a <__cvt+0x42>
 800424e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004252:	d100      	bne.n	8004256 <__cvt+0x3e>
 8004254:	3601      	adds	r6, #1
 8004256:	2102      	movs	r1, #2
 8004258:	e000      	b.n	800425c <__cvt+0x44>
 800425a:	2103      	movs	r1, #3
 800425c:	ab03      	add	r3, sp, #12
 800425e:	9301      	str	r3, [sp, #4]
 8004260:	ab02      	add	r3, sp, #8
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	ec45 4b10 	vmov	d0, r4, r5
 8004268:	4653      	mov	r3, sl
 800426a:	4632      	mov	r2, r6
 800426c:	f000 fd04 	bl	8004c78 <_dtoa_r>
 8004270:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004274:	4607      	mov	r7, r0
 8004276:	d102      	bne.n	800427e <__cvt+0x66>
 8004278:	f019 0f01 	tst.w	r9, #1
 800427c:	d022      	beq.n	80042c4 <__cvt+0xac>
 800427e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004282:	eb07 0906 	add.w	r9, r7, r6
 8004286:	d110      	bne.n	80042aa <__cvt+0x92>
 8004288:	783b      	ldrb	r3, [r7, #0]
 800428a:	2b30      	cmp	r3, #48	; 0x30
 800428c:	d10a      	bne.n	80042a4 <__cvt+0x8c>
 800428e:	2200      	movs	r2, #0
 8004290:	2300      	movs	r3, #0
 8004292:	4620      	mov	r0, r4
 8004294:	4629      	mov	r1, r5
 8004296:	f7fc fc47 	bl	8000b28 <__aeabi_dcmpeq>
 800429a:	b918      	cbnz	r0, 80042a4 <__cvt+0x8c>
 800429c:	f1c6 0601 	rsb	r6, r6, #1
 80042a0:	f8ca 6000 	str.w	r6, [sl]
 80042a4:	f8da 3000 	ldr.w	r3, [sl]
 80042a8:	4499      	add	r9, r3
 80042aa:	2200      	movs	r2, #0
 80042ac:	2300      	movs	r3, #0
 80042ae:	4620      	mov	r0, r4
 80042b0:	4629      	mov	r1, r5
 80042b2:	f7fc fc39 	bl	8000b28 <__aeabi_dcmpeq>
 80042b6:	b108      	cbz	r0, 80042bc <__cvt+0xa4>
 80042b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80042bc:	2230      	movs	r2, #48	; 0x30
 80042be:	9b03      	ldr	r3, [sp, #12]
 80042c0:	454b      	cmp	r3, r9
 80042c2:	d307      	bcc.n	80042d4 <__cvt+0xbc>
 80042c4:	9b03      	ldr	r3, [sp, #12]
 80042c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80042c8:	1bdb      	subs	r3, r3, r7
 80042ca:	4638      	mov	r0, r7
 80042cc:	6013      	str	r3, [r2, #0]
 80042ce:	b004      	add	sp, #16
 80042d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042d4:	1c59      	adds	r1, r3, #1
 80042d6:	9103      	str	r1, [sp, #12]
 80042d8:	701a      	strb	r2, [r3, #0]
 80042da:	e7f0      	b.n	80042be <__cvt+0xa6>

080042dc <__exponent>:
 80042dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042de:	4603      	mov	r3, r0
 80042e0:	2900      	cmp	r1, #0
 80042e2:	bfb8      	it	lt
 80042e4:	4249      	neglt	r1, r1
 80042e6:	f803 2b02 	strb.w	r2, [r3], #2
 80042ea:	bfb4      	ite	lt
 80042ec:	222d      	movlt	r2, #45	; 0x2d
 80042ee:	222b      	movge	r2, #43	; 0x2b
 80042f0:	2909      	cmp	r1, #9
 80042f2:	7042      	strb	r2, [r0, #1]
 80042f4:	dd2a      	ble.n	800434c <__exponent+0x70>
 80042f6:	f10d 0407 	add.w	r4, sp, #7
 80042fa:	46a4      	mov	ip, r4
 80042fc:	270a      	movs	r7, #10
 80042fe:	46a6      	mov	lr, r4
 8004300:	460a      	mov	r2, r1
 8004302:	fb91 f6f7 	sdiv	r6, r1, r7
 8004306:	fb07 1516 	mls	r5, r7, r6, r1
 800430a:	3530      	adds	r5, #48	; 0x30
 800430c:	2a63      	cmp	r2, #99	; 0x63
 800430e:	f104 34ff 	add.w	r4, r4, #4294967295
 8004312:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004316:	4631      	mov	r1, r6
 8004318:	dcf1      	bgt.n	80042fe <__exponent+0x22>
 800431a:	3130      	adds	r1, #48	; 0x30
 800431c:	f1ae 0502 	sub.w	r5, lr, #2
 8004320:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004324:	1c44      	adds	r4, r0, #1
 8004326:	4629      	mov	r1, r5
 8004328:	4561      	cmp	r1, ip
 800432a:	d30a      	bcc.n	8004342 <__exponent+0x66>
 800432c:	f10d 0209 	add.w	r2, sp, #9
 8004330:	eba2 020e 	sub.w	r2, r2, lr
 8004334:	4565      	cmp	r5, ip
 8004336:	bf88      	it	hi
 8004338:	2200      	movhi	r2, #0
 800433a:	4413      	add	r3, r2
 800433c:	1a18      	subs	r0, r3, r0
 800433e:	b003      	add	sp, #12
 8004340:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004342:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004346:	f804 2f01 	strb.w	r2, [r4, #1]!
 800434a:	e7ed      	b.n	8004328 <__exponent+0x4c>
 800434c:	2330      	movs	r3, #48	; 0x30
 800434e:	3130      	adds	r1, #48	; 0x30
 8004350:	7083      	strb	r3, [r0, #2]
 8004352:	70c1      	strb	r1, [r0, #3]
 8004354:	1d03      	adds	r3, r0, #4
 8004356:	e7f1      	b.n	800433c <__exponent+0x60>

08004358 <_printf_float>:
 8004358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800435c:	ed2d 8b02 	vpush	{d8}
 8004360:	b08d      	sub	sp, #52	; 0x34
 8004362:	460c      	mov	r4, r1
 8004364:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004368:	4616      	mov	r6, r2
 800436a:	461f      	mov	r7, r3
 800436c:	4605      	mov	r5, r0
 800436e:	f001 fb65 	bl	8005a3c <_localeconv_r>
 8004372:	f8d0 a000 	ldr.w	sl, [r0]
 8004376:	4650      	mov	r0, sl
 8004378:	f7fb ff54 	bl	8000224 <strlen>
 800437c:	2300      	movs	r3, #0
 800437e:	930a      	str	r3, [sp, #40]	; 0x28
 8004380:	6823      	ldr	r3, [r4, #0]
 8004382:	9305      	str	r3, [sp, #20]
 8004384:	f8d8 3000 	ldr.w	r3, [r8]
 8004388:	f894 b018 	ldrb.w	fp, [r4, #24]
 800438c:	3307      	adds	r3, #7
 800438e:	f023 0307 	bic.w	r3, r3, #7
 8004392:	f103 0208 	add.w	r2, r3, #8
 8004396:	f8c8 2000 	str.w	r2, [r8]
 800439a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80043a2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80043a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80043aa:	9307      	str	r3, [sp, #28]
 80043ac:	f8cd 8018 	str.w	r8, [sp, #24]
 80043b0:	ee08 0a10 	vmov	s16, r0
 80043b4:	4b9f      	ldr	r3, [pc, #636]	; (8004634 <_printf_float+0x2dc>)
 80043b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043ba:	f04f 32ff 	mov.w	r2, #4294967295
 80043be:	f7fc fbe5 	bl	8000b8c <__aeabi_dcmpun>
 80043c2:	bb88      	cbnz	r0, 8004428 <_printf_float+0xd0>
 80043c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043c8:	4b9a      	ldr	r3, [pc, #616]	; (8004634 <_printf_float+0x2dc>)
 80043ca:	f04f 32ff 	mov.w	r2, #4294967295
 80043ce:	f7fc fbbf 	bl	8000b50 <__aeabi_dcmple>
 80043d2:	bb48      	cbnz	r0, 8004428 <_printf_float+0xd0>
 80043d4:	2200      	movs	r2, #0
 80043d6:	2300      	movs	r3, #0
 80043d8:	4640      	mov	r0, r8
 80043da:	4649      	mov	r1, r9
 80043dc:	f7fc fbae 	bl	8000b3c <__aeabi_dcmplt>
 80043e0:	b110      	cbz	r0, 80043e8 <_printf_float+0x90>
 80043e2:	232d      	movs	r3, #45	; 0x2d
 80043e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043e8:	4b93      	ldr	r3, [pc, #588]	; (8004638 <_printf_float+0x2e0>)
 80043ea:	4894      	ldr	r0, [pc, #592]	; (800463c <_printf_float+0x2e4>)
 80043ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80043f0:	bf94      	ite	ls
 80043f2:	4698      	movls	r8, r3
 80043f4:	4680      	movhi	r8, r0
 80043f6:	2303      	movs	r3, #3
 80043f8:	6123      	str	r3, [r4, #16]
 80043fa:	9b05      	ldr	r3, [sp, #20]
 80043fc:	f023 0204 	bic.w	r2, r3, #4
 8004400:	6022      	str	r2, [r4, #0]
 8004402:	f04f 0900 	mov.w	r9, #0
 8004406:	9700      	str	r7, [sp, #0]
 8004408:	4633      	mov	r3, r6
 800440a:	aa0b      	add	r2, sp, #44	; 0x2c
 800440c:	4621      	mov	r1, r4
 800440e:	4628      	mov	r0, r5
 8004410:	f000 f9d8 	bl	80047c4 <_printf_common>
 8004414:	3001      	adds	r0, #1
 8004416:	f040 8090 	bne.w	800453a <_printf_float+0x1e2>
 800441a:	f04f 30ff 	mov.w	r0, #4294967295
 800441e:	b00d      	add	sp, #52	; 0x34
 8004420:	ecbd 8b02 	vpop	{d8}
 8004424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004428:	4642      	mov	r2, r8
 800442a:	464b      	mov	r3, r9
 800442c:	4640      	mov	r0, r8
 800442e:	4649      	mov	r1, r9
 8004430:	f7fc fbac 	bl	8000b8c <__aeabi_dcmpun>
 8004434:	b140      	cbz	r0, 8004448 <_printf_float+0xf0>
 8004436:	464b      	mov	r3, r9
 8004438:	2b00      	cmp	r3, #0
 800443a:	bfbc      	itt	lt
 800443c:	232d      	movlt	r3, #45	; 0x2d
 800443e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004442:	487f      	ldr	r0, [pc, #508]	; (8004640 <_printf_float+0x2e8>)
 8004444:	4b7f      	ldr	r3, [pc, #508]	; (8004644 <_printf_float+0x2ec>)
 8004446:	e7d1      	b.n	80043ec <_printf_float+0x94>
 8004448:	6863      	ldr	r3, [r4, #4]
 800444a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800444e:	9206      	str	r2, [sp, #24]
 8004450:	1c5a      	adds	r2, r3, #1
 8004452:	d13f      	bne.n	80044d4 <_printf_float+0x17c>
 8004454:	2306      	movs	r3, #6
 8004456:	6063      	str	r3, [r4, #4]
 8004458:	9b05      	ldr	r3, [sp, #20]
 800445a:	6861      	ldr	r1, [r4, #4]
 800445c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004460:	2300      	movs	r3, #0
 8004462:	9303      	str	r3, [sp, #12]
 8004464:	ab0a      	add	r3, sp, #40	; 0x28
 8004466:	e9cd b301 	strd	fp, r3, [sp, #4]
 800446a:	ab09      	add	r3, sp, #36	; 0x24
 800446c:	ec49 8b10 	vmov	d0, r8, r9
 8004470:	9300      	str	r3, [sp, #0]
 8004472:	6022      	str	r2, [r4, #0]
 8004474:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004478:	4628      	mov	r0, r5
 800447a:	f7ff fecd 	bl	8004218 <__cvt>
 800447e:	9b06      	ldr	r3, [sp, #24]
 8004480:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004482:	2b47      	cmp	r3, #71	; 0x47
 8004484:	4680      	mov	r8, r0
 8004486:	d108      	bne.n	800449a <_printf_float+0x142>
 8004488:	1cc8      	adds	r0, r1, #3
 800448a:	db02      	blt.n	8004492 <_printf_float+0x13a>
 800448c:	6863      	ldr	r3, [r4, #4]
 800448e:	4299      	cmp	r1, r3
 8004490:	dd41      	ble.n	8004516 <_printf_float+0x1be>
 8004492:	f1ab 0b02 	sub.w	fp, fp, #2
 8004496:	fa5f fb8b 	uxtb.w	fp, fp
 800449a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800449e:	d820      	bhi.n	80044e2 <_printf_float+0x18a>
 80044a0:	3901      	subs	r1, #1
 80044a2:	465a      	mov	r2, fp
 80044a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80044a8:	9109      	str	r1, [sp, #36]	; 0x24
 80044aa:	f7ff ff17 	bl	80042dc <__exponent>
 80044ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80044b0:	1813      	adds	r3, r2, r0
 80044b2:	2a01      	cmp	r2, #1
 80044b4:	4681      	mov	r9, r0
 80044b6:	6123      	str	r3, [r4, #16]
 80044b8:	dc02      	bgt.n	80044c0 <_printf_float+0x168>
 80044ba:	6822      	ldr	r2, [r4, #0]
 80044bc:	07d2      	lsls	r2, r2, #31
 80044be:	d501      	bpl.n	80044c4 <_printf_float+0x16c>
 80044c0:	3301      	adds	r3, #1
 80044c2:	6123      	str	r3, [r4, #16]
 80044c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d09c      	beq.n	8004406 <_printf_float+0xae>
 80044cc:	232d      	movs	r3, #45	; 0x2d
 80044ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044d2:	e798      	b.n	8004406 <_printf_float+0xae>
 80044d4:	9a06      	ldr	r2, [sp, #24]
 80044d6:	2a47      	cmp	r2, #71	; 0x47
 80044d8:	d1be      	bne.n	8004458 <_printf_float+0x100>
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1bc      	bne.n	8004458 <_printf_float+0x100>
 80044de:	2301      	movs	r3, #1
 80044e0:	e7b9      	b.n	8004456 <_printf_float+0xfe>
 80044e2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80044e6:	d118      	bne.n	800451a <_printf_float+0x1c2>
 80044e8:	2900      	cmp	r1, #0
 80044ea:	6863      	ldr	r3, [r4, #4]
 80044ec:	dd0b      	ble.n	8004506 <_printf_float+0x1ae>
 80044ee:	6121      	str	r1, [r4, #16]
 80044f0:	b913      	cbnz	r3, 80044f8 <_printf_float+0x1a0>
 80044f2:	6822      	ldr	r2, [r4, #0]
 80044f4:	07d0      	lsls	r0, r2, #31
 80044f6:	d502      	bpl.n	80044fe <_printf_float+0x1a6>
 80044f8:	3301      	adds	r3, #1
 80044fa:	440b      	add	r3, r1
 80044fc:	6123      	str	r3, [r4, #16]
 80044fe:	65a1      	str	r1, [r4, #88]	; 0x58
 8004500:	f04f 0900 	mov.w	r9, #0
 8004504:	e7de      	b.n	80044c4 <_printf_float+0x16c>
 8004506:	b913      	cbnz	r3, 800450e <_printf_float+0x1b6>
 8004508:	6822      	ldr	r2, [r4, #0]
 800450a:	07d2      	lsls	r2, r2, #31
 800450c:	d501      	bpl.n	8004512 <_printf_float+0x1ba>
 800450e:	3302      	adds	r3, #2
 8004510:	e7f4      	b.n	80044fc <_printf_float+0x1a4>
 8004512:	2301      	movs	r3, #1
 8004514:	e7f2      	b.n	80044fc <_printf_float+0x1a4>
 8004516:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800451a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800451c:	4299      	cmp	r1, r3
 800451e:	db05      	blt.n	800452c <_printf_float+0x1d4>
 8004520:	6823      	ldr	r3, [r4, #0]
 8004522:	6121      	str	r1, [r4, #16]
 8004524:	07d8      	lsls	r0, r3, #31
 8004526:	d5ea      	bpl.n	80044fe <_printf_float+0x1a6>
 8004528:	1c4b      	adds	r3, r1, #1
 800452a:	e7e7      	b.n	80044fc <_printf_float+0x1a4>
 800452c:	2900      	cmp	r1, #0
 800452e:	bfd4      	ite	le
 8004530:	f1c1 0202 	rsble	r2, r1, #2
 8004534:	2201      	movgt	r2, #1
 8004536:	4413      	add	r3, r2
 8004538:	e7e0      	b.n	80044fc <_printf_float+0x1a4>
 800453a:	6823      	ldr	r3, [r4, #0]
 800453c:	055a      	lsls	r2, r3, #21
 800453e:	d407      	bmi.n	8004550 <_printf_float+0x1f8>
 8004540:	6923      	ldr	r3, [r4, #16]
 8004542:	4642      	mov	r2, r8
 8004544:	4631      	mov	r1, r6
 8004546:	4628      	mov	r0, r5
 8004548:	47b8      	blx	r7
 800454a:	3001      	adds	r0, #1
 800454c:	d12c      	bne.n	80045a8 <_printf_float+0x250>
 800454e:	e764      	b.n	800441a <_printf_float+0xc2>
 8004550:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004554:	f240 80e0 	bls.w	8004718 <_printf_float+0x3c0>
 8004558:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800455c:	2200      	movs	r2, #0
 800455e:	2300      	movs	r3, #0
 8004560:	f7fc fae2 	bl	8000b28 <__aeabi_dcmpeq>
 8004564:	2800      	cmp	r0, #0
 8004566:	d034      	beq.n	80045d2 <_printf_float+0x27a>
 8004568:	4a37      	ldr	r2, [pc, #220]	; (8004648 <_printf_float+0x2f0>)
 800456a:	2301      	movs	r3, #1
 800456c:	4631      	mov	r1, r6
 800456e:	4628      	mov	r0, r5
 8004570:	47b8      	blx	r7
 8004572:	3001      	adds	r0, #1
 8004574:	f43f af51 	beq.w	800441a <_printf_float+0xc2>
 8004578:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800457c:	429a      	cmp	r2, r3
 800457e:	db02      	blt.n	8004586 <_printf_float+0x22e>
 8004580:	6823      	ldr	r3, [r4, #0]
 8004582:	07d8      	lsls	r0, r3, #31
 8004584:	d510      	bpl.n	80045a8 <_printf_float+0x250>
 8004586:	ee18 3a10 	vmov	r3, s16
 800458a:	4652      	mov	r2, sl
 800458c:	4631      	mov	r1, r6
 800458e:	4628      	mov	r0, r5
 8004590:	47b8      	blx	r7
 8004592:	3001      	adds	r0, #1
 8004594:	f43f af41 	beq.w	800441a <_printf_float+0xc2>
 8004598:	f04f 0800 	mov.w	r8, #0
 800459c:	f104 091a 	add.w	r9, r4, #26
 80045a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045a2:	3b01      	subs	r3, #1
 80045a4:	4543      	cmp	r3, r8
 80045a6:	dc09      	bgt.n	80045bc <_printf_float+0x264>
 80045a8:	6823      	ldr	r3, [r4, #0]
 80045aa:	079b      	lsls	r3, r3, #30
 80045ac:	f100 8105 	bmi.w	80047ba <_printf_float+0x462>
 80045b0:	68e0      	ldr	r0, [r4, #12]
 80045b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80045b4:	4298      	cmp	r0, r3
 80045b6:	bfb8      	it	lt
 80045b8:	4618      	movlt	r0, r3
 80045ba:	e730      	b.n	800441e <_printf_float+0xc6>
 80045bc:	2301      	movs	r3, #1
 80045be:	464a      	mov	r2, r9
 80045c0:	4631      	mov	r1, r6
 80045c2:	4628      	mov	r0, r5
 80045c4:	47b8      	blx	r7
 80045c6:	3001      	adds	r0, #1
 80045c8:	f43f af27 	beq.w	800441a <_printf_float+0xc2>
 80045cc:	f108 0801 	add.w	r8, r8, #1
 80045d0:	e7e6      	b.n	80045a0 <_printf_float+0x248>
 80045d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	dc39      	bgt.n	800464c <_printf_float+0x2f4>
 80045d8:	4a1b      	ldr	r2, [pc, #108]	; (8004648 <_printf_float+0x2f0>)
 80045da:	2301      	movs	r3, #1
 80045dc:	4631      	mov	r1, r6
 80045de:	4628      	mov	r0, r5
 80045e0:	47b8      	blx	r7
 80045e2:	3001      	adds	r0, #1
 80045e4:	f43f af19 	beq.w	800441a <_printf_float+0xc2>
 80045e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80045ec:	4313      	orrs	r3, r2
 80045ee:	d102      	bne.n	80045f6 <_printf_float+0x29e>
 80045f0:	6823      	ldr	r3, [r4, #0]
 80045f2:	07d9      	lsls	r1, r3, #31
 80045f4:	d5d8      	bpl.n	80045a8 <_printf_float+0x250>
 80045f6:	ee18 3a10 	vmov	r3, s16
 80045fa:	4652      	mov	r2, sl
 80045fc:	4631      	mov	r1, r6
 80045fe:	4628      	mov	r0, r5
 8004600:	47b8      	blx	r7
 8004602:	3001      	adds	r0, #1
 8004604:	f43f af09 	beq.w	800441a <_printf_float+0xc2>
 8004608:	f04f 0900 	mov.w	r9, #0
 800460c:	f104 0a1a 	add.w	sl, r4, #26
 8004610:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004612:	425b      	negs	r3, r3
 8004614:	454b      	cmp	r3, r9
 8004616:	dc01      	bgt.n	800461c <_printf_float+0x2c4>
 8004618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800461a:	e792      	b.n	8004542 <_printf_float+0x1ea>
 800461c:	2301      	movs	r3, #1
 800461e:	4652      	mov	r2, sl
 8004620:	4631      	mov	r1, r6
 8004622:	4628      	mov	r0, r5
 8004624:	47b8      	blx	r7
 8004626:	3001      	adds	r0, #1
 8004628:	f43f aef7 	beq.w	800441a <_printf_float+0xc2>
 800462c:	f109 0901 	add.w	r9, r9, #1
 8004630:	e7ee      	b.n	8004610 <_printf_float+0x2b8>
 8004632:	bf00      	nop
 8004634:	7fefffff 	.word	0x7fefffff
 8004638:	08006ff8 	.word	0x08006ff8
 800463c:	08006ffc 	.word	0x08006ffc
 8004640:	08007004 	.word	0x08007004
 8004644:	08007000 	.word	0x08007000
 8004648:	08007008 	.word	0x08007008
 800464c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800464e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004650:	429a      	cmp	r2, r3
 8004652:	bfa8      	it	ge
 8004654:	461a      	movge	r2, r3
 8004656:	2a00      	cmp	r2, #0
 8004658:	4691      	mov	r9, r2
 800465a:	dc37      	bgt.n	80046cc <_printf_float+0x374>
 800465c:	f04f 0b00 	mov.w	fp, #0
 8004660:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004664:	f104 021a 	add.w	r2, r4, #26
 8004668:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800466a:	9305      	str	r3, [sp, #20]
 800466c:	eba3 0309 	sub.w	r3, r3, r9
 8004670:	455b      	cmp	r3, fp
 8004672:	dc33      	bgt.n	80046dc <_printf_float+0x384>
 8004674:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004678:	429a      	cmp	r2, r3
 800467a:	db3b      	blt.n	80046f4 <_printf_float+0x39c>
 800467c:	6823      	ldr	r3, [r4, #0]
 800467e:	07da      	lsls	r2, r3, #31
 8004680:	d438      	bmi.n	80046f4 <_printf_float+0x39c>
 8004682:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004684:	9b05      	ldr	r3, [sp, #20]
 8004686:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	eba2 0901 	sub.w	r9, r2, r1
 800468e:	4599      	cmp	r9, r3
 8004690:	bfa8      	it	ge
 8004692:	4699      	movge	r9, r3
 8004694:	f1b9 0f00 	cmp.w	r9, #0
 8004698:	dc35      	bgt.n	8004706 <_printf_float+0x3ae>
 800469a:	f04f 0800 	mov.w	r8, #0
 800469e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046a2:	f104 0a1a 	add.w	sl, r4, #26
 80046a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046aa:	1a9b      	subs	r3, r3, r2
 80046ac:	eba3 0309 	sub.w	r3, r3, r9
 80046b0:	4543      	cmp	r3, r8
 80046b2:	f77f af79 	ble.w	80045a8 <_printf_float+0x250>
 80046b6:	2301      	movs	r3, #1
 80046b8:	4652      	mov	r2, sl
 80046ba:	4631      	mov	r1, r6
 80046bc:	4628      	mov	r0, r5
 80046be:	47b8      	blx	r7
 80046c0:	3001      	adds	r0, #1
 80046c2:	f43f aeaa 	beq.w	800441a <_printf_float+0xc2>
 80046c6:	f108 0801 	add.w	r8, r8, #1
 80046ca:	e7ec      	b.n	80046a6 <_printf_float+0x34e>
 80046cc:	4613      	mov	r3, r2
 80046ce:	4631      	mov	r1, r6
 80046d0:	4642      	mov	r2, r8
 80046d2:	4628      	mov	r0, r5
 80046d4:	47b8      	blx	r7
 80046d6:	3001      	adds	r0, #1
 80046d8:	d1c0      	bne.n	800465c <_printf_float+0x304>
 80046da:	e69e      	b.n	800441a <_printf_float+0xc2>
 80046dc:	2301      	movs	r3, #1
 80046de:	4631      	mov	r1, r6
 80046e0:	4628      	mov	r0, r5
 80046e2:	9205      	str	r2, [sp, #20]
 80046e4:	47b8      	blx	r7
 80046e6:	3001      	adds	r0, #1
 80046e8:	f43f ae97 	beq.w	800441a <_printf_float+0xc2>
 80046ec:	9a05      	ldr	r2, [sp, #20]
 80046ee:	f10b 0b01 	add.w	fp, fp, #1
 80046f2:	e7b9      	b.n	8004668 <_printf_float+0x310>
 80046f4:	ee18 3a10 	vmov	r3, s16
 80046f8:	4652      	mov	r2, sl
 80046fa:	4631      	mov	r1, r6
 80046fc:	4628      	mov	r0, r5
 80046fe:	47b8      	blx	r7
 8004700:	3001      	adds	r0, #1
 8004702:	d1be      	bne.n	8004682 <_printf_float+0x32a>
 8004704:	e689      	b.n	800441a <_printf_float+0xc2>
 8004706:	9a05      	ldr	r2, [sp, #20]
 8004708:	464b      	mov	r3, r9
 800470a:	4442      	add	r2, r8
 800470c:	4631      	mov	r1, r6
 800470e:	4628      	mov	r0, r5
 8004710:	47b8      	blx	r7
 8004712:	3001      	adds	r0, #1
 8004714:	d1c1      	bne.n	800469a <_printf_float+0x342>
 8004716:	e680      	b.n	800441a <_printf_float+0xc2>
 8004718:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800471a:	2a01      	cmp	r2, #1
 800471c:	dc01      	bgt.n	8004722 <_printf_float+0x3ca>
 800471e:	07db      	lsls	r3, r3, #31
 8004720:	d538      	bpl.n	8004794 <_printf_float+0x43c>
 8004722:	2301      	movs	r3, #1
 8004724:	4642      	mov	r2, r8
 8004726:	4631      	mov	r1, r6
 8004728:	4628      	mov	r0, r5
 800472a:	47b8      	blx	r7
 800472c:	3001      	adds	r0, #1
 800472e:	f43f ae74 	beq.w	800441a <_printf_float+0xc2>
 8004732:	ee18 3a10 	vmov	r3, s16
 8004736:	4652      	mov	r2, sl
 8004738:	4631      	mov	r1, r6
 800473a:	4628      	mov	r0, r5
 800473c:	47b8      	blx	r7
 800473e:	3001      	adds	r0, #1
 8004740:	f43f ae6b 	beq.w	800441a <_printf_float+0xc2>
 8004744:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004748:	2200      	movs	r2, #0
 800474a:	2300      	movs	r3, #0
 800474c:	f7fc f9ec 	bl	8000b28 <__aeabi_dcmpeq>
 8004750:	b9d8      	cbnz	r0, 800478a <_printf_float+0x432>
 8004752:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004754:	f108 0201 	add.w	r2, r8, #1
 8004758:	3b01      	subs	r3, #1
 800475a:	4631      	mov	r1, r6
 800475c:	4628      	mov	r0, r5
 800475e:	47b8      	blx	r7
 8004760:	3001      	adds	r0, #1
 8004762:	d10e      	bne.n	8004782 <_printf_float+0x42a>
 8004764:	e659      	b.n	800441a <_printf_float+0xc2>
 8004766:	2301      	movs	r3, #1
 8004768:	4652      	mov	r2, sl
 800476a:	4631      	mov	r1, r6
 800476c:	4628      	mov	r0, r5
 800476e:	47b8      	blx	r7
 8004770:	3001      	adds	r0, #1
 8004772:	f43f ae52 	beq.w	800441a <_printf_float+0xc2>
 8004776:	f108 0801 	add.w	r8, r8, #1
 800477a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800477c:	3b01      	subs	r3, #1
 800477e:	4543      	cmp	r3, r8
 8004780:	dcf1      	bgt.n	8004766 <_printf_float+0x40e>
 8004782:	464b      	mov	r3, r9
 8004784:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004788:	e6dc      	b.n	8004544 <_printf_float+0x1ec>
 800478a:	f04f 0800 	mov.w	r8, #0
 800478e:	f104 0a1a 	add.w	sl, r4, #26
 8004792:	e7f2      	b.n	800477a <_printf_float+0x422>
 8004794:	2301      	movs	r3, #1
 8004796:	4642      	mov	r2, r8
 8004798:	e7df      	b.n	800475a <_printf_float+0x402>
 800479a:	2301      	movs	r3, #1
 800479c:	464a      	mov	r2, r9
 800479e:	4631      	mov	r1, r6
 80047a0:	4628      	mov	r0, r5
 80047a2:	47b8      	blx	r7
 80047a4:	3001      	adds	r0, #1
 80047a6:	f43f ae38 	beq.w	800441a <_printf_float+0xc2>
 80047aa:	f108 0801 	add.w	r8, r8, #1
 80047ae:	68e3      	ldr	r3, [r4, #12]
 80047b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80047b2:	1a5b      	subs	r3, r3, r1
 80047b4:	4543      	cmp	r3, r8
 80047b6:	dcf0      	bgt.n	800479a <_printf_float+0x442>
 80047b8:	e6fa      	b.n	80045b0 <_printf_float+0x258>
 80047ba:	f04f 0800 	mov.w	r8, #0
 80047be:	f104 0919 	add.w	r9, r4, #25
 80047c2:	e7f4      	b.n	80047ae <_printf_float+0x456>

080047c4 <_printf_common>:
 80047c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047c8:	4616      	mov	r6, r2
 80047ca:	4699      	mov	r9, r3
 80047cc:	688a      	ldr	r2, [r1, #8]
 80047ce:	690b      	ldr	r3, [r1, #16]
 80047d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047d4:	4293      	cmp	r3, r2
 80047d6:	bfb8      	it	lt
 80047d8:	4613      	movlt	r3, r2
 80047da:	6033      	str	r3, [r6, #0]
 80047dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80047e0:	4607      	mov	r7, r0
 80047e2:	460c      	mov	r4, r1
 80047e4:	b10a      	cbz	r2, 80047ea <_printf_common+0x26>
 80047e6:	3301      	adds	r3, #1
 80047e8:	6033      	str	r3, [r6, #0]
 80047ea:	6823      	ldr	r3, [r4, #0]
 80047ec:	0699      	lsls	r1, r3, #26
 80047ee:	bf42      	ittt	mi
 80047f0:	6833      	ldrmi	r3, [r6, #0]
 80047f2:	3302      	addmi	r3, #2
 80047f4:	6033      	strmi	r3, [r6, #0]
 80047f6:	6825      	ldr	r5, [r4, #0]
 80047f8:	f015 0506 	ands.w	r5, r5, #6
 80047fc:	d106      	bne.n	800480c <_printf_common+0x48>
 80047fe:	f104 0a19 	add.w	sl, r4, #25
 8004802:	68e3      	ldr	r3, [r4, #12]
 8004804:	6832      	ldr	r2, [r6, #0]
 8004806:	1a9b      	subs	r3, r3, r2
 8004808:	42ab      	cmp	r3, r5
 800480a:	dc26      	bgt.n	800485a <_printf_common+0x96>
 800480c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004810:	1e13      	subs	r3, r2, #0
 8004812:	6822      	ldr	r2, [r4, #0]
 8004814:	bf18      	it	ne
 8004816:	2301      	movne	r3, #1
 8004818:	0692      	lsls	r2, r2, #26
 800481a:	d42b      	bmi.n	8004874 <_printf_common+0xb0>
 800481c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004820:	4649      	mov	r1, r9
 8004822:	4638      	mov	r0, r7
 8004824:	47c0      	blx	r8
 8004826:	3001      	adds	r0, #1
 8004828:	d01e      	beq.n	8004868 <_printf_common+0xa4>
 800482a:	6823      	ldr	r3, [r4, #0]
 800482c:	68e5      	ldr	r5, [r4, #12]
 800482e:	6832      	ldr	r2, [r6, #0]
 8004830:	f003 0306 	and.w	r3, r3, #6
 8004834:	2b04      	cmp	r3, #4
 8004836:	bf08      	it	eq
 8004838:	1aad      	subeq	r5, r5, r2
 800483a:	68a3      	ldr	r3, [r4, #8]
 800483c:	6922      	ldr	r2, [r4, #16]
 800483e:	bf0c      	ite	eq
 8004840:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004844:	2500      	movne	r5, #0
 8004846:	4293      	cmp	r3, r2
 8004848:	bfc4      	itt	gt
 800484a:	1a9b      	subgt	r3, r3, r2
 800484c:	18ed      	addgt	r5, r5, r3
 800484e:	2600      	movs	r6, #0
 8004850:	341a      	adds	r4, #26
 8004852:	42b5      	cmp	r5, r6
 8004854:	d11a      	bne.n	800488c <_printf_common+0xc8>
 8004856:	2000      	movs	r0, #0
 8004858:	e008      	b.n	800486c <_printf_common+0xa8>
 800485a:	2301      	movs	r3, #1
 800485c:	4652      	mov	r2, sl
 800485e:	4649      	mov	r1, r9
 8004860:	4638      	mov	r0, r7
 8004862:	47c0      	blx	r8
 8004864:	3001      	adds	r0, #1
 8004866:	d103      	bne.n	8004870 <_printf_common+0xac>
 8004868:	f04f 30ff 	mov.w	r0, #4294967295
 800486c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004870:	3501      	adds	r5, #1
 8004872:	e7c6      	b.n	8004802 <_printf_common+0x3e>
 8004874:	18e1      	adds	r1, r4, r3
 8004876:	1c5a      	adds	r2, r3, #1
 8004878:	2030      	movs	r0, #48	; 0x30
 800487a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800487e:	4422      	add	r2, r4
 8004880:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004884:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004888:	3302      	adds	r3, #2
 800488a:	e7c7      	b.n	800481c <_printf_common+0x58>
 800488c:	2301      	movs	r3, #1
 800488e:	4622      	mov	r2, r4
 8004890:	4649      	mov	r1, r9
 8004892:	4638      	mov	r0, r7
 8004894:	47c0      	blx	r8
 8004896:	3001      	adds	r0, #1
 8004898:	d0e6      	beq.n	8004868 <_printf_common+0xa4>
 800489a:	3601      	adds	r6, #1
 800489c:	e7d9      	b.n	8004852 <_printf_common+0x8e>
	...

080048a0 <_printf_i>:
 80048a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048a4:	460c      	mov	r4, r1
 80048a6:	4691      	mov	r9, r2
 80048a8:	7e27      	ldrb	r7, [r4, #24]
 80048aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80048ac:	2f78      	cmp	r7, #120	; 0x78
 80048ae:	4680      	mov	r8, r0
 80048b0:	469a      	mov	sl, r3
 80048b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048b6:	d807      	bhi.n	80048c8 <_printf_i+0x28>
 80048b8:	2f62      	cmp	r7, #98	; 0x62
 80048ba:	d80a      	bhi.n	80048d2 <_printf_i+0x32>
 80048bc:	2f00      	cmp	r7, #0
 80048be:	f000 80d8 	beq.w	8004a72 <_printf_i+0x1d2>
 80048c2:	2f58      	cmp	r7, #88	; 0x58
 80048c4:	f000 80a3 	beq.w	8004a0e <_printf_i+0x16e>
 80048c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80048cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80048d0:	e03a      	b.n	8004948 <_printf_i+0xa8>
 80048d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80048d6:	2b15      	cmp	r3, #21
 80048d8:	d8f6      	bhi.n	80048c8 <_printf_i+0x28>
 80048da:	a001      	add	r0, pc, #4	; (adr r0, 80048e0 <_printf_i+0x40>)
 80048dc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80048e0:	08004939 	.word	0x08004939
 80048e4:	0800494d 	.word	0x0800494d
 80048e8:	080048c9 	.word	0x080048c9
 80048ec:	080048c9 	.word	0x080048c9
 80048f0:	080048c9 	.word	0x080048c9
 80048f4:	080048c9 	.word	0x080048c9
 80048f8:	0800494d 	.word	0x0800494d
 80048fc:	080048c9 	.word	0x080048c9
 8004900:	080048c9 	.word	0x080048c9
 8004904:	080048c9 	.word	0x080048c9
 8004908:	080048c9 	.word	0x080048c9
 800490c:	08004a59 	.word	0x08004a59
 8004910:	0800497d 	.word	0x0800497d
 8004914:	08004a3b 	.word	0x08004a3b
 8004918:	080048c9 	.word	0x080048c9
 800491c:	080048c9 	.word	0x080048c9
 8004920:	08004a7b 	.word	0x08004a7b
 8004924:	080048c9 	.word	0x080048c9
 8004928:	0800497d 	.word	0x0800497d
 800492c:	080048c9 	.word	0x080048c9
 8004930:	080048c9 	.word	0x080048c9
 8004934:	08004a43 	.word	0x08004a43
 8004938:	680b      	ldr	r3, [r1, #0]
 800493a:	1d1a      	adds	r2, r3, #4
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	600a      	str	r2, [r1, #0]
 8004940:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004944:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004948:	2301      	movs	r3, #1
 800494a:	e0a3      	b.n	8004a94 <_printf_i+0x1f4>
 800494c:	6825      	ldr	r5, [r4, #0]
 800494e:	6808      	ldr	r0, [r1, #0]
 8004950:	062e      	lsls	r6, r5, #24
 8004952:	f100 0304 	add.w	r3, r0, #4
 8004956:	d50a      	bpl.n	800496e <_printf_i+0xce>
 8004958:	6805      	ldr	r5, [r0, #0]
 800495a:	600b      	str	r3, [r1, #0]
 800495c:	2d00      	cmp	r5, #0
 800495e:	da03      	bge.n	8004968 <_printf_i+0xc8>
 8004960:	232d      	movs	r3, #45	; 0x2d
 8004962:	426d      	negs	r5, r5
 8004964:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004968:	485e      	ldr	r0, [pc, #376]	; (8004ae4 <_printf_i+0x244>)
 800496a:	230a      	movs	r3, #10
 800496c:	e019      	b.n	80049a2 <_printf_i+0x102>
 800496e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004972:	6805      	ldr	r5, [r0, #0]
 8004974:	600b      	str	r3, [r1, #0]
 8004976:	bf18      	it	ne
 8004978:	b22d      	sxthne	r5, r5
 800497a:	e7ef      	b.n	800495c <_printf_i+0xbc>
 800497c:	680b      	ldr	r3, [r1, #0]
 800497e:	6825      	ldr	r5, [r4, #0]
 8004980:	1d18      	adds	r0, r3, #4
 8004982:	6008      	str	r0, [r1, #0]
 8004984:	0628      	lsls	r0, r5, #24
 8004986:	d501      	bpl.n	800498c <_printf_i+0xec>
 8004988:	681d      	ldr	r5, [r3, #0]
 800498a:	e002      	b.n	8004992 <_printf_i+0xf2>
 800498c:	0669      	lsls	r1, r5, #25
 800498e:	d5fb      	bpl.n	8004988 <_printf_i+0xe8>
 8004990:	881d      	ldrh	r5, [r3, #0]
 8004992:	4854      	ldr	r0, [pc, #336]	; (8004ae4 <_printf_i+0x244>)
 8004994:	2f6f      	cmp	r7, #111	; 0x6f
 8004996:	bf0c      	ite	eq
 8004998:	2308      	moveq	r3, #8
 800499a:	230a      	movne	r3, #10
 800499c:	2100      	movs	r1, #0
 800499e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80049a2:	6866      	ldr	r6, [r4, #4]
 80049a4:	60a6      	str	r6, [r4, #8]
 80049a6:	2e00      	cmp	r6, #0
 80049a8:	bfa2      	ittt	ge
 80049aa:	6821      	ldrge	r1, [r4, #0]
 80049ac:	f021 0104 	bicge.w	r1, r1, #4
 80049b0:	6021      	strge	r1, [r4, #0]
 80049b2:	b90d      	cbnz	r5, 80049b8 <_printf_i+0x118>
 80049b4:	2e00      	cmp	r6, #0
 80049b6:	d04d      	beq.n	8004a54 <_printf_i+0x1b4>
 80049b8:	4616      	mov	r6, r2
 80049ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80049be:	fb03 5711 	mls	r7, r3, r1, r5
 80049c2:	5dc7      	ldrb	r7, [r0, r7]
 80049c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049c8:	462f      	mov	r7, r5
 80049ca:	42bb      	cmp	r3, r7
 80049cc:	460d      	mov	r5, r1
 80049ce:	d9f4      	bls.n	80049ba <_printf_i+0x11a>
 80049d0:	2b08      	cmp	r3, #8
 80049d2:	d10b      	bne.n	80049ec <_printf_i+0x14c>
 80049d4:	6823      	ldr	r3, [r4, #0]
 80049d6:	07df      	lsls	r7, r3, #31
 80049d8:	d508      	bpl.n	80049ec <_printf_i+0x14c>
 80049da:	6923      	ldr	r3, [r4, #16]
 80049dc:	6861      	ldr	r1, [r4, #4]
 80049de:	4299      	cmp	r1, r3
 80049e0:	bfde      	ittt	le
 80049e2:	2330      	movle	r3, #48	; 0x30
 80049e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80049ec:	1b92      	subs	r2, r2, r6
 80049ee:	6122      	str	r2, [r4, #16]
 80049f0:	f8cd a000 	str.w	sl, [sp]
 80049f4:	464b      	mov	r3, r9
 80049f6:	aa03      	add	r2, sp, #12
 80049f8:	4621      	mov	r1, r4
 80049fa:	4640      	mov	r0, r8
 80049fc:	f7ff fee2 	bl	80047c4 <_printf_common>
 8004a00:	3001      	adds	r0, #1
 8004a02:	d14c      	bne.n	8004a9e <_printf_i+0x1fe>
 8004a04:	f04f 30ff 	mov.w	r0, #4294967295
 8004a08:	b004      	add	sp, #16
 8004a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a0e:	4835      	ldr	r0, [pc, #212]	; (8004ae4 <_printf_i+0x244>)
 8004a10:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004a14:	6823      	ldr	r3, [r4, #0]
 8004a16:	680e      	ldr	r6, [r1, #0]
 8004a18:	061f      	lsls	r7, r3, #24
 8004a1a:	f856 5b04 	ldr.w	r5, [r6], #4
 8004a1e:	600e      	str	r6, [r1, #0]
 8004a20:	d514      	bpl.n	8004a4c <_printf_i+0x1ac>
 8004a22:	07d9      	lsls	r1, r3, #31
 8004a24:	bf44      	itt	mi
 8004a26:	f043 0320 	orrmi.w	r3, r3, #32
 8004a2a:	6023      	strmi	r3, [r4, #0]
 8004a2c:	b91d      	cbnz	r5, 8004a36 <_printf_i+0x196>
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	f023 0320 	bic.w	r3, r3, #32
 8004a34:	6023      	str	r3, [r4, #0]
 8004a36:	2310      	movs	r3, #16
 8004a38:	e7b0      	b.n	800499c <_printf_i+0xfc>
 8004a3a:	6823      	ldr	r3, [r4, #0]
 8004a3c:	f043 0320 	orr.w	r3, r3, #32
 8004a40:	6023      	str	r3, [r4, #0]
 8004a42:	2378      	movs	r3, #120	; 0x78
 8004a44:	4828      	ldr	r0, [pc, #160]	; (8004ae8 <_printf_i+0x248>)
 8004a46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a4a:	e7e3      	b.n	8004a14 <_printf_i+0x174>
 8004a4c:	065e      	lsls	r6, r3, #25
 8004a4e:	bf48      	it	mi
 8004a50:	b2ad      	uxthmi	r5, r5
 8004a52:	e7e6      	b.n	8004a22 <_printf_i+0x182>
 8004a54:	4616      	mov	r6, r2
 8004a56:	e7bb      	b.n	80049d0 <_printf_i+0x130>
 8004a58:	680b      	ldr	r3, [r1, #0]
 8004a5a:	6826      	ldr	r6, [r4, #0]
 8004a5c:	6960      	ldr	r0, [r4, #20]
 8004a5e:	1d1d      	adds	r5, r3, #4
 8004a60:	600d      	str	r5, [r1, #0]
 8004a62:	0635      	lsls	r5, r6, #24
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	d501      	bpl.n	8004a6c <_printf_i+0x1cc>
 8004a68:	6018      	str	r0, [r3, #0]
 8004a6a:	e002      	b.n	8004a72 <_printf_i+0x1d2>
 8004a6c:	0671      	lsls	r1, r6, #25
 8004a6e:	d5fb      	bpl.n	8004a68 <_printf_i+0x1c8>
 8004a70:	8018      	strh	r0, [r3, #0]
 8004a72:	2300      	movs	r3, #0
 8004a74:	6123      	str	r3, [r4, #16]
 8004a76:	4616      	mov	r6, r2
 8004a78:	e7ba      	b.n	80049f0 <_printf_i+0x150>
 8004a7a:	680b      	ldr	r3, [r1, #0]
 8004a7c:	1d1a      	adds	r2, r3, #4
 8004a7e:	600a      	str	r2, [r1, #0]
 8004a80:	681e      	ldr	r6, [r3, #0]
 8004a82:	6862      	ldr	r2, [r4, #4]
 8004a84:	2100      	movs	r1, #0
 8004a86:	4630      	mov	r0, r6
 8004a88:	f7fb fbda 	bl	8000240 <memchr>
 8004a8c:	b108      	cbz	r0, 8004a92 <_printf_i+0x1f2>
 8004a8e:	1b80      	subs	r0, r0, r6
 8004a90:	6060      	str	r0, [r4, #4]
 8004a92:	6863      	ldr	r3, [r4, #4]
 8004a94:	6123      	str	r3, [r4, #16]
 8004a96:	2300      	movs	r3, #0
 8004a98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a9c:	e7a8      	b.n	80049f0 <_printf_i+0x150>
 8004a9e:	6923      	ldr	r3, [r4, #16]
 8004aa0:	4632      	mov	r2, r6
 8004aa2:	4649      	mov	r1, r9
 8004aa4:	4640      	mov	r0, r8
 8004aa6:	47d0      	blx	sl
 8004aa8:	3001      	adds	r0, #1
 8004aaa:	d0ab      	beq.n	8004a04 <_printf_i+0x164>
 8004aac:	6823      	ldr	r3, [r4, #0]
 8004aae:	079b      	lsls	r3, r3, #30
 8004ab0:	d413      	bmi.n	8004ada <_printf_i+0x23a>
 8004ab2:	68e0      	ldr	r0, [r4, #12]
 8004ab4:	9b03      	ldr	r3, [sp, #12]
 8004ab6:	4298      	cmp	r0, r3
 8004ab8:	bfb8      	it	lt
 8004aba:	4618      	movlt	r0, r3
 8004abc:	e7a4      	b.n	8004a08 <_printf_i+0x168>
 8004abe:	2301      	movs	r3, #1
 8004ac0:	4632      	mov	r2, r6
 8004ac2:	4649      	mov	r1, r9
 8004ac4:	4640      	mov	r0, r8
 8004ac6:	47d0      	blx	sl
 8004ac8:	3001      	adds	r0, #1
 8004aca:	d09b      	beq.n	8004a04 <_printf_i+0x164>
 8004acc:	3501      	adds	r5, #1
 8004ace:	68e3      	ldr	r3, [r4, #12]
 8004ad0:	9903      	ldr	r1, [sp, #12]
 8004ad2:	1a5b      	subs	r3, r3, r1
 8004ad4:	42ab      	cmp	r3, r5
 8004ad6:	dcf2      	bgt.n	8004abe <_printf_i+0x21e>
 8004ad8:	e7eb      	b.n	8004ab2 <_printf_i+0x212>
 8004ada:	2500      	movs	r5, #0
 8004adc:	f104 0619 	add.w	r6, r4, #25
 8004ae0:	e7f5      	b.n	8004ace <_printf_i+0x22e>
 8004ae2:	bf00      	nop
 8004ae4:	0800700a 	.word	0x0800700a
 8004ae8:	0800701b 	.word	0x0800701b

08004aec <iprintf>:
 8004aec:	b40f      	push	{r0, r1, r2, r3}
 8004aee:	4b0a      	ldr	r3, [pc, #40]	; (8004b18 <iprintf+0x2c>)
 8004af0:	b513      	push	{r0, r1, r4, lr}
 8004af2:	681c      	ldr	r4, [r3, #0]
 8004af4:	b124      	cbz	r4, 8004b00 <iprintf+0x14>
 8004af6:	69a3      	ldr	r3, [r4, #24]
 8004af8:	b913      	cbnz	r3, 8004b00 <iprintf+0x14>
 8004afa:	4620      	mov	r0, r4
 8004afc:	f000 ff00 	bl	8005900 <__sinit>
 8004b00:	ab05      	add	r3, sp, #20
 8004b02:	9a04      	ldr	r2, [sp, #16]
 8004b04:	68a1      	ldr	r1, [r4, #8]
 8004b06:	9301      	str	r3, [sp, #4]
 8004b08:	4620      	mov	r0, r4
 8004b0a:	f001 fd73 	bl	80065f4 <_vfiprintf_r>
 8004b0e:	b002      	add	sp, #8
 8004b10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b14:	b004      	add	sp, #16
 8004b16:	4770      	bx	lr
 8004b18:	2000000c 	.word	0x2000000c

08004b1c <siprintf>:
 8004b1c:	b40e      	push	{r1, r2, r3}
 8004b1e:	b500      	push	{lr}
 8004b20:	b09c      	sub	sp, #112	; 0x70
 8004b22:	ab1d      	add	r3, sp, #116	; 0x74
 8004b24:	9002      	str	r0, [sp, #8]
 8004b26:	9006      	str	r0, [sp, #24]
 8004b28:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b2c:	4809      	ldr	r0, [pc, #36]	; (8004b54 <siprintf+0x38>)
 8004b2e:	9107      	str	r1, [sp, #28]
 8004b30:	9104      	str	r1, [sp, #16]
 8004b32:	4909      	ldr	r1, [pc, #36]	; (8004b58 <siprintf+0x3c>)
 8004b34:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b38:	9105      	str	r1, [sp, #20]
 8004b3a:	6800      	ldr	r0, [r0, #0]
 8004b3c:	9301      	str	r3, [sp, #4]
 8004b3e:	a902      	add	r1, sp, #8
 8004b40:	f001 fc2e 	bl	80063a0 <_svfiprintf_r>
 8004b44:	9b02      	ldr	r3, [sp, #8]
 8004b46:	2200      	movs	r2, #0
 8004b48:	701a      	strb	r2, [r3, #0]
 8004b4a:	b01c      	add	sp, #112	; 0x70
 8004b4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b50:	b003      	add	sp, #12
 8004b52:	4770      	bx	lr
 8004b54:	2000000c 	.word	0x2000000c
 8004b58:	ffff0208 	.word	0xffff0208

08004b5c <quorem>:
 8004b5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b60:	6903      	ldr	r3, [r0, #16]
 8004b62:	690c      	ldr	r4, [r1, #16]
 8004b64:	42a3      	cmp	r3, r4
 8004b66:	4607      	mov	r7, r0
 8004b68:	f2c0 8081 	blt.w	8004c6e <quorem+0x112>
 8004b6c:	3c01      	subs	r4, #1
 8004b6e:	f101 0814 	add.w	r8, r1, #20
 8004b72:	f100 0514 	add.w	r5, r0, #20
 8004b76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b7a:	9301      	str	r3, [sp, #4]
 8004b7c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004b80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b84:	3301      	adds	r3, #1
 8004b86:	429a      	cmp	r2, r3
 8004b88:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004b8c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004b90:	fbb2 f6f3 	udiv	r6, r2, r3
 8004b94:	d331      	bcc.n	8004bfa <quorem+0x9e>
 8004b96:	f04f 0e00 	mov.w	lr, #0
 8004b9a:	4640      	mov	r0, r8
 8004b9c:	46ac      	mov	ip, r5
 8004b9e:	46f2      	mov	sl, lr
 8004ba0:	f850 2b04 	ldr.w	r2, [r0], #4
 8004ba4:	b293      	uxth	r3, r2
 8004ba6:	fb06 e303 	mla	r3, r6, r3, lr
 8004baa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	ebaa 0303 	sub.w	r3, sl, r3
 8004bb4:	0c12      	lsrs	r2, r2, #16
 8004bb6:	f8dc a000 	ldr.w	sl, [ip]
 8004bba:	fb06 e202 	mla	r2, r6, r2, lr
 8004bbe:	fa13 f38a 	uxtah	r3, r3, sl
 8004bc2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004bc6:	fa1f fa82 	uxth.w	sl, r2
 8004bca:	f8dc 2000 	ldr.w	r2, [ip]
 8004bce:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8004bd2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004bdc:	4581      	cmp	r9, r0
 8004bde:	f84c 3b04 	str.w	r3, [ip], #4
 8004be2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004be6:	d2db      	bcs.n	8004ba0 <quorem+0x44>
 8004be8:	f855 300b 	ldr.w	r3, [r5, fp]
 8004bec:	b92b      	cbnz	r3, 8004bfa <quorem+0x9e>
 8004bee:	9b01      	ldr	r3, [sp, #4]
 8004bf0:	3b04      	subs	r3, #4
 8004bf2:	429d      	cmp	r5, r3
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	d32e      	bcc.n	8004c56 <quorem+0xfa>
 8004bf8:	613c      	str	r4, [r7, #16]
 8004bfa:	4638      	mov	r0, r7
 8004bfc:	f001 f9ba 	bl	8005f74 <__mcmp>
 8004c00:	2800      	cmp	r0, #0
 8004c02:	db24      	blt.n	8004c4e <quorem+0xf2>
 8004c04:	3601      	adds	r6, #1
 8004c06:	4628      	mov	r0, r5
 8004c08:	f04f 0c00 	mov.w	ip, #0
 8004c0c:	f858 2b04 	ldr.w	r2, [r8], #4
 8004c10:	f8d0 e000 	ldr.w	lr, [r0]
 8004c14:	b293      	uxth	r3, r2
 8004c16:	ebac 0303 	sub.w	r3, ip, r3
 8004c1a:	0c12      	lsrs	r2, r2, #16
 8004c1c:	fa13 f38e 	uxtah	r3, r3, lr
 8004c20:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004c24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c2e:	45c1      	cmp	r9, r8
 8004c30:	f840 3b04 	str.w	r3, [r0], #4
 8004c34:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004c38:	d2e8      	bcs.n	8004c0c <quorem+0xb0>
 8004c3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c42:	b922      	cbnz	r2, 8004c4e <quorem+0xf2>
 8004c44:	3b04      	subs	r3, #4
 8004c46:	429d      	cmp	r5, r3
 8004c48:	461a      	mov	r2, r3
 8004c4a:	d30a      	bcc.n	8004c62 <quorem+0x106>
 8004c4c:	613c      	str	r4, [r7, #16]
 8004c4e:	4630      	mov	r0, r6
 8004c50:	b003      	add	sp, #12
 8004c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c56:	6812      	ldr	r2, [r2, #0]
 8004c58:	3b04      	subs	r3, #4
 8004c5a:	2a00      	cmp	r2, #0
 8004c5c:	d1cc      	bne.n	8004bf8 <quorem+0x9c>
 8004c5e:	3c01      	subs	r4, #1
 8004c60:	e7c7      	b.n	8004bf2 <quorem+0x96>
 8004c62:	6812      	ldr	r2, [r2, #0]
 8004c64:	3b04      	subs	r3, #4
 8004c66:	2a00      	cmp	r2, #0
 8004c68:	d1f0      	bne.n	8004c4c <quorem+0xf0>
 8004c6a:	3c01      	subs	r4, #1
 8004c6c:	e7eb      	b.n	8004c46 <quorem+0xea>
 8004c6e:	2000      	movs	r0, #0
 8004c70:	e7ee      	b.n	8004c50 <quorem+0xf4>
 8004c72:	0000      	movs	r0, r0
 8004c74:	0000      	movs	r0, r0
	...

08004c78 <_dtoa_r>:
 8004c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c7c:	ed2d 8b02 	vpush	{d8}
 8004c80:	ec57 6b10 	vmov	r6, r7, d0
 8004c84:	b095      	sub	sp, #84	; 0x54
 8004c86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004c88:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004c8c:	9105      	str	r1, [sp, #20]
 8004c8e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004c92:	4604      	mov	r4, r0
 8004c94:	9209      	str	r2, [sp, #36]	; 0x24
 8004c96:	930f      	str	r3, [sp, #60]	; 0x3c
 8004c98:	b975      	cbnz	r5, 8004cb8 <_dtoa_r+0x40>
 8004c9a:	2010      	movs	r0, #16
 8004c9c:	f000 fed6 	bl	8005a4c <malloc>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	6260      	str	r0, [r4, #36]	; 0x24
 8004ca4:	b920      	cbnz	r0, 8004cb0 <_dtoa_r+0x38>
 8004ca6:	4bb2      	ldr	r3, [pc, #712]	; (8004f70 <_dtoa_r+0x2f8>)
 8004ca8:	21ea      	movs	r1, #234	; 0xea
 8004caa:	48b2      	ldr	r0, [pc, #712]	; (8004f74 <_dtoa_r+0x2fc>)
 8004cac:	f001 fef8 	bl	8006aa0 <__assert_func>
 8004cb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004cb4:	6005      	str	r5, [r0, #0]
 8004cb6:	60c5      	str	r5, [r0, #12]
 8004cb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cba:	6819      	ldr	r1, [r3, #0]
 8004cbc:	b151      	cbz	r1, 8004cd4 <_dtoa_r+0x5c>
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	604a      	str	r2, [r1, #4]
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	4093      	lsls	r3, r2
 8004cc6:	608b      	str	r3, [r1, #8]
 8004cc8:	4620      	mov	r0, r4
 8004cca:	f000 ff15 	bl	8005af8 <_Bfree>
 8004cce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	1e3b      	subs	r3, r7, #0
 8004cd6:	bfb9      	ittee	lt
 8004cd8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004cdc:	9303      	strlt	r3, [sp, #12]
 8004cde:	2300      	movge	r3, #0
 8004ce0:	f8c8 3000 	strge.w	r3, [r8]
 8004ce4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8004ce8:	4ba3      	ldr	r3, [pc, #652]	; (8004f78 <_dtoa_r+0x300>)
 8004cea:	bfbc      	itt	lt
 8004cec:	2201      	movlt	r2, #1
 8004cee:	f8c8 2000 	strlt.w	r2, [r8]
 8004cf2:	ea33 0309 	bics.w	r3, r3, r9
 8004cf6:	d11b      	bne.n	8004d30 <_dtoa_r+0xb8>
 8004cf8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004cfa:	f242 730f 	movw	r3, #9999	; 0x270f
 8004cfe:	6013      	str	r3, [r2, #0]
 8004d00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004d04:	4333      	orrs	r3, r6
 8004d06:	f000 857a 	beq.w	80057fe <_dtoa_r+0xb86>
 8004d0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d0c:	b963      	cbnz	r3, 8004d28 <_dtoa_r+0xb0>
 8004d0e:	4b9b      	ldr	r3, [pc, #620]	; (8004f7c <_dtoa_r+0x304>)
 8004d10:	e024      	b.n	8004d5c <_dtoa_r+0xe4>
 8004d12:	4b9b      	ldr	r3, [pc, #620]	; (8004f80 <_dtoa_r+0x308>)
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	3308      	adds	r3, #8
 8004d18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004d1a:	6013      	str	r3, [r2, #0]
 8004d1c:	9800      	ldr	r0, [sp, #0]
 8004d1e:	b015      	add	sp, #84	; 0x54
 8004d20:	ecbd 8b02 	vpop	{d8}
 8004d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d28:	4b94      	ldr	r3, [pc, #592]	; (8004f7c <_dtoa_r+0x304>)
 8004d2a:	9300      	str	r3, [sp, #0]
 8004d2c:	3303      	adds	r3, #3
 8004d2e:	e7f3      	b.n	8004d18 <_dtoa_r+0xa0>
 8004d30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004d34:	2200      	movs	r2, #0
 8004d36:	ec51 0b17 	vmov	r0, r1, d7
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004d40:	f7fb fef2 	bl	8000b28 <__aeabi_dcmpeq>
 8004d44:	4680      	mov	r8, r0
 8004d46:	b158      	cbz	r0, 8004d60 <_dtoa_r+0xe8>
 8004d48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	6013      	str	r3, [r2, #0]
 8004d4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	f000 8551 	beq.w	80057f8 <_dtoa_r+0xb80>
 8004d56:	488b      	ldr	r0, [pc, #556]	; (8004f84 <_dtoa_r+0x30c>)
 8004d58:	6018      	str	r0, [r3, #0]
 8004d5a:	1e43      	subs	r3, r0, #1
 8004d5c:	9300      	str	r3, [sp, #0]
 8004d5e:	e7dd      	b.n	8004d1c <_dtoa_r+0xa4>
 8004d60:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8004d64:	aa12      	add	r2, sp, #72	; 0x48
 8004d66:	a913      	add	r1, sp, #76	; 0x4c
 8004d68:	4620      	mov	r0, r4
 8004d6a:	f001 f9a7 	bl	80060bc <__d2b>
 8004d6e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004d72:	4683      	mov	fp, r0
 8004d74:	2d00      	cmp	r5, #0
 8004d76:	d07c      	beq.n	8004e72 <_dtoa_r+0x1fa>
 8004d78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d7a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8004d7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d82:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8004d86:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004d8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004d8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004d92:	4b7d      	ldr	r3, [pc, #500]	; (8004f88 <_dtoa_r+0x310>)
 8004d94:	2200      	movs	r2, #0
 8004d96:	4630      	mov	r0, r6
 8004d98:	4639      	mov	r1, r7
 8004d9a:	f7fb faa5 	bl	80002e8 <__aeabi_dsub>
 8004d9e:	a36e      	add	r3, pc, #440	; (adr r3, 8004f58 <_dtoa_r+0x2e0>)
 8004da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da4:	f7fb fc58 	bl	8000658 <__aeabi_dmul>
 8004da8:	a36d      	add	r3, pc, #436	; (adr r3, 8004f60 <_dtoa_r+0x2e8>)
 8004daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dae:	f7fb fa9d 	bl	80002ec <__adddf3>
 8004db2:	4606      	mov	r6, r0
 8004db4:	4628      	mov	r0, r5
 8004db6:	460f      	mov	r7, r1
 8004db8:	f7fb fbe4 	bl	8000584 <__aeabi_i2d>
 8004dbc:	a36a      	add	r3, pc, #424	; (adr r3, 8004f68 <_dtoa_r+0x2f0>)
 8004dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc2:	f7fb fc49 	bl	8000658 <__aeabi_dmul>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	4630      	mov	r0, r6
 8004dcc:	4639      	mov	r1, r7
 8004dce:	f7fb fa8d 	bl	80002ec <__adddf3>
 8004dd2:	4606      	mov	r6, r0
 8004dd4:	460f      	mov	r7, r1
 8004dd6:	f7fb feef 	bl	8000bb8 <__aeabi_d2iz>
 8004dda:	2200      	movs	r2, #0
 8004ddc:	4682      	mov	sl, r0
 8004dde:	2300      	movs	r3, #0
 8004de0:	4630      	mov	r0, r6
 8004de2:	4639      	mov	r1, r7
 8004de4:	f7fb feaa 	bl	8000b3c <__aeabi_dcmplt>
 8004de8:	b148      	cbz	r0, 8004dfe <_dtoa_r+0x186>
 8004dea:	4650      	mov	r0, sl
 8004dec:	f7fb fbca 	bl	8000584 <__aeabi_i2d>
 8004df0:	4632      	mov	r2, r6
 8004df2:	463b      	mov	r3, r7
 8004df4:	f7fb fe98 	bl	8000b28 <__aeabi_dcmpeq>
 8004df8:	b908      	cbnz	r0, 8004dfe <_dtoa_r+0x186>
 8004dfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004dfe:	f1ba 0f16 	cmp.w	sl, #22
 8004e02:	d854      	bhi.n	8004eae <_dtoa_r+0x236>
 8004e04:	4b61      	ldr	r3, [pc, #388]	; (8004f8c <_dtoa_r+0x314>)
 8004e06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004e12:	f7fb fe93 	bl	8000b3c <__aeabi_dcmplt>
 8004e16:	2800      	cmp	r0, #0
 8004e18:	d04b      	beq.n	8004eb2 <_dtoa_r+0x23a>
 8004e1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e1e:	2300      	movs	r3, #0
 8004e20:	930e      	str	r3, [sp, #56]	; 0x38
 8004e22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e24:	1b5d      	subs	r5, r3, r5
 8004e26:	1e6b      	subs	r3, r5, #1
 8004e28:	9304      	str	r3, [sp, #16]
 8004e2a:	bf43      	ittte	mi
 8004e2c:	2300      	movmi	r3, #0
 8004e2e:	f1c5 0801 	rsbmi	r8, r5, #1
 8004e32:	9304      	strmi	r3, [sp, #16]
 8004e34:	f04f 0800 	movpl.w	r8, #0
 8004e38:	f1ba 0f00 	cmp.w	sl, #0
 8004e3c:	db3b      	blt.n	8004eb6 <_dtoa_r+0x23e>
 8004e3e:	9b04      	ldr	r3, [sp, #16]
 8004e40:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8004e44:	4453      	add	r3, sl
 8004e46:	9304      	str	r3, [sp, #16]
 8004e48:	2300      	movs	r3, #0
 8004e4a:	9306      	str	r3, [sp, #24]
 8004e4c:	9b05      	ldr	r3, [sp, #20]
 8004e4e:	2b09      	cmp	r3, #9
 8004e50:	d869      	bhi.n	8004f26 <_dtoa_r+0x2ae>
 8004e52:	2b05      	cmp	r3, #5
 8004e54:	bfc4      	itt	gt
 8004e56:	3b04      	subgt	r3, #4
 8004e58:	9305      	strgt	r3, [sp, #20]
 8004e5a:	9b05      	ldr	r3, [sp, #20]
 8004e5c:	f1a3 0302 	sub.w	r3, r3, #2
 8004e60:	bfcc      	ite	gt
 8004e62:	2500      	movgt	r5, #0
 8004e64:	2501      	movle	r5, #1
 8004e66:	2b03      	cmp	r3, #3
 8004e68:	d869      	bhi.n	8004f3e <_dtoa_r+0x2c6>
 8004e6a:	e8df f003 	tbb	[pc, r3]
 8004e6e:	4e2c      	.short	0x4e2c
 8004e70:	5a4c      	.short	0x5a4c
 8004e72:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8004e76:	441d      	add	r5, r3
 8004e78:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004e7c:	2b20      	cmp	r3, #32
 8004e7e:	bfc1      	itttt	gt
 8004e80:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004e84:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004e88:	fa09 f303 	lslgt.w	r3, r9, r3
 8004e8c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004e90:	bfda      	itte	le
 8004e92:	f1c3 0320 	rsble	r3, r3, #32
 8004e96:	fa06 f003 	lslle.w	r0, r6, r3
 8004e9a:	4318      	orrgt	r0, r3
 8004e9c:	f7fb fb62 	bl	8000564 <__aeabi_ui2d>
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	4606      	mov	r6, r0
 8004ea4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004ea8:	3d01      	subs	r5, #1
 8004eaa:	9310      	str	r3, [sp, #64]	; 0x40
 8004eac:	e771      	b.n	8004d92 <_dtoa_r+0x11a>
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e7b6      	b.n	8004e20 <_dtoa_r+0x1a8>
 8004eb2:	900e      	str	r0, [sp, #56]	; 0x38
 8004eb4:	e7b5      	b.n	8004e22 <_dtoa_r+0x1aa>
 8004eb6:	f1ca 0300 	rsb	r3, sl, #0
 8004eba:	9306      	str	r3, [sp, #24]
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	eba8 080a 	sub.w	r8, r8, sl
 8004ec2:	930d      	str	r3, [sp, #52]	; 0x34
 8004ec4:	e7c2      	b.n	8004e4c <_dtoa_r+0x1d4>
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	9308      	str	r3, [sp, #32]
 8004eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	dc39      	bgt.n	8004f44 <_dtoa_r+0x2cc>
 8004ed0:	f04f 0901 	mov.w	r9, #1
 8004ed4:	f8cd 9004 	str.w	r9, [sp, #4]
 8004ed8:	464b      	mov	r3, r9
 8004eda:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004ede:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	6042      	str	r2, [r0, #4]
 8004ee4:	2204      	movs	r2, #4
 8004ee6:	f102 0614 	add.w	r6, r2, #20
 8004eea:	429e      	cmp	r6, r3
 8004eec:	6841      	ldr	r1, [r0, #4]
 8004eee:	d92f      	bls.n	8004f50 <_dtoa_r+0x2d8>
 8004ef0:	4620      	mov	r0, r4
 8004ef2:	f000 fdc1 	bl	8005a78 <_Balloc>
 8004ef6:	9000      	str	r0, [sp, #0]
 8004ef8:	2800      	cmp	r0, #0
 8004efa:	d14b      	bne.n	8004f94 <_dtoa_r+0x31c>
 8004efc:	4b24      	ldr	r3, [pc, #144]	; (8004f90 <_dtoa_r+0x318>)
 8004efe:	4602      	mov	r2, r0
 8004f00:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004f04:	e6d1      	b.n	8004caa <_dtoa_r+0x32>
 8004f06:	2301      	movs	r3, #1
 8004f08:	e7de      	b.n	8004ec8 <_dtoa_r+0x250>
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	9308      	str	r3, [sp, #32]
 8004f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f10:	eb0a 0903 	add.w	r9, sl, r3
 8004f14:	f109 0301 	add.w	r3, r9, #1
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	9301      	str	r3, [sp, #4]
 8004f1c:	bfb8      	it	lt
 8004f1e:	2301      	movlt	r3, #1
 8004f20:	e7dd      	b.n	8004ede <_dtoa_r+0x266>
 8004f22:	2301      	movs	r3, #1
 8004f24:	e7f2      	b.n	8004f0c <_dtoa_r+0x294>
 8004f26:	2501      	movs	r5, #1
 8004f28:	2300      	movs	r3, #0
 8004f2a:	9305      	str	r3, [sp, #20]
 8004f2c:	9508      	str	r5, [sp, #32]
 8004f2e:	f04f 39ff 	mov.w	r9, #4294967295
 8004f32:	2200      	movs	r2, #0
 8004f34:	f8cd 9004 	str.w	r9, [sp, #4]
 8004f38:	2312      	movs	r3, #18
 8004f3a:	9209      	str	r2, [sp, #36]	; 0x24
 8004f3c:	e7cf      	b.n	8004ede <_dtoa_r+0x266>
 8004f3e:	2301      	movs	r3, #1
 8004f40:	9308      	str	r3, [sp, #32]
 8004f42:	e7f4      	b.n	8004f2e <_dtoa_r+0x2b6>
 8004f44:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8004f48:	f8cd 9004 	str.w	r9, [sp, #4]
 8004f4c:	464b      	mov	r3, r9
 8004f4e:	e7c6      	b.n	8004ede <_dtoa_r+0x266>
 8004f50:	3101      	adds	r1, #1
 8004f52:	6041      	str	r1, [r0, #4]
 8004f54:	0052      	lsls	r2, r2, #1
 8004f56:	e7c6      	b.n	8004ee6 <_dtoa_r+0x26e>
 8004f58:	636f4361 	.word	0x636f4361
 8004f5c:	3fd287a7 	.word	0x3fd287a7
 8004f60:	8b60c8b3 	.word	0x8b60c8b3
 8004f64:	3fc68a28 	.word	0x3fc68a28
 8004f68:	509f79fb 	.word	0x509f79fb
 8004f6c:	3fd34413 	.word	0x3fd34413
 8004f70:	08007039 	.word	0x08007039
 8004f74:	08007050 	.word	0x08007050
 8004f78:	7ff00000 	.word	0x7ff00000
 8004f7c:	08007035 	.word	0x08007035
 8004f80:	0800702c 	.word	0x0800702c
 8004f84:	08007009 	.word	0x08007009
 8004f88:	3ff80000 	.word	0x3ff80000
 8004f8c:	080071a8 	.word	0x080071a8
 8004f90:	080070af 	.word	0x080070af
 8004f94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f96:	9a00      	ldr	r2, [sp, #0]
 8004f98:	601a      	str	r2, [r3, #0]
 8004f9a:	9b01      	ldr	r3, [sp, #4]
 8004f9c:	2b0e      	cmp	r3, #14
 8004f9e:	f200 80ad 	bhi.w	80050fc <_dtoa_r+0x484>
 8004fa2:	2d00      	cmp	r5, #0
 8004fa4:	f000 80aa 	beq.w	80050fc <_dtoa_r+0x484>
 8004fa8:	f1ba 0f00 	cmp.w	sl, #0
 8004fac:	dd36      	ble.n	800501c <_dtoa_r+0x3a4>
 8004fae:	4ac3      	ldr	r2, [pc, #780]	; (80052bc <_dtoa_r+0x644>)
 8004fb0:	f00a 030f 	and.w	r3, sl, #15
 8004fb4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004fb8:	ed93 7b00 	vldr	d7, [r3]
 8004fbc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004fc0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8004fc4:	eeb0 8a47 	vmov.f32	s16, s14
 8004fc8:	eef0 8a67 	vmov.f32	s17, s15
 8004fcc:	d016      	beq.n	8004ffc <_dtoa_r+0x384>
 8004fce:	4bbc      	ldr	r3, [pc, #752]	; (80052c0 <_dtoa_r+0x648>)
 8004fd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004fd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004fd8:	f7fb fc68 	bl	80008ac <__aeabi_ddiv>
 8004fdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fe0:	f007 070f 	and.w	r7, r7, #15
 8004fe4:	2503      	movs	r5, #3
 8004fe6:	4eb6      	ldr	r6, [pc, #728]	; (80052c0 <_dtoa_r+0x648>)
 8004fe8:	b957      	cbnz	r7, 8005000 <_dtoa_r+0x388>
 8004fea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fee:	ec53 2b18 	vmov	r2, r3, d8
 8004ff2:	f7fb fc5b 	bl	80008ac <__aeabi_ddiv>
 8004ff6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ffa:	e029      	b.n	8005050 <_dtoa_r+0x3d8>
 8004ffc:	2502      	movs	r5, #2
 8004ffe:	e7f2      	b.n	8004fe6 <_dtoa_r+0x36e>
 8005000:	07f9      	lsls	r1, r7, #31
 8005002:	d508      	bpl.n	8005016 <_dtoa_r+0x39e>
 8005004:	ec51 0b18 	vmov	r0, r1, d8
 8005008:	e9d6 2300 	ldrd	r2, r3, [r6]
 800500c:	f7fb fb24 	bl	8000658 <__aeabi_dmul>
 8005010:	ec41 0b18 	vmov	d8, r0, r1
 8005014:	3501      	adds	r5, #1
 8005016:	107f      	asrs	r7, r7, #1
 8005018:	3608      	adds	r6, #8
 800501a:	e7e5      	b.n	8004fe8 <_dtoa_r+0x370>
 800501c:	f000 80a6 	beq.w	800516c <_dtoa_r+0x4f4>
 8005020:	f1ca 0600 	rsb	r6, sl, #0
 8005024:	4ba5      	ldr	r3, [pc, #660]	; (80052bc <_dtoa_r+0x644>)
 8005026:	4fa6      	ldr	r7, [pc, #664]	; (80052c0 <_dtoa_r+0x648>)
 8005028:	f006 020f 	and.w	r2, r6, #15
 800502c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005034:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005038:	f7fb fb0e 	bl	8000658 <__aeabi_dmul>
 800503c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005040:	1136      	asrs	r6, r6, #4
 8005042:	2300      	movs	r3, #0
 8005044:	2502      	movs	r5, #2
 8005046:	2e00      	cmp	r6, #0
 8005048:	f040 8085 	bne.w	8005156 <_dtoa_r+0x4de>
 800504c:	2b00      	cmp	r3, #0
 800504e:	d1d2      	bne.n	8004ff6 <_dtoa_r+0x37e>
 8005050:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005052:	2b00      	cmp	r3, #0
 8005054:	f000 808c 	beq.w	8005170 <_dtoa_r+0x4f8>
 8005058:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800505c:	4b99      	ldr	r3, [pc, #612]	; (80052c4 <_dtoa_r+0x64c>)
 800505e:	2200      	movs	r2, #0
 8005060:	4630      	mov	r0, r6
 8005062:	4639      	mov	r1, r7
 8005064:	f7fb fd6a 	bl	8000b3c <__aeabi_dcmplt>
 8005068:	2800      	cmp	r0, #0
 800506a:	f000 8081 	beq.w	8005170 <_dtoa_r+0x4f8>
 800506e:	9b01      	ldr	r3, [sp, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d07d      	beq.n	8005170 <_dtoa_r+0x4f8>
 8005074:	f1b9 0f00 	cmp.w	r9, #0
 8005078:	dd3c      	ble.n	80050f4 <_dtoa_r+0x47c>
 800507a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800507e:	9307      	str	r3, [sp, #28]
 8005080:	2200      	movs	r2, #0
 8005082:	4b91      	ldr	r3, [pc, #580]	; (80052c8 <_dtoa_r+0x650>)
 8005084:	4630      	mov	r0, r6
 8005086:	4639      	mov	r1, r7
 8005088:	f7fb fae6 	bl	8000658 <__aeabi_dmul>
 800508c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005090:	3501      	adds	r5, #1
 8005092:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005096:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800509a:	4628      	mov	r0, r5
 800509c:	f7fb fa72 	bl	8000584 <__aeabi_i2d>
 80050a0:	4632      	mov	r2, r6
 80050a2:	463b      	mov	r3, r7
 80050a4:	f7fb fad8 	bl	8000658 <__aeabi_dmul>
 80050a8:	4b88      	ldr	r3, [pc, #544]	; (80052cc <_dtoa_r+0x654>)
 80050aa:	2200      	movs	r2, #0
 80050ac:	f7fb f91e 	bl	80002ec <__adddf3>
 80050b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80050b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050b8:	9303      	str	r3, [sp, #12]
 80050ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d15c      	bne.n	800517a <_dtoa_r+0x502>
 80050c0:	4b83      	ldr	r3, [pc, #524]	; (80052d0 <_dtoa_r+0x658>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	4630      	mov	r0, r6
 80050c6:	4639      	mov	r1, r7
 80050c8:	f7fb f90e 	bl	80002e8 <__aeabi_dsub>
 80050cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050d0:	4606      	mov	r6, r0
 80050d2:	460f      	mov	r7, r1
 80050d4:	f7fb fd50 	bl	8000b78 <__aeabi_dcmpgt>
 80050d8:	2800      	cmp	r0, #0
 80050da:	f040 8296 	bne.w	800560a <_dtoa_r+0x992>
 80050de:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80050e2:	4630      	mov	r0, r6
 80050e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80050e8:	4639      	mov	r1, r7
 80050ea:	f7fb fd27 	bl	8000b3c <__aeabi_dcmplt>
 80050ee:	2800      	cmp	r0, #0
 80050f0:	f040 8288 	bne.w	8005604 <_dtoa_r+0x98c>
 80050f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80050f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80050fe:	2b00      	cmp	r3, #0
 8005100:	f2c0 8158 	blt.w	80053b4 <_dtoa_r+0x73c>
 8005104:	f1ba 0f0e 	cmp.w	sl, #14
 8005108:	f300 8154 	bgt.w	80053b4 <_dtoa_r+0x73c>
 800510c:	4b6b      	ldr	r3, [pc, #428]	; (80052bc <_dtoa_r+0x644>)
 800510e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005112:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005116:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005118:	2b00      	cmp	r3, #0
 800511a:	f280 80e3 	bge.w	80052e4 <_dtoa_r+0x66c>
 800511e:	9b01      	ldr	r3, [sp, #4]
 8005120:	2b00      	cmp	r3, #0
 8005122:	f300 80df 	bgt.w	80052e4 <_dtoa_r+0x66c>
 8005126:	f040 826d 	bne.w	8005604 <_dtoa_r+0x98c>
 800512a:	4b69      	ldr	r3, [pc, #420]	; (80052d0 <_dtoa_r+0x658>)
 800512c:	2200      	movs	r2, #0
 800512e:	4640      	mov	r0, r8
 8005130:	4649      	mov	r1, r9
 8005132:	f7fb fa91 	bl	8000658 <__aeabi_dmul>
 8005136:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800513a:	f7fb fd13 	bl	8000b64 <__aeabi_dcmpge>
 800513e:	9e01      	ldr	r6, [sp, #4]
 8005140:	4637      	mov	r7, r6
 8005142:	2800      	cmp	r0, #0
 8005144:	f040 8243 	bne.w	80055ce <_dtoa_r+0x956>
 8005148:	9d00      	ldr	r5, [sp, #0]
 800514a:	2331      	movs	r3, #49	; 0x31
 800514c:	f805 3b01 	strb.w	r3, [r5], #1
 8005150:	f10a 0a01 	add.w	sl, sl, #1
 8005154:	e23f      	b.n	80055d6 <_dtoa_r+0x95e>
 8005156:	07f2      	lsls	r2, r6, #31
 8005158:	d505      	bpl.n	8005166 <_dtoa_r+0x4ee>
 800515a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800515e:	f7fb fa7b 	bl	8000658 <__aeabi_dmul>
 8005162:	3501      	adds	r5, #1
 8005164:	2301      	movs	r3, #1
 8005166:	1076      	asrs	r6, r6, #1
 8005168:	3708      	adds	r7, #8
 800516a:	e76c      	b.n	8005046 <_dtoa_r+0x3ce>
 800516c:	2502      	movs	r5, #2
 800516e:	e76f      	b.n	8005050 <_dtoa_r+0x3d8>
 8005170:	9b01      	ldr	r3, [sp, #4]
 8005172:	f8cd a01c 	str.w	sl, [sp, #28]
 8005176:	930c      	str	r3, [sp, #48]	; 0x30
 8005178:	e78d      	b.n	8005096 <_dtoa_r+0x41e>
 800517a:	9900      	ldr	r1, [sp, #0]
 800517c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800517e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005180:	4b4e      	ldr	r3, [pc, #312]	; (80052bc <_dtoa_r+0x644>)
 8005182:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005186:	4401      	add	r1, r0
 8005188:	9102      	str	r1, [sp, #8]
 800518a:	9908      	ldr	r1, [sp, #32]
 800518c:	eeb0 8a47 	vmov.f32	s16, s14
 8005190:	eef0 8a67 	vmov.f32	s17, s15
 8005194:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005198:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800519c:	2900      	cmp	r1, #0
 800519e:	d045      	beq.n	800522c <_dtoa_r+0x5b4>
 80051a0:	494c      	ldr	r1, [pc, #304]	; (80052d4 <_dtoa_r+0x65c>)
 80051a2:	2000      	movs	r0, #0
 80051a4:	f7fb fb82 	bl	80008ac <__aeabi_ddiv>
 80051a8:	ec53 2b18 	vmov	r2, r3, d8
 80051ac:	f7fb f89c 	bl	80002e8 <__aeabi_dsub>
 80051b0:	9d00      	ldr	r5, [sp, #0]
 80051b2:	ec41 0b18 	vmov	d8, r0, r1
 80051b6:	4639      	mov	r1, r7
 80051b8:	4630      	mov	r0, r6
 80051ba:	f7fb fcfd 	bl	8000bb8 <__aeabi_d2iz>
 80051be:	900c      	str	r0, [sp, #48]	; 0x30
 80051c0:	f7fb f9e0 	bl	8000584 <__aeabi_i2d>
 80051c4:	4602      	mov	r2, r0
 80051c6:	460b      	mov	r3, r1
 80051c8:	4630      	mov	r0, r6
 80051ca:	4639      	mov	r1, r7
 80051cc:	f7fb f88c 	bl	80002e8 <__aeabi_dsub>
 80051d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80051d2:	3330      	adds	r3, #48	; 0x30
 80051d4:	f805 3b01 	strb.w	r3, [r5], #1
 80051d8:	ec53 2b18 	vmov	r2, r3, d8
 80051dc:	4606      	mov	r6, r0
 80051de:	460f      	mov	r7, r1
 80051e0:	f7fb fcac 	bl	8000b3c <__aeabi_dcmplt>
 80051e4:	2800      	cmp	r0, #0
 80051e6:	d165      	bne.n	80052b4 <_dtoa_r+0x63c>
 80051e8:	4632      	mov	r2, r6
 80051ea:	463b      	mov	r3, r7
 80051ec:	4935      	ldr	r1, [pc, #212]	; (80052c4 <_dtoa_r+0x64c>)
 80051ee:	2000      	movs	r0, #0
 80051f0:	f7fb f87a 	bl	80002e8 <__aeabi_dsub>
 80051f4:	ec53 2b18 	vmov	r2, r3, d8
 80051f8:	f7fb fca0 	bl	8000b3c <__aeabi_dcmplt>
 80051fc:	2800      	cmp	r0, #0
 80051fe:	f040 80b9 	bne.w	8005374 <_dtoa_r+0x6fc>
 8005202:	9b02      	ldr	r3, [sp, #8]
 8005204:	429d      	cmp	r5, r3
 8005206:	f43f af75 	beq.w	80050f4 <_dtoa_r+0x47c>
 800520a:	4b2f      	ldr	r3, [pc, #188]	; (80052c8 <_dtoa_r+0x650>)
 800520c:	ec51 0b18 	vmov	r0, r1, d8
 8005210:	2200      	movs	r2, #0
 8005212:	f7fb fa21 	bl	8000658 <__aeabi_dmul>
 8005216:	4b2c      	ldr	r3, [pc, #176]	; (80052c8 <_dtoa_r+0x650>)
 8005218:	ec41 0b18 	vmov	d8, r0, r1
 800521c:	2200      	movs	r2, #0
 800521e:	4630      	mov	r0, r6
 8005220:	4639      	mov	r1, r7
 8005222:	f7fb fa19 	bl	8000658 <__aeabi_dmul>
 8005226:	4606      	mov	r6, r0
 8005228:	460f      	mov	r7, r1
 800522a:	e7c4      	b.n	80051b6 <_dtoa_r+0x53e>
 800522c:	ec51 0b17 	vmov	r0, r1, d7
 8005230:	f7fb fa12 	bl	8000658 <__aeabi_dmul>
 8005234:	9b02      	ldr	r3, [sp, #8]
 8005236:	9d00      	ldr	r5, [sp, #0]
 8005238:	930c      	str	r3, [sp, #48]	; 0x30
 800523a:	ec41 0b18 	vmov	d8, r0, r1
 800523e:	4639      	mov	r1, r7
 8005240:	4630      	mov	r0, r6
 8005242:	f7fb fcb9 	bl	8000bb8 <__aeabi_d2iz>
 8005246:	9011      	str	r0, [sp, #68]	; 0x44
 8005248:	f7fb f99c 	bl	8000584 <__aeabi_i2d>
 800524c:	4602      	mov	r2, r0
 800524e:	460b      	mov	r3, r1
 8005250:	4630      	mov	r0, r6
 8005252:	4639      	mov	r1, r7
 8005254:	f7fb f848 	bl	80002e8 <__aeabi_dsub>
 8005258:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800525a:	3330      	adds	r3, #48	; 0x30
 800525c:	f805 3b01 	strb.w	r3, [r5], #1
 8005260:	9b02      	ldr	r3, [sp, #8]
 8005262:	429d      	cmp	r5, r3
 8005264:	4606      	mov	r6, r0
 8005266:	460f      	mov	r7, r1
 8005268:	f04f 0200 	mov.w	r2, #0
 800526c:	d134      	bne.n	80052d8 <_dtoa_r+0x660>
 800526e:	4b19      	ldr	r3, [pc, #100]	; (80052d4 <_dtoa_r+0x65c>)
 8005270:	ec51 0b18 	vmov	r0, r1, d8
 8005274:	f7fb f83a 	bl	80002ec <__adddf3>
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	4630      	mov	r0, r6
 800527e:	4639      	mov	r1, r7
 8005280:	f7fb fc7a 	bl	8000b78 <__aeabi_dcmpgt>
 8005284:	2800      	cmp	r0, #0
 8005286:	d175      	bne.n	8005374 <_dtoa_r+0x6fc>
 8005288:	ec53 2b18 	vmov	r2, r3, d8
 800528c:	4911      	ldr	r1, [pc, #68]	; (80052d4 <_dtoa_r+0x65c>)
 800528e:	2000      	movs	r0, #0
 8005290:	f7fb f82a 	bl	80002e8 <__aeabi_dsub>
 8005294:	4602      	mov	r2, r0
 8005296:	460b      	mov	r3, r1
 8005298:	4630      	mov	r0, r6
 800529a:	4639      	mov	r1, r7
 800529c:	f7fb fc4e 	bl	8000b3c <__aeabi_dcmplt>
 80052a0:	2800      	cmp	r0, #0
 80052a2:	f43f af27 	beq.w	80050f4 <_dtoa_r+0x47c>
 80052a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80052a8:	1e6b      	subs	r3, r5, #1
 80052aa:	930c      	str	r3, [sp, #48]	; 0x30
 80052ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80052b0:	2b30      	cmp	r3, #48	; 0x30
 80052b2:	d0f8      	beq.n	80052a6 <_dtoa_r+0x62e>
 80052b4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80052b8:	e04a      	b.n	8005350 <_dtoa_r+0x6d8>
 80052ba:	bf00      	nop
 80052bc:	080071a8 	.word	0x080071a8
 80052c0:	08007180 	.word	0x08007180
 80052c4:	3ff00000 	.word	0x3ff00000
 80052c8:	40240000 	.word	0x40240000
 80052cc:	401c0000 	.word	0x401c0000
 80052d0:	40140000 	.word	0x40140000
 80052d4:	3fe00000 	.word	0x3fe00000
 80052d8:	4baf      	ldr	r3, [pc, #700]	; (8005598 <_dtoa_r+0x920>)
 80052da:	f7fb f9bd 	bl	8000658 <__aeabi_dmul>
 80052de:	4606      	mov	r6, r0
 80052e0:	460f      	mov	r7, r1
 80052e2:	e7ac      	b.n	800523e <_dtoa_r+0x5c6>
 80052e4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80052e8:	9d00      	ldr	r5, [sp, #0]
 80052ea:	4642      	mov	r2, r8
 80052ec:	464b      	mov	r3, r9
 80052ee:	4630      	mov	r0, r6
 80052f0:	4639      	mov	r1, r7
 80052f2:	f7fb fadb 	bl	80008ac <__aeabi_ddiv>
 80052f6:	f7fb fc5f 	bl	8000bb8 <__aeabi_d2iz>
 80052fa:	9002      	str	r0, [sp, #8]
 80052fc:	f7fb f942 	bl	8000584 <__aeabi_i2d>
 8005300:	4642      	mov	r2, r8
 8005302:	464b      	mov	r3, r9
 8005304:	f7fb f9a8 	bl	8000658 <__aeabi_dmul>
 8005308:	4602      	mov	r2, r0
 800530a:	460b      	mov	r3, r1
 800530c:	4630      	mov	r0, r6
 800530e:	4639      	mov	r1, r7
 8005310:	f7fa ffea 	bl	80002e8 <__aeabi_dsub>
 8005314:	9e02      	ldr	r6, [sp, #8]
 8005316:	9f01      	ldr	r7, [sp, #4]
 8005318:	3630      	adds	r6, #48	; 0x30
 800531a:	f805 6b01 	strb.w	r6, [r5], #1
 800531e:	9e00      	ldr	r6, [sp, #0]
 8005320:	1bae      	subs	r6, r5, r6
 8005322:	42b7      	cmp	r7, r6
 8005324:	4602      	mov	r2, r0
 8005326:	460b      	mov	r3, r1
 8005328:	d137      	bne.n	800539a <_dtoa_r+0x722>
 800532a:	f7fa ffdf 	bl	80002ec <__adddf3>
 800532e:	4642      	mov	r2, r8
 8005330:	464b      	mov	r3, r9
 8005332:	4606      	mov	r6, r0
 8005334:	460f      	mov	r7, r1
 8005336:	f7fb fc1f 	bl	8000b78 <__aeabi_dcmpgt>
 800533a:	b9c8      	cbnz	r0, 8005370 <_dtoa_r+0x6f8>
 800533c:	4642      	mov	r2, r8
 800533e:	464b      	mov	r3, r9
 8005340:	4630      	mov	r0, r6
 8005342:	4639      	mov	r1, r7
 8005344:	f7fb fbf0 	bl	8000b28 <__aeabi_dcmpeq>
 8005348:	b110      	cbz	r0, 8005350 <_dtoa_r+0x6d8>
 800534a:	9b02      	ldr	r3, [sp, #8]
 800534c:	07d9      	lsls	r1, r3, #31
 800534e:	d40f      	bmi.n	8005370 <_dtoa_r+0x6f8>
 8005350:	4620      	mov	r0, r4
 8005352:	4659      	mov	r1, fp
 8005354:	f000 fbd0 	bl	8005af8 <_Bfree>
 8005358:	2300      	movs	r3, #0
 800535a:	702b      	strb	r3, [r5, #0]
 800535c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800535e:	f10a 0001 	add.w	r0, sl, #1
 8005362:	6018      	str	r0, [r3, #0]
 8005364:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005366:	2b00      	cmp	r3, #0
 8005368:	f43f acd8 	beq.w	8004d1c <_dtoa_r+0xa4>
 800536c:	601d      	str	r5, [r3, #0]
 800536e:	e4d5      	b.n	8004d1c <_dtoa_r+0xa4>
 8005370:	f8cd a01c 	str.w	sl, [sp, #28]
 8005374:	462b      	mov	r3, r5
 8005376:	461d      	mov	r5, r3
 8005378:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800537c:	2a39      	cmp	r2, #57	; 0x39
 800537e:	d108      	bne.n	8005392 <_dtoa_r+0x71a>
 8005380:	9a00      	ldr	r2, [sp, #0]
 8005382:	429a      	cmp	r2, r3
 8005384:	d1f7      	bne.n	8005376 <_dtoa_r+0x6fe>
 8005386:	9a07      	ldr	r2, [sp, #28]
 8005388:	9900      	ldr	r1, [sp, #0]
 800538a:	3201      	adds	r2, #1
 800538c:	9207      	str	r2, [sp, #28]
 800538e:	2230      	movs	r2, #48	; 0x30
 8005390:	700a      	strb	r2, [r1, #0]
 8005392:	781a      	ldrb	r2, [r3, #0]
 8005394:	3201      	adds	r2, #1
 8005396:	701a      	strb	r2, [r3, #0]
 8005398:	e78c      	b.n	80052b4 <_dtoa_r+0x63c>
 800539a:	4b7f      	ldr	r3, [pc, #508]	; (8005598 <_dtoa_r+0x920>)
 800539c:	2200      	movs	r2, #0
 800539e:	f7fb f95b 	bl	8000658 <__aeabi_dmul>
 80053a2:	2200      	movs	r2, #0
 80053a4:	2300      	movs	r3, #0
 80053a6:	4606      	mov	r6, r0
 80053a8:	460f      	mov	r7, r1
 80053aa:	f7fb fbbd 	bl	8000b28 <__aeabi_dcmpeq>
 80053ae:	2800      	cmp	r0, #0
 80053b0:	d09b      	beq.n	80052ea <_dtoa_r+0x672>
 80053b2:	e7cd      	b.n	8005350 <_dtoa_r+0x6d8>
 80053b4:	9a08      	ldr	r2, [sp, #32]
 80053b6:	2a00      	cmp	r2, #0
 80053b8:	f000 80c4 	beq.w	8005544 <_dtoa_r+0x8cc>
 80053bc:	9a05      	ldr	r2, [sp, #20]
 80053be:	2a01      	cmp	r2, #1
 80053c0:	f300 80a8 	bgt.w	8005514 <_dtoa_r+0x89c>
 80053c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80053c6:	2a00      	cmp	r2, #0
 80053c8:	f000 80a0 	beq.w	800550c <_dtoa_r+0x894>
 80053cc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80053d0:	9e06      	ldr	r6, [sp, #24]
 80053d2:	4645      	mov	r5, r8
 80053d4:	9a04      	ldr	r2, [sp, #16]
 80053d6:	2101      	movs	r1, #1
 80053d8:	441a      	add	r2, r3
 80053da:	4620      	mov	r0, r4
 80053dc:	4498      	add	r8, r3
 80053de:	9204      	str	r2, [sp, #16]
 80053e0:	f000 fc46 	bl	8005c70 <__i2b>
 80053e4:	4607      	mov	r7, r0
 80053e6:	2d00      	cmp	r5, #0
 80053e8:	dd0b      	ble.n	8005402 <_dtoa_r+0x78a>
 80053ea:	9b04      	ldr	r3, [sp, #16]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	dd08      	ble.n	8005402 <_dtoa_r+0x78a>
 80053f0:	42ab      	cmp	r3, r5
 80053f2:	9a04      	ldr	r2, [sp, #16]
 80053f4:	bfa8      	it	ge
 80053f6:	462b      	movge	r3, r5
 80053f8:	eba8 0803 	sub.w	r8, r8, r3
 80053fc:	1aed      	subs	r5, r5, r3
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	9304      	str	r3, [sp, #16]
 8005402:	9b06      	ldr	r3, [sp, #24]
 8005404:	b1fb      	cbz	r3, 8005446 <_dtoa_r+0x7ce>
 8005406:	9b08      	ldr	r3, [sp, #32]
 8005408:	2b00      	cmp	r3, #0
 800540a:	f000 809f 	beq.w	800554c <_dtoa_r+0x8d4>
 800540e:	2e00      	cmp	r6, #0
 8005410:	dd11      	ble.n	8005436 <_dtoa_r+0x7be>
 8005412:	4639      	mov	r1, r7
 8005414:	4632      	mov	r2, r6
 8005416:	4620      	mov	r0, r4
 8005418:	f000 fce6 	bl	8005de8 <__pow5mult>
 800541c:	465a      	mov	r2, fp
 800541e:	4601      	mov	r1, r0
 8005420:	4607      	mov	r7, r0
 8005422:	4620      	mov	r0, r4
 8005424:	f000 fc3a 	bl	8005c9c <__multiply>
 8005428:	4659      	mov	r1, fp
 800542a:	9007      	str	r0, [sp, #28]
 800542c:	4620      	mov	r0, r4
 800542e:	f000 fb63 	bl	8005af8 <_Bfree>
 8005432:	9b07      	ldr	r3, [sp, #28]
 8005434:	469b      	mov	fp, r3
 8005436:	9b06      	ldr	r3, [sp, #24]
 8005438:	1b9a      	subs	r2, r3, r6
 800543a:	d004      	beq.n	8005446 <_dtoa_r+0x7ce>
 800543c:	4659      	mov	r1, fp
 800543e:	4620      	mov	r0, r4
 8005440:	f000 fcd2 	bl	8005de8 <__pow5mult>
 8005444:	4683      	mov	fp, r0
 8005446:	2101      	movs	r1, #1
 8005448:	4620      	mov	r0, r4
 800544a:	f000 fc11 	bl	8005c70 <__i2b>
 800544e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005450:	2b00      	cmp	r3, #0
 8005452:	4606      	mov	r6, r0
 8005454:	dd7c      	ble.n	8005550 <_dtoa_r+0x8d8>
 8005456:	461a      	mov	r2, r3
 8005458:	4601      	mov	r1, r0
 800545a:	4620      	mov	r0, r4
 800545c:	f000 fcc4 	bl	8005de8 <__pow5mult>
 8005460:	9b05      	ldr	r3, [sp, #20]
 8005462:	2b01      	cmp	r3, #1
 8005464:	4606      	mov	r6, r0
 8005466:	dd76      	ble.n	8005556 <_dtoa_r+0x8de>
 8005468:	2300      	movs	r3, #0
 800546a:	9306      	str	r3, [sp, #24]
 800546c:	6933      	ldr	r3, [r6, #16]
 800546e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005472:	6918      	ldr	r0, [r3, #16]
 8005474:	f000 fbac 	bl	8005bd0 <__hi0bits>
 8005478:	f1c0 0020 	rsb	r0, r0, #32
 800547c:	9b04      	ldr	r3, [sp, #16]
 800547e:	4418      	add	r0, r3
 8005480:	f010 001f 	ands.w	r0, r0, #31
 8005484:	f000 8086 	beq.w	8005594 <_dtoa_r+0x91c>
 8005488:	f1c0 0320 	rsb	r3, r0, #32
 800548c:	2b04      	cmp	r3, #4
 800548e:	dd7f      	ble.n	8005590 <_dtoa_r+0x918>
 8005490:	f1c0 001c 	rsb	r0, r0, #28
 8005494:	9b04      	ldr	r3, [sp, #16]
 8005496:	4403      	add	r3, r0
 8005498:	4480      	add	r8, r0
 800549a:	4405      	add	r5, r0
 800549c:	9304      	str	r3, [sp, #16]
 800549e:	f1b8 0f00 	cmp.w	r8, #0
 80054a2:	dd05      	ble.n	80054b0 <_dtoa_r+0x838>
 80054a4:	4659      	mov	r1, fp
 80054a6:	4642      	mov	r2, r8
 80054a8:	4620      	mov	r0, r4
 80054aa:	f000 fcf7 	bl	8005e9c <__lshift>
 80054ae:	4683      	mov	fp, r0
 80054b0:	9b04      	ldr	r3, [sp, #16]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	dd05      	ble.n	80054c2 <_dtoa_r+0x84a>
 80054b6:	4631      	mov	r1, r6
 80054b8:	461a      	mov	r2, r3
 80054ba:	4620      	mov	r0, r4
 80054bc:	f000 fcee 	bl	8005e9c <__lshift>
 80054c0:	4606      	mov	r6, r0
 80054c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d069      	beq.n	800559c <_dtoa_r+0x924>
 80054c8:	4631      	mov	r1, r6
 80054ca:	4658      	mov	r0, fp
 80054cc:	f000 fd52 	bl	8005f74 <__mcmp>
 80054d0:	2800      	cmp	r0, #0
 80054d2:	da63      	bge.n	800559c <_dtoa_r+0x924>
 80054d4:	2300      	movs	r3, #0
 80054d6:	4659      	mov	r1, fp
 80054d8:	220a      	movs	r2, #10
 80054da:	4620      	mov	r0, r4
 80054dc:	f000 fb2e 	bl	8005b3c <__multadd>
 80054e0:	9b08      	ldr	r3, [sp, #32]
 80054e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80054e6:	4683      	mov	fp, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	f000 818f 	beq.w	800580c <_dtoa_r+0xb94>
 80054ee:	4639      	mov	r1, r7
 80054f0:	2300      	movs	r3, #0
 80054f2:	220a      	movs	r2, #10
 80054f4:	4620      	mov	r0, r4
 80054f6:	f000 fb21 	bl	8005b3c <__multadd>
 80054fa:	f1b9 0f00 	cmp.w	r9, #0
 80054fe:	4607      	mov	r7, r0
 8005500:	f300 808e 	bgt.w	8005620 <_dtoa_r+0x9a8>
 8005504:	9b05      	ldr	r3, [sp, #20]
 8005506:	2b02      	cmp	r3, #2
 8005508:	dc50      	bgt.n	80055ac <_dtoa_r+0x934>
 800550a:	e089      	b.n	8005620 <_dtoa_r+0x9a8>
 800550c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800550e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005512:	e75d      	b.n	80053d0 <_dtoa_r+0x758>
 8005514:	9b01      	ldr	r3, [sp, #4]
 8005516:	1e5e      	subs	r6, r3, #1
 8005518:	9b06      	ldr	r3, [sp, #24]
 800551a:	42b3      	cmp	r3, r6
 800551c:	bfbf      	itttt	lt
 800551e:	9b06      	ldrlt	r3, [sp, #24]
 8005520:	9606      	strlt	r6, [sp, #24]
 8005522:	1af2      	sublt	r2, r6, r3
 8005524:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8005526:	bfb6      	itet	lt
 8005528:	189b      	addlt	r3, r3, r2
 800552a:	1b9e      	subge	r6, r3, r6
 800552c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800552e:	9b01      	ldr	r3, [sp, #4]
 8005530:	bfb8      	it	lt
 8005532:	2600      	movlt	r6, #0
 8005534:	2b00      	cmp	r3, #0
 8005536:	bfb5      	itete	lt
 8005538:	eba8 0503 	sublt.w	r5, r8, r3
 800553c:	9b01      	ldrge	r3, [sp, #4]
 800553e:	2300      	movlt	r3, #0
 8005540:	4645      	movge	r5, r8
 8005542:	e747      	b.n	80053d4 <_dtoa_r+0x75c>
 8005544:	9e06      	ldr	r6, [sp, #24]
 8005546:	9f08      	ldr	r7, [sp, #32]
 8005548:	4645      	mov	r5, r8
 800554a:	e74c      	b.n	80053e6 <_dtoa_r+0x76e>
 800554c:	9a06      	ldr	r2, [sp, #24]
 800554e:	e775      	b.n	800543c <_dtoa_r+0x7c4>
 8005550:	9b05      	ldr	r3, [sp, #20]
 8005552:	2b01      	cmp	r3, #1
 8005554:	dc18      	bgt.n	8005588 <_dtoa_r+0x910>
 8005556:	9b02      	ldr	r3, [sp, #8]
 8005558:	b9b3      	cbnz	r3, 8005588 <_dtoa_r+0x910>
 800555a:	9b03      	ldr	r3, [sp, #12]
 800555c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005560:	b9a3      	cbnz	r3, 800558c <_dtoa_r+0x914>
 8005562:	9b03      	ldr	r3, [sp, #12]
 8005564:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005568:	0d1b      	lsrs	r3, r3, #20
 800556a:	051b      	lsls	r3, r3, #20
 800556c:	b12b      	cbz	r3, 800557a <_dtoa_r+0x902>
 800556e:	9b04      	ldr	r3, [sp, #16]
 8005570:	3301      	adds	r3, #1
 8005572:	9304      	str	r3, [sp, #16]
 8005574:	f108 0801 	add.w	r8, r8, #1
 8005578:	2301      	movs	r3, #1
 800557a:	9306      	str	r3, [sp, #24]
 800557c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800557e:	2b00      	cmp	r3, #0
 8005580:	f47f af74 	bne.w	800546c <_dtoa_r+0x7f4>
 8005584:	2001      	movs	r0, #1
 8005586:	e779      	b.n	800547c <_dtoa_r+0x804>
 8005588:	2300      	movs	r3, #0
 800558a:	e7f6      	b.n	800557a <_dtoa_r+0x902>
 800558c:	9b02      	ldr	r3, [sp, #8]
 800558e:	e7f4      	b.n	800557a <_dtoa_r+0x902>
 8005590:	d085      	beq.n	800549e <_dtoa_r+0x826>
 8005592:	4618      	mov	r0, r3
 8005594:	301c      	adds	r0, #28
 8005596:	e77d      	b.n	8005494 <_dtoa_r+0x81c>
 8005598:	40240000 	.word	0x40240000
 800559c:	9b01      	ldr	r3, [sp, #4]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	dc38      	bgt.n	8005614 <_dtoa_r+0x99c>
 80055a2:	9b05      	ldr	r3, [sp, #20]
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	dd35      	ble.n	8005614 <_dtoa_r+0x99c>
 80055a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80055ac:	f1b9 0f00 	cmp.w	r9, #0
 80055b0:	d10d      	bne.n	80055ce <_dtoa_r+0x956>
 80055b2:	4631      	mov	r1, r6
 80055b4:	464b      	mov	r3, r9
 80055b6:	2205      	movs	r2, #5
 80055b8:	4620      	mov	r0, r4
 80055ba:	f000 fabf 	bl	8005b3c <__multadd>
 80055be:	4601      	mov	r1, r0
 80055c0:	4606      	mov	r6, r0
 80055c2:	4658      	mov	r0, fp
 80055c4:	f000 fcd6 	bl	8005f74 <__mcmp>
 80055c8:	2800      	cmp	r0, #0
 80055ca:	f73f adbd 	bgt.w	8005148 <_dtoa_r+0x4d0>
 80055ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055d0:	9d00      	ldr	r5, [sp, #0]
 80055d2:	ea6f 0a03 	mvn.w	sl, r3
 80055d6:	f04f 0800 	mov.w	r8, #0
 80055da:	4631      	mov	r1, r6
 80055dc:	4620      	mov	r0, r4
 80055de:	f000 fa8b 	bl	8005af8 <_Bfree>
 80055e2:	2f00      	cmp	r7, #0
 80055e4:	f43f aeb4 	beq.w	8005350 <_dtoa_r+0x6d8>
 80055e8:	f1b8 0f00 	cmp.w	r8, #0
 80055ec:	d005      	beq.n	80055fa <_dtoa_r+0x982>
 80055ee:	45b8      	cmp	r8, r7
 80055f0:	d003      	beq.n	80055fa <_dtoa_r+0x982>
 80055f2:	4641      	mov	r1, r8
 80055f4:	4620      	mov	r0, r4
 80055f6:	f000 fa7f 	bl	8005af8 <_Bfree>
 80055fa:	4639      	mov	r1, r7
 80055fc:	4620      	mov	r0, r4
 80055fe:	f000 fa7b 	bl	8005af8 <_Bfree>
 8005602:	e6a5      	b.n	8005350 <_dtoa_r+0x6d8>
 8005604:	2600      	movs	r6, #0
 8005606:	4637      	mov	r7, r6
 8005608:	e7e1      	b.n	80055ce <_dtoa_r+0x956>
 800560a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800560c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005610:	4637      	mov	r7, r6
 8005612:	e599      	b.n	8005148 <_dtoa_r+0x4d0>
 8005614:	9b08      	ldr	r3, [sp, #32]
 8005616:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800561a:	2b00      	cmp	r3, #0
 800561c:	f000 80fd 	beq.w	800581a <_dtoa_r+0xba2>
 8005620:	2d00      	cmp	r5, #0
 8005622:	dd05      	ble.n	8005630 <_dtoa_r+0x9b8>
 8005624:	4639      	mov	r1, r7
 8005626:	462a      	mov	r2, r5
 8005628:	4620      	mov	r0, r4
 800562a:	f000 fc37 	bl	8005e9c <__lshift>
 800562e:	4607      	mov	r7, r0
 8005630:	9b06      	ldr	r3, [sp, #24]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d05c      	beq.n	80056f0 <_dtoa_r+0xa78>
 8005636:	6879      	ldr	r1, [r7, #4]
 8005638:	4620      	mov	r0, r4
 800563a:	f000 fa1d 	bl	8005a78 <_Balloc>
 800563e:	4605      	mov	r5, r0
 8005640:	b928      	cbnz	r0, 800564e <_dtoa_r+0x9d6>
 8005642:	4b80      	ldr	r3, [pc, #512]	; (8005844 <_dtoa_r+0xbcc>)
 8005644:	4602      	mov	r2, r0
 8005646:	f240 21ea 	movw	r1, #746	; 0x2ea
 800564a:	f7ff bb2e 	b.w	8004caa <_dtoa_r+0x32>
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	3202      	adds	r2, #2
 8005652:	0092      	lsls	r2, r2, #2
 8005654:	f107 010c 	add.w	r1, r7, #12
 8005658:	300c      	adds	r0, #12
 800565a:	f000 f9ff 	bl	8005a5c <memcpy>
 800565e:	2201      	movs	r2, #1
 8005660:	4629      	mov	r1, r5
 8005662:	4620      	mov	r0, r4
 8005664:	f000 fc1a 	bl	8005e9c <__lshift>
 8005668:	9b00      	ldr	r3, [sp, #0]
 800566a:	3301      	adds	r3, #1
 800566c:	9301      	str	r3, [sp, #4]
 800566e:	9b00      	ldr	r3, [sp, #0]
 8005670:	444b      	add	r3, r9
 8005672:	9307      	str	r3, [sp, #28]
 8005674:	9b02      	ldr	r3, [sp, #8]
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	46b8      	mov	r8, r7
 800567c:	9306      	str	r3, [sp, #24]
 800567e:	4607      	mov	r7, r0
 8005680:	9b01      	ldr	r3, [sp, #4]
 8005682:	4631      	mov	r1, r6
 8005684:	3b01      	subs	r3, #1
 8005686:	4658      	mov	r0, fp
 8005688:	9302      	str	r3, [sp, #8]
 800568a:	f7ff fa67 	bl	8004b5c <quorem>
 800568e:	4603      	mov	r3, r0
 8005690:	3330      	adds	r3, #48	; 0x30
 8005692:	9004      	str	r0, [sp, #16]
 8005694:	4641      	mov	r1, r8
 8005696:	4658      	mov	r0, fp
 8005698:	9308      	str	r3, [sp, #32]
 800569a:	f000 fc6b 	bl	8005f74 <__mcmp>
 800569e:	463a      	mov	r2, r7
 80056a0:	4681      	mov	r9, r0
 80056a2:	4631      	mov	r1, r6
 80056a4:	4620      	mov	r0, r4
 80056a6:	f000 fc81 	bl	8005fac <__mdiff>
 80056aa:	68c2      	ldr	r2, [r0, #12]
 80056ac:	9b08      	ldr	r3, [sp, #32]
 80056ae:	4605      	mov	r5, r0
 80056b0:	bb02      	cbnz	r2, 80056f4 <_dtoa_r+0xa7c>
 80056b2:	4601      	mov	r1, r0
 80056b4:	4658      	mov	r0, fp
 80056b6:	f000 fc5d 	bl	8005f74 <__mcmp>
 80056ba:	9b08      	ldr	r3, [sp, #32]
 80056bc:	4602      	mov	r2, r0
 80056be:	4629      	mov	r1, r5
 80056c0:	4620      	mov	r0, r4
 80056c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80056c6:	f000 fa17 	bl	8005af8 <_Bfree>
 80056ca:	9b05      	ldr	r3, [sp, #20]
 80056cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056ce:	9d01      	ldr	r5, [sp, #4]
 80056d0:	ea43 0102 	orr.w	r1, r3, r2
 80056d4:	9b06      	ldr	r3, [sp, #24]
 80056d6:	430b      	orrs	r3, r1
 80056d8:	9b08      	ldr	r3, [sp, #32]
 80056da:	d10d      	bne.n	80056f8 <_dtoa_r+0xa80>
 80056dc:	2b39      	cmp	r3, #57	; 0x39
 80056de:	d029      	beq.n	8005734 <_dtoa_r+0xabc>
 80056e0:	f1b9 0f00 	cmp.w	r9, #0
 80056e4:	dd01      	ble.n	80056ea <_dtoa_r+0xa72>
 80056e6:	9b04      	ldr	r3, [sp, #16]
 80056e8:	3331      	adds	r3, #49	; 0x31
 80056ea:	9a02      	ldr	r2, [sp, #8]
 80056ec:	7013      	strb	r3, [r2, #0]
 80056ee:	e774      	b.n	80055da <_dtoa_r+0x962>
 80056f0:	4638      	mov	r0, r7
 80056f2:	e7b9      	b.n	8005668 <_dtoa_r+0x9f0>
 80056f4:	2201      	movs	r2, #1
 80056f6:	e7e2      	b.n	80056be <_dtoa_r+0xa46>
 80056f8:	f1b9 0f00 	cmp.w	r9, #0
 80056fc:	db06      	blt.n	800570c <_dtoa_r+0xa94>
 80056fe:	9905      	ldr	r1, [sp, #20]
 8005700:	ea41 0909 	orr.w	r9, r1, r9
 8005704:	9906      	ldr	r1, [sp, #24]
 8005706:	ea59 0101 	orrs.w	r1, r9, r1
 800570a:	d120      	bne.n	800574e <_dtoa_r+0xad6>
 800570c:	2a00      	cmp	r2, #0
 800570e:	ddec      	ble.n	80056ea <_dtoa_r+0xa72>
 8005710:	4659      	mov	r1, fp
 8005712:	2201      	movs	r2, #1
 8005714:	4620      	mov	r0, r4
 8005716:	9301      	str	r3, [sp, #4]
 8005718:	f000 fbc0 	bl	8005e9c <__lshift>
 800571c:	4631      	mov	r1, r6
 800571e:	4683      	mov	fp, r0
 8005720:	f000 fc28 	bl	8005f74 <__mcmp>
 8005724:	2800      	cmp	r0, #0
 8005726:	9b01      	ldr	r3, [sp, #4]
 8005728:	dc02      	bgt.n	8005730 <_dtoa_r+0xab8>
 800572a:	d1de      	bne.n	80056ea <_dtoa_r+0xa72>
 800572c:	07da      	lsls	r2, r3, #31
 800572e:	d5dc      	bpl.n	80056ea <_dtoa_r+0xa72>
 8005730:	2b39      	cmp	r3, #57	; 0x39
 8005732:	d1d8      	bne.n	80056e6 <_dtoa_r+0xa6e>
 8005734:	9a02      	ldr	r2, [sp, #8]
 8005736:	2339      	movs	r3, #57	; 0x39
 8005738:	7013      	strb	r3, [r2, #0]
 800573a:	462b      	mov	r3, r5
 800573c:	461d      	mov	r5, r3
 800573e:	3b01      	subs	r3, #1
 8005740:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005744:	2a39      	cmp	r2, #57	; 0x39
 8005746:	d050      	beq.n	80057ea <_dtoa_r+0xb72>
 8005748:	3201      	adds	r2, #1
 800574a:	701a      	strb	r2, [r3, #0]
 800574c:	e745      	b.n	80055da <_dtoa_r+0x962>
 800574e:	2a00      	cmp	r2, #0
 8005750:	dd03      	ble.n	800575a <_dtoa_r+0xae2>
 8005752:	2b39      	cmp	r3, #57	; 0x39
 8005754:	d0ee      	beq.n	8005734 <_dtoa_r+0xabc>
 8005756:	3301      	adds	r3, #1
 8005758:	e7c7      	b.n	80056ea <_dtoa_r+0xa72>
 800575a:	9a01      	ldr	r2, [sp, #4]
 800575c:	9907      	ldr	r1, [sp, #28]
 800575e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005762:	428a      	cmp	r2, r1
 8005764:	d02a      	beq.n	80057bc <_dtoa_r+0xb44>
 8005766:	4659      	mov	r1, fp
 8005768:	2300      	movs	r3, #0
 800576a:	220a      	movs	r2, #10
 800576c:	4620      	mov	r0, r4
 800576e:	f000 f9e5 	bl	8005b3c <__multadd>
 8005772:	45b8      	cmp	r8, r7
 8005774:	4683      	mov	fp, r0
 8005776:	f04f 0300 	mov.w	r3, #0
 800577a:	f04f 020a 	mov.w	r2, #10
 800577e:	4641      	mov	r1, r8
 8005780:	4620      	mov	r0, r4
 8005782:	d107      	bne.n	8005794 <_dtoa_r+0xb1c>
 8005784:	f000 f9da 	bl	8005b3c <__multadd>
 8005788:	4680      	mov	r8, r0
 800578a:	4607      	mov	r7, r0
 800578c:	9b01      	ldr	r3, [sp, #4]
 800578e:	3301      	adds	r3, #1
 8005790:	9301      	str	r3, [sp, #4]
 8005792:	e775      	b.n	8005680 <_dtoa_r+0xa08>
 8005794:	f000 f9d2 	bl	8005b3c <__multadd>
 8005798:	4639      	mov	r1, r7
 800579a:	4680      	mov	r8, r0
 800579c:	2300      	movs	r3, #0
 800579e:	220a      	movs	r2, #10
 80057a0:	4620      	mov	r0, r4
 80057a2:	f000 f9cb 	bl	8005b3c <__multadd>
 80057a6:	4607      	mov	r7, r0
 80057a8:	e7f0      	b.n	800578c <_dtoa_r+0xb14>
 80057aa:	f1b9 0f00 	cmp.w	r9, #0
 80057ae:	9a00      	ldr	r2, [sp, #0]
 80057b0:	bfcc      	ite	gt
 80057b2:	464d      	movgt	r5, r9
 80057b4:	2501      	movle	r5, #1
 80057b6:	4415      	add	r5, r2
 80057b8:	f04f 0800 	mov.w	r8, #0
 80057bc:	4659      	mov	r1, fp
 80057be:	2201      	movs	r2, #1
 80057c0:	4620      	mov	r0, r4
 80057c2:	9301      	str	r3, [sp, #4]
 80057c4:	f000 fb6a 	bl	8005e9c <__lshift>
 80057c8:	4631      	mov	r1, r6
 80057ca:	4683      	mov	fp, r0
 80057cc:	f000 fbd2 	bl	8005f74 <__mcmp>
 80057d0:	2800      	cmp	r0, #0
 80057d2:	dcb2      	bgt.n	800573a <_dtoa_r+0xac2>
 80057d4:	d102      	bne.n	80057dc <_dtoa_r+0xb64>
 80057d6:	9b01      	ldr	r3, [sp, #4]
 80057d8:	07db      	lsls	r3, r3, #31
 80057da:	d4ae      	bmi.n	800573a <_dtoa_r+0xac2>
 80057dc:	462b      	mov	r3, r5
 80057de:	461d      	mov	r5, r3
 80057e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057e4:	2a30      	cmp	r2, #48	; 0x30
 80057e6:	d0fa      	beq.n	80057de <_dtoa_r+0xb66>
 80057e8:	e6f7      	b.n	80055da <_dtoa_r+0x962>
 80057ea:	9a00      	ldr	r2, [sp, #0]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d1a5      	bne.n	800573c <_dtoa_r+0xac4>
 80057f0:	f10a 0a01 	add.w	sl, sl, #1
 80057f4:	2331      	movs	r3, #49	; 0x31
 80057f6:	e779      	b.n	80056ec <_dtoa_r+0xa74>
 80057f8:	4b13      	ldr	r3, [pc, #76]	; (8005848 <_dtoa_r+0xbd0>)
 80057fa:	f7ff baaf 	b.w	8004d5c <_dtoa_r+0xe4>
 80057fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005800:	2b00      	cmp	r3, #0
 8005802:	f47f aa86 	bne.w	8004d12 <_dtoa_r+0x9a>
 8005806:	4b11      	ldr	r3, [pc, #68]	; (800584c <_dtoa_r+0xbd4>)
 8005808:	f7ff baa8 	b.w	8004d5c <_dtoa_r+0xe4>
 800580c:	f1b9 0f00 	cmp.w	r9, #0
 8005810:	dc03      	bgt.n	800581a <_dtoa_r+0xba2>
 8005812:	9b05      	ldr	r3, [sp, #20]
 8005814:	2b02      	cmp	r3, #2
 8005816:	f73f aec9 	bgt.w	80055ac <_dtoa_r+0x934>
 800581a:	9d00      	ldr	r5, [sp, #0]
 800581c:	4631      	mov	r1, r6
 800581e:	4658      	mov	r0, fp
 8005820:	f7ff f99c 	bl	8004b5c <quorem>
 8005824:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005828:	f805 3b01 	strb.w	r3, [r5], #1
 800582c:	9a00      	ldr	r2, [sp, #0]
 800582e:	1aaa      	subs	r2, r5, r2
 8005830:	4591      	cmp	r9, r2
 8005832:	ddba      	ble.n	80057aa <_dtoa_r+0xb32>
 8005834:	4659      	mov	r1, fp
 8005836:	2300      	movs	r3, #0
 8005838:	220a      	movs	r2, #10
 800583a:	4620      	mov	r0, r4
 800583c:	f000 f97e 	bl	8005b3c <__multadd>
 8005840:	4683      	mov	fp, r0
 8005842:	e7eb      	b.n	800581c <_dtoa_r+0xba4>
 8005844:	080070af 	.word	0x080070af
 8005848:	08007008 	.word	0x08007008
 800584c:	0800702c 	.word	0x0800702c

08005850 <std>:
 8005850:	2300      	movs	r3, #0
 8005852:	b510      	push	{r4, lr}
 8005854:	4604      	mov	r4, r0
 8005856:	e9c0 3300 	strd	r3, r3, [r0]
 800585a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800585e:	6083      	str	r3, [r0, #8]
 8005860:	8181      	strh	r1, [r0, #12]
 8005862:	6643      	str	r3, [r0, #100]	; 0x64
 8005864:	81c2      	strh	r2, [r0, #14]
 8005866:	6183      	str	r3, [r0, #24]
 8005868:	4619      	mov	r1, r3
 800586a:	2208      	movs	r2, #8
 800586c:	305c      	adds	r0, #92	; 0x5c
 800586e:	f7fe fccb 	bl	8004208 <memset>
 8005872:	4b05      	ldr	r3, [pc, #20]	; (8005888 <std+0x38>)
 8005874:	6263      	str	r3, [r4, #36]	; 0x24
 8005876:	4b05      	ldr	r3, [pc, #20]	; (800588c <std+0x3c>)
 8005878:	62a3      	str	r3, [r4, #40]	; 0x28
 800587a:	4b05      	ldr	r3, [pc, #20]	; (8005890 <std+0x40>)
 800587c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800587e:	4b05      	ldr	r3, [pc, #20]	; (8005894 <std+0x44>)
 8005880:	6224      	str	r4, [r4, #32]
 8005882:	6323      	str	r3, [r4, #48]	; 0x30
 8005884:	bd10      	pop	{r4, pc}
 8005886:	bf00      	nop
 8005888:	08006875 	.word	0x08006875
 800588c:	08006897 	.word	0x08006897
 8005890:	080068cf 	.word	0x080068cf
 8005894:	080068f3 	.word	0x080068f3

08005898 <_cleanup_r>:
 8005898:	4901      	ldr	r1, [pc, #4]	; (80058a0 <_cleanup_r+0x8>)
 800589a:	f000 b8af 	b.w	80059fc <_fwalk_reent>
 800589e:	bf00      	nop
 80058a0:	08006c09 	.word	0x08006c09

080058a4 <__sfmoreglue>:
 80058a4:	b570      	push	{r4, r5, r6, lr}
 80058a6:	1e4a      	subs	r2, r1, #1
 80058a8:	2568      	movs	r5, #104	; 0x68
 80058aa:	4355      	muls	r5, r2
 80058ac:	460e      	mov	r6, r1
 80058ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80058b2:	f000 fcbf 	bl	8006234 <_malloc_r>
 80058b6:	4604      	mov	r4, r0
 80058b8:	b140      	cbz	r0, 80058cc <__sfmoreglue+0x28>
 80058ba:	2100      	movs	r1, #0
 80058bc:	e9c0 1600 	strd	r1, r6, [r0]
 80058c0:	300c      	adds	r0, #12
 80058c2:	60a0      	str	r0, [r4, #8]
 80058c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80058c8:	f7fe fc9e 	bl	8004208 <memset>
 80058cc:	4620      	mov	r0, r4
 80058ce:	bd70      	pop	{r4, r5, r6, pc}

080058d0 <__sfp_lock_acquire>:
 80058d0:	4801      	ldr	r0, [pc, #4]	; (80058d8 <__sfp_lock_acquire+0x8>)
 80058d2:	f000 b8b8 	b.w	8005a46 <__retarget_lock_acquire_recursive>
 80058d6:	bf00      	nop
 80058d8:	20000364 	.word	0x20000364

080058dc <__sfp_lock_release>:
 80058dc:	4801      	ldr	r0, [pc, #4]	; (80058e4 <__sfp_lock_release+0x8>)
 80058de:	f000 b8b3 	b.w	8005a48 <__retarget_lock_release_recursive>
 80058e2:	bf00      	nop
 80058e4:	20000364 	.word	0x20000364

080058e8 <__sinit_lock_acquire>:
 80058e8:	4801      	ldr	r0, [pc, #4]	; (80058f0 <__sinit_lock_acquire+0x8>)
 80058ea:	f000 b8ac 	b.w	8005a46 <__retarget_lock_acquire_recursive>
 80058ee:	bf00      	nop
 80058f0:	2000035f 	.word	0x2000035f

080058f4 <__sinit_lock_release>:
 80058f4:	4801      	ldr	r0, [pc, #4]	; (80058fc <__sinit_lock_release+0x8>)
 80058f6:	f000 b8a7 	b.w	8005a48 <__retarget_lock_release_recursive>
 80058fa:	bf00      	nop
 80058fc:	2000035f 	.word	0x2000035f

08005900 <__sinit>:
 8005900:	b510      	push	{r4, lr}
 8005902:	4604      	mov	r4, r0
 8005904:	f7ff fff0 	bl	80058e8 <__sinit_lock_acquire>
 8005908:	69a3      	ldr	r3, [r4, #24]
 800590a:	b11b      	cbz	r3, 8005914 <__sinit+0x14>
 800590c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005910:	f7ff bff0 	b.w	80058f4 <__sinit_lock_release>
 8005914:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005918:	6523      	str	r3, [r4, #80]	; 0x50
 800591a:	4b13      	ldr	r3, [pc, #76]	; (8005968 <__sinit+0x68>)
 800591c:	4a13      	ldr	r2, [pc, #76]	; (800596c <__sinit+0x6c>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	62a2      	str	r2, [r4, #40]	; 0x28
 8005922:	42a3      	cmp	r3, r4
 8005924:	bf04      	itt	eq
 8005926:	2301      	moveq	r3, #1
 8005928:	61a3      	streq	r3, [r4, #24]
 800592a:	4620      	mov	r0, r4
 800592c:	f000 f820 	bl	8005970 <__sfp>
 8005930:	6060      	str	r0, [r4, #4]
 8005932:	4620      	mov	r0, r4
 8005934:	f000 f81c 	bl	8005970 <__sfp>
 8005938:	60a0      	str	r0, [r4, #8]
 800593a:	4620      	mov	r0, r4
 800593c:	f000 f818 	bl	8005970 <__sfp>
 8005940:	2200      	movs	r2, #0
 8005942:	60e0      	str	r0, [r4, #12]
 8005944:	2104      	movs	r1, #4
 8005946:	6860      	ldr	r0, [r4, #4]
 8005948:	f7ff ff82 	bl	8005850 <std>
 800594c:	68a0      	ldr	r0, [r4, #8]
 800594e:	2201      	movs	r2, #1
 8005950:	2109      	movs	r1, #9
 8005952:	f7ff ff7d 	bl	8005850 <std>
 8005956:	68e0      	ldr	r0, [r4, #12]
 8005958:	2202      	movs	r2, #2
 800595a:	2112      	movs	r1, #18
 800595c:	f7ff ff78 	bl	8005850 <std>
 8005960:	2301      	movs	r3, #1
 8005962:	61a3      	str	r3, [r4, #24]
 8005964:	e7d2      	b.n	800590c <__sinit+0xc>
 8005966:	bf00      	nop
 8005968:	08006ff4 	.word	0x08006ff4
 800596c:	08005899 	.word	0x08005899

08005970 <__sfp>:
 8005970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005972:	4607      	mov	r7, r0
 8005974:	f7ff ffac 	bl	80058d0 <__sfp_lock_acquire>
 8005978:	4b1e      	ldr	r3, [pc, #120]	; (80059f4 <__sfp+0x84>)
 800597a:	681e      	ldr	r6, [r3, #0]
 800597c:	69b3      	ldr	r3, [r6, #24]
 800597e:	b913      	cbnz	r3, 8005986 <__sfp+0x16>
 8005980:	4630      	mov	r0, r6
 8005982:	f7ff ffbd 	bl	8005900 <__sinit>
 8005986:	3648      	adds	r6, #72	; 0x48
 8005988:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800598c:	3b01      	subs	r3, #1
 800598e:	d503      	bpl.n	8005998 <__sfp+0x28>
 8005990:	6833      	ldr	r3, [r6, #0]
 8005992:	b30b      	cbz	r3, 80059d8 <__sfp+0x68>
 8005994:	6836      	ldr	r6, [r6, #0]
 8005996:	e7f7      	b.n	8005988 <__sfp+0x18>
 8005998:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800599c:	b9d5      	cbnz	r5, 80059d4 <__sfp+0x64>
 800599e:	4b16      	ldr	r3, [pc, #88]	; (80059f8 <__sfp+0x88>)
 80059a0:	60e3      	str	r3, [r4, #12]
 80059a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80059a6:	6665      	str	r5, [r4, #100]	; 0x64
 80059a8:	f000 f84c 	bl	8005a44 <__retarget_lock_init_recursive>
 80059ac:	f7ff ff96 	bl	80058dc <__sfp_lock_release>
 80059b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80059b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80059b8:	6025      	str	r5, [r4, #0]
 80059ba:	61a5      	str	r5, [r4, #24]
 80059bc:	2208      	movs	r2, #8
 80059be:	4629      	mov	r1, r5
 80059c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80059c4:	f7fe fc20 	bl	8004208 <memset>
 80059c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80059cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80059d0:	4620      	mov	r0, r4
 80059d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059d4:	3468      	adds	r4, #104	; 0x68
 80059d6:	e7d9      	b.n	800598c <__sfp+0x1c>
 80059d8:	2104      	movs	r1, #4
 80059da:	4638      	mov	r0, r7
 80059dc:	f7ff ff62 	bl	80058a4 <__sfmoreglue>
 80059e0:	4604      	mov	r4, r0
 80059e2:	6030      	str	r0, [r6, #0]
 80059e4:	2800      	cmp	r0, #0
 80059e6:	d1d5      	bne.n	8005994 <__sfp+0x24>
 80059e8:	f7ff ff78 	bl	80058dc <__sfp_lock_release>
 80059ec:	230c      	movs	r3, #12
 80059ee:	603b      	str	r3, [r7, #0]
 80059f0:	e7ee      	b.n	80059d0 <__sfp+0x60>
 80059f2:	bf00      	nop
 80059f4:	08006ff4 	.word	0x08006ff4
 80059f8:	ffff0001 	.word	0xffff0001

080059fc <_fwalk_reent>:
 80059fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a00:	4606      	mov	r6, r0
 8005a02:	4688      	mov	r8, r1
 8005a04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005a08:	2700      	movs	r7, #0
 8005a0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a0e:	f1b9 0901 	subs.w	r9, r9, #1
 8005a12:	d505      	bpl.n	8005a20 <_fwalk_reent+0x24>
 8005a14:	6824      	ldr	r4, [r4, #0]
 8005a16:	2c00      	cmp	r4, #0
 8005a18:	d1f7      	bne.n	8005a0a <_fwalk_reent+0xe>
 8005a1a:	4638      	mov	r0, r7
 8005a1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a20:	89ab      	ldrh	r3, [r5, #12]
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d907      	bls.n	8005a36 <_fwalk_reent+0x3a>
 8005a26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	d003      	beq.n	8005a36 <_fwalk_reent+0x3a>
 8005a2e:	4629      	mov	r1, r5
 8005a30:	4630      	mov	r0, r6
 8005a32:	47c0      	blx	r8
 8005a34:	4307      	orrs	r7, r0
 8005a36:	3568      	adds	r5, #104	; 0x68
 8005a38:	e7e9      	b.n	8005a0e <_fwalk_reent+0x12>
	...

08005a3c <_localeconv_r>:
 8005a3c:	4800      	ldr	r0, [pc, #0]	; (8005a40 <_localeconv_r+0x4>)
 8005a3e:	4770      	bx	lr
 8005a40:	20000160 	.word	0x20000160

08005a44 <__retarget_lock_init_recursive>:
 8005a44:	4770      	bx	lr

08005a46 <__retarget_lock_acquire_recursive>:
 8005a46:	4770      	bx	lr

08005a48 <__retarget_lock_release_recursive>:
 8005a48:	4770      	bx	lr
	...

08005a4c <malloc>:
 8005a4c:	4b02      	ldr	r3, [pc, #8]	; (8005a58 <malloc+0xc>)
 8005a4e:	4601      	mov	r1, r0
 8005a50:	6818      	ldr	r0, [r3, #0]
 8005a52:	f000 bbef 	b.w	8006234 <_malloc_r>
 8005a56:	bf00      	nop
 8005a58:	2000000c 	.word	0x2000000c

08005a5c <memcpy>:
 8005a5c:	440a      	add	r2, r1
 8005a5e:	4291      	cmp	r1, r2
 8005a60:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a64:	d100      	bne.n	8005a68 <memcpy+0xc>
 8005a66:	4770      	bx	lr
 8005a68:	b510      	push	{r4, lr}
 8005a6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a72:	4291      	cmp	r1, r2
 8005a74:	d1f9      	bne.n	8005a6a <memcpy+0xe>
 8005a76:	bd10      	pop	{r4, pc}

08005a78 <_Balloc>:
 8005a78:	b570      	push	{r4, r5, r6, lr}
 8005a7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005a7c:	4604      	mov	r4, r0
 8005a7e:	460d      	mov	r5, r1
 8005a80:	b976      	cbnz	r6, 8005aa0 <_Balloc+0x28>
 8005a82:	2010      	movs	r0, #16
 8005a84:	f7ff ffe2 	bl	8005a4c <malloc>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	6260      	str	r0, [r4, #36]	; 0x24
 8005a8c:	b920      	cbnz	r0, 8005a98 <_Balloc+0x20>
 8005a8e:	4b18      	ldr	r3, [pc, #96]	; (8005af0 <_Balloc+0x78>)
 8005a90:	4818      	ldr	r0, [pc, #96]	; (8005af4 <_Balloc+0x7c>)
 8005a92:	2166      	movs	r1, #102	; 0x66
 8005a94:	f001 f804 	bl	8006aa0 <__assert_func>
 8005a98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a9c:	6006      	str	r6, [r0, #0]
 8005a9e:	60c6      	str	r6, [r0, #12]
 8005aa0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005aa2:	68f3      	ldr	r3, [r6, #12]
 8005aa4:	b183      	cbz	r3, 8005ac8 <_Balloc+0x50>
 8005aa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005aae:	b9b8      	cbnz	r0, 8005ae0 <_Balloc+0x68>
 8005ab0:	2101      	movs	r1, #1
 8005ab2:	fa01 f605 	lsl.w	r6, r1, r5
 8005ab6:	1d72      	adds	r2, r6, #5
 8005ab8:	0092      	lsls	r2, r2, #2
 8005aba:	4620      	mov	r0, r4
 8005abc:	f000 fb5a 	bl	8006174 <_calloc_r>
 8005ac0:	b160      	cbz	r0, 8005adc <_Balloc+0x64>
 8005ac2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005ac6:	e00e      	b.n	8005ae6 <_Balloc+0x6e>
 8005ac8:	2221      	movs	r2, #33	; 0x21
 8005aca:	2104      	movs	r1, #4
 8005acc:	4620      	mov	r0, r4
 8005ace:	f000 fb51 	bl	8006174 <_calloc_r>
 8005ad2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ad4:	60f0      	str	r0, [r6, #12]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d1e4      	bne.n	8005aa6 <_Balloc+0x2e>
 8005adc:	2000      	movs	r0, #0
 8005ade:	bd70      	pop	{r4, r5, r6, pc}
 8005ae0:	6802      	ldr	r2, [r0, #0]
 8005ae2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005aec:	e7f7      	b.n	8005ade <_Balloc+0x66>
 8005aee:	bf00      	nop
 8005af0:	08007039 	.word	0x08007039
 8005af4:	08007120 	.word	0x08007120

08005af8 <_Bfree>:
 8005af8:	b570      	push	{r4, r5, r6, lr}
 8005afa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005afc:	4605      	mov	r5, r0
 8005afe:	460c      	mov	r4, r1
 8005b00:	b976      	cbnz	r6, 8005b20 <_Bfree+0x28>
 8005b02:	2010      	movs	r0, #16
 8005b04:	f7ff ffa2 	bl	8005a4c <malloc>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	6268      	str	r0, [r5, #36]	; 0x24
 8005b0c:	b920      	cbnz	r0, 8005b18 <_Bfree+0x20>
 8005b0e:	4b09      	ldr	r3, [pc, #36]	; (8005b34 <_Bfree+0x3c>)
 8005b10:	4809      	ldr	r0, [pc, #36]	; (8005b38 <_Bfree+0x40>)
 8005b12:	218a      	movs	r1, #138	; 0x8a
 8005b14:	f000 ffc4 	bl	8006aa0 <__assert_func>
 8005b18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b1c:	6006      	str	r6, [r0, #0]
 8005b1e:	60c6      	str	r6, [r0, #12]
 8005b20:	b13c      	cbz	r4, 8005b32 <_Bfree+0x3a>
 8005b22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005b24:	6862      	ldr	r2, [r4, #4]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b2c:	6021      	str	r1, [r4, #0]
 8005b2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005b32:	bd70      	pop	{r4, r5, r6, pc}
 8005b34:	08007039 	.word	0x08007039
 8005b38:	08007120 	.word	0x08007120

08005b3c <__multadd>:
 8005b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b40:	690e      	ldr	r6, [r1, #16]
 8005b42:	4607      	mov	r7, r0
 8005b44:	4698      	mov	r8, r3
 8005b46:	460c      	mov	r4, r1
 8005b48:	f101 0014 	add.w	r0, r1, #20
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	6805      	ldr	r5, [r0, #0]
 8005b50:	b2a9      	uxth	r1, r5
 8005b52:	fb02 8101 	mla	r1, r2, r1, r8
 8005b56:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8005b5a:	0c2d      	lsrs	r5, r5, #16
 8005b5c:	fb02 c505 	mla	r5, r2, r5, ip
 8005b60:	b289      	uxth	r1, r1
 8005b62:	3301      	adds	r3, #1
 8005b64:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8005b68:	429e      	cmp	r6, r3
 8005b6a:	f840 1b04 	str.w	r1, [r0], #4
 8005b6e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8005b72:	dcec      	bgt.n	8005b4e <__multadd+0x12>
 8005b74:	f1b8 0f00 	cmp.w	r8, #0
 8005b78:	d022      	beq.n	8005bc0 <__multadd+0x84>
 8005b7a:	68a3      	ldr	r3, [r4, #8]
 8005b7c:	42b3      	cmp	r3, r6
 8005b7e:	dc19      	bgt.n	8005bb4 <__multadd+0x78>
 8005b80:	6861      	ldr	r1, [r4, #4]
 8005b82:	4638      	mov	r0, r7
 8005b84:	3101      	adds	r1, #1
 8005b86:	f7ff ff77 	bl	8005a78 <_Balloc>
 8005b8a:	4605      	mov	r5, r0
 8005b8c:	b928      	cbnz	r0, 8005b9a <__multadd+0x5e>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	4b0d      	ldr	r3, [pc, #52]	; (8005bc8 <__multadd+0x8c>)
 8005b92:	480e      	ldr	r0, [pc, #56]	; (8005bcc <__multadd+0x90>)
 8005b94:	21b5      	movs	r1, #181	; 0xb5
 8005b96:	f000 ff83 	bl	8006aa0 <__assert_func>
 8005b9a:	6922      	ldr	r2, [r4, #16]
 8005b9c:	3202      	adds	r2, #2
 8005b9e:	f104 010c 	add.w	r1, r4, #12
 8005ba2:	0092      	lsls	r2, r2, #2
 8005ba4:	300c      	adds	r0, #12
 8005ba6:	f7ff ff59 	bl	8005a5c <memcpy>
 8005baa:	4621      	mov	r1, r4
 8005bac:	4638      	mov	r0, r7
 8005bae:	f7ff ffa3 	bl	8005af8 <_Bfree>
 8005bb2:	462c      	mov	r4, r5
 8005bb4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8005bb8:	3601      	adds	r6, #1
 8005bba:	f8c3 8014 	str.w	r8, [r3, #20]
 8005bbe:	6126      	str	r6, [r4, #16]
 8005bc0:	4620      	mov	r0, r4
 8005bc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bc6:	bf00      	nop
 8005bc8:	080070af 	.word	0x080070af
 8005bcc:	08007120 	.word	0x08007120

08005bd0 <__hi0bits>:
 8005bd0:	0c03      	lsrs	r3, r0, #16
 8005bd2:	041b      	lsls	r3, r3, #16
 8005bd4:	b9d3      	cbnz	r3, 8005c0c <__hi0bits+0x3c>
 8005bd6:	0400      	lsls	r0, r0, #16
 8005bd8:	2310      	movs	r3, #16
 8005bda:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005bde:	bf04      	itt	eq
 8005be0:	0200      	lsleq	r0, r0, #8
 8005be2:	3308      	addeq	r3, #8
 8005be4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005be8:	bf04      	itt	eq
 8005bea:	0100      	lsleq	r0, r0, #4
 8005bec:	3304      	addeq	r3, #4
 8005bee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005bf2:	bf04      	itt	eq
 8005bf4:	0080      	lsleq	r0, r0, #2
 8005bf6:	3302      	addeq	r3, #2
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	db05      	blt.n	8005c08 <__hi0bits+0x38>
 8005bfc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005c00:	f103 0301 	add.w	r3, r3, #1
 8005c04:	bf08      	it	eq
 8005c06:	2320      	moveq	r3, #32
 8005c08:	4618      	mov	r0, r3
 8005c0a:	4770      	bx	lr
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	e7e4      	b.n	8005bda <__hi0bits+0xa>

08005c10 <__lo0bits>:
 8005c10:	6803      	ldr	r3, [r0, #0]
 8005c12:	f013 0207 	ands.w	r2, r3, #7
 8005c16:	4601      	mov	r1, r0
 8005c18:	d00b      	beq.n	8005c32 <__lo0bits+0x22>
 8005c1a:	07da      	lsls	r2, r3, #31
 8005c1c:	d424      	bmi.n	8005c68 <__lo0bits+0x58>
 8005c1e:	0798      	lsls	r0, r3, #30
 8005c20:	bf49      	itett	mi
 8005c22:	085b      	lsrmi	r3, r3, #1
 8005c24:	089b      	lsrpl	r3, r3, #2
 8005c26:	2001      	movmi	r0, #1
 8005c28:	600b      	strmi	r3, [r1, #0]
 8005c2a:	bf5c      	itt	pl
 8005c2c:	600b      	strpl	r3, [r1, #0]
 8005c2e:	2002      	movpl	r0, #2
 8005c30:	4770      	bx	lr
 8005c32:	b298      	uxth	r0, r3
 8005c34:	b9b0      	cbnz	r0, 8005c64 <__lo0bits+0x54>
 8005c36:	0c1b      	lsrs	r3, r3, #16
 8005c38:	2010      	movs	r0, #16
 8005c3a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005c3e:	bf04      	itt	eq
 8005c40:	0a1b      	lsreq	r3, r3, #8
 8005c42:	3008      	addeq	r0, #8
 8005c44:	071a      	lsls	r2, r3, #28
 8005c46:	bf04      	itt	eq
 8005c48:	091b      	lsreq	r3, r3, #4
 8005c4a:	3004      	addeq	r0, #4
 8005c4c:	079a      	lsls	r2, r3, #30
 8005c4e:	bf04      	itt	eq
 8005c50:	089b      	lsreq	r3, r3, #2
 8005c52:	3002      	addeq	r0, #2
 8005c54:	07da      	lsls	r2, r3, #31
 8005c56:	d403      	bmi.n	8005c60 <__lo0bits+0x50>
 8005c58:	085b      	lsrs	r3, r3, #1
 8005c5a:	f100 0001 	add.w	r0, r0, #1
 8005c5e:	d005      	beq.n	8005c6c <__lo0bits+0x5c>
 8005c60:	600b      	str	r3, [r1, #0]
 8005c62:	4770      	bx	lr
 8005c64:	4610      	mov	r0, r2
 8005c66:	e7e8      	b.n	8005c3a <__lo0bits+0x2a>
 8005c68:	2000      	movs	r0, #0
 8005c6a:	4770      	bx	lr
 8005c6c:	2020      	movs	r0, #32
 8005c6e:	4770      	bx	lr

08005c70 <__i2b>:
 8005c70:	b510      	push	{r4, lr}
 8005c72:	460c      	mov	r4, r1
 8005c74:	2101      	movs	r1, #1
 8005c76:	f7ff feff 	bl	8005a78 <_Balloc>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	b928      	cbnz	r0, 8005c8a <__i2b+0x1a>
 8005c7e:	4b05      	ldr	r3, [pc, #20]	; (8005c94 <__i2b+0x24>)
 8005c80:	4805      	ldr	r0, [pc, #20]	; (8005c98 <__i2b+0x28>)
 8005c82:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005c86:	f000 ff0b 	bl	8006aa0 <__assert_func>
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	6144      	str	r4, [r0, #20]
 8005c8e:	6103      	str	r3, [r0, #16]
 8005c90:	bd10      	pop	{r4, pc}
 8005c92:	bf00      	nop
 8005c94:	080070af 	.word	0x080070af
 8005c98:	08007120 	.word	0x08007120

08005c9c <__multiply>:
 8005c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ca0:	4614      	mov	r4, r2
 8005ca2:	690a      	ldr	r2, [r1, #16]
 8005ca4:	6923      	ldr	r3, [r4, #16]
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	bfb8      	it	lt
 8005caa:	460b      	movlt	r3, r1
 8005cac:	460d      	mov	r5, r1
 8005cae:	bfbc      	itt	lt
 8005cb0:	4625      	movlt	r5, r4
 8005cb2:	461c      	movlt	r4, r3
 8005cb4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8005cb8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005cbc:	68ab      	ldr	r3, [r5, #8]
 8005cbe:	6869      	ldr	r1, [r5, #4]
 8005cc0:	eb0a 0709 	add.w	r7, sl, r9
 8005cc4:	42bb      	cmp	r3, r7
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	bfb8      	it	lt
 8005cca:	3101      	addlt	r1, #1
 8005ccc:	f7ff fed4 	bl	8005a78 <_Balloc>
 8005cd0:	b930      	cbnz	r0, 8005ce0 <__multiply+0x44>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	4b42      	ldr	r3, [pc, #264]	; (8005de0 <__multiply+0x144>)
 8005cd6:	4843      	ldr	r0, [pc, #268]	; (8005de4 <__multiply+0x148>)
 8005cd8:	f240 115d 	movw	r1, #349	; 0x15d
 8005cdc:	f000 fee0 	bl	8006aa0 <__assert_func>
 8005ce0:	f100 0614 	add.w	r6, r0, #20
 8005ce4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005ce8:	4633      	mov	r3, r6
 8005cea:	2200      	movs	r2, #0
 8005cec:	4543      	cmp	r3, r8
 8005cee:	d31e      	bcc.n	8005d2e <__multiply+0x92>
 8005cf0:	f105 0c14 	add.w	ip, r5, #20
 8005cf4:	f104 0314 	add.w	r3, r4, #20
 8005cf8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005cfc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8005d00:	9202      	str	r2, [sp, #8]
 8005d02:	ebac 0205 	sub.w	r2, ip, r5
 8005d06:	3a15      	subs	r2, #21
 8005d08:	f022 0203 	bic.w	r2, r2, #3
 8005d0c:	3204      	adds	r2, #4
 8005d0e:	f105 0115 	add.w	r1, r5, #21
 8005d12:	458c      	cmp	ip, r1
 8005d14:	bf38      	it	cc
 8005d16:	2204      	movcc	r2, #4
 8005d18:	9201      	str	r2, [sp, #4]
 8005d1a:	9a02      	ldr	r2, [sp, #8]
 8005d1c:	9303      	str	r3, [sp, #12]
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d808      	bhi.n	8005d34 <__multiply+0x98>
 8005d22:	2f00      	cmp	r7, #0
 8005d24:	dc55      	bgt.n	8005dd2 <__multiply+0x136>
 8005d26:	6107      	str	r7, [r0, #16]
 8005d28:	b005      	add	sp, #20
 8005d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d2e:	f843 2b04 	str.w	r2, [r3], #4
 8005d32:	e7db      	b.n	8005cec <__multiply+0x50>
 8005d34:	f8b3 a000 	ldrh.w	sl, [r3]
 8005d38:	f1ba 0f00 	cmp.w	sl, #0
 8005d3c:	d020      	beq.n	8005d80 <__multiply+0xe4>
 8005d3e:	f105 0e14 	add.w	lr, r5, #20
 8005d42:	46b1      	mov	r9, r6
 8005d44:	2200      	movs	r2, #0
 8005d46:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005d4a:	f8d9 b000 	ldr.w	fp, [r9]
 8005d4e:	b2a1      	uxth	r1, r4
 8005d50:	fa1f fb8b 	uxth.w	fp, fp
 8005d54:	fb0a b101 	mla	r1, sl, r1, fp
 8005d58:	4411      	add	r1, r2
 8005d5a:	f8d9 2000 	ldr.w	r2, [r9]
 8005d5e:	0c24      	lsrs	r4, r4, #16
 8005d60:	0c12      	lsrs	r2, r2, #16
 8005d62:	fb0a 2404 	mla	r4, sl, r4, r2
 8005d66:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005d6a:	b289      	uxth	r1, r1
 8005d6c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005d70:	45f4      	cmp	ip, lr
 8005d72:	f849 1b04 	str.w	r1, [r9], #4
 8005d76:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005d7a:	d8e4      	bhi.n	8005d46 <__multiply+0xaa>
 8005d7c:	9901      	ldr	r1, [sp, #4]
 8005d7e:	5072      	str	r2, [r6, r1]
 8005d80:	9a03      	ldr	r2, [sp, #12]
 8005d82:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005d86:	3304      	adds	r3, #4
 8005d88:	f1b9 0f00 	cmp.w	r9, #0
 8005d8c:	d01f      	beq.n	8005dce <__multiply+0x132>
 8005d8e:	6834      	ldr	r4, [r6, #0]
 8005d90:	f105 0114 	add.w	r1, r5, #20
 8005d94:	46b6      	mov	lr, r6
 8005d96:	f04f 0a00 	mov.w	sl, #0
 8005d9a:	880a      	ldrh	r2, [r1, #0]
 8005d9c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005da0:	fb09 b202 	mla	r2, r9, r2, fp
 8005da4:	4492      	add	sl, r2
 8005da6:	b2a4      	uxth	r4, r4
 8005da8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8005dac:	f84e 4b04 	str.w	r4, [lr], #4
 8005db0:	f851 4b04 	ldr.w	r4, [r1], #4
 8005db4:	f8be 2000 	ldrh.w	r2, [lr]
 8005db8:	0c24      	lsrs	r4, r4, #16
 8005dba:	fb09 2404 	mla	r4, r9, r4, r2
 8005dbe:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8005dc2:	458c      	cmp	ip, r1
 8005dc4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005dc8:	d8e7      	bhi.n	8005d9a <__multiply+0xfe>
 8005dca:	9a01      	ldr	r2, [sp, #4]
 8005dcc:	50b4      	str	r4, [r6, r2]
 8005dce:	3604      	adds	r6, #4
 8005dd0:	e7a3      	b.n	8005d1a <__multiply+0x7e>
 8005dd2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1a5      	bne.n	8005d26 <__multiply+0x8a>
 8005dda:	3f01      	subs	r7, #1
 8005ddc:	e7a1      	b.n	8005d22 <__multiply+0x86>
 8005dde:	bf00      	nop
 8005de0:	080070af 	.word	0x080070af
 8005de4:	08007120 	.word	0x08007120

08005de8 <__pow5mult>:
 8005de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dec:	4615      	mov	r5, r2
 8005dee:	f012 0203 	ands.w	r2, r2, #3
 8005df2:	4606      	mov	r6, r0
 8005df4:	460f      	mov	r7, r1
 8005df6:	d007      	beq.n	8005e08 <__pow5mult+0x20>
 8005df8:	4c25      	ldr	r4, [pc, #148]	; (8005e90 <__pow5mult+0xa8>)
 8005dfa:	3a01      	subs	r2, #1
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005e02:	f7ff fe9b 	bl	8005b3c <__multadd>
 8005e06:	4607      	mov	r7, r0
 8005e08:	10ad      	asrs	r5, r5, #2
 8005e0a:	d03d      	beq.n	8005e88 <__pow5mult+0xa0>
 8005e0c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005e0e:	b97c      	cbnz	r4, 8005e30 <__pow5mult+0x48>
 8005e10:	2010      	movs	r0, #16
 8005e12:	f7ff fe1b 	bl	8005a4c <malloc>
 8005e16:	4602      	mov	r2, r0
 8005e18:	6270      	str	r0, [r6, #36]	; 0x24
 8005e1a:	b928      	cbnz	r0, 8005e28 <__pow5mult+0x40>
 8005e1c:	4b1d      	ldr	r3, [pc, #116]	; (8005e94 <__pow5mult+0xac>)
 8005e1e:	481e      	ldr	r0, [pc, #120]	; (8005e98 <__pow5mult+0xb0>)
 8005e20:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005e24:	f000 fe3c 	bl	8006aa0 <__assert_func>
 8005e28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005e2c:	6004      	str	r4, [r0, #0]
 8005e2e:	60c4      	str	r4, [r0, #12]
 8005e30:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005e34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005e38:	b94c      	cbnz	r4, 8005e4e <__pow5mult+0x66>
 8005e3a:	f240 2171 	movw	r1, #625	; 0x271
 8005e3e:	4630      	mov	r0, r6
 8005e40:	f7ff ff16 	bl	8005c70 <__i2b>
 8005e44:	2300      	movs	r3, #0
 8005e46:	f8c8 0008 	str.w	r0, [r8, #8]
 8005e4a:	4604      	mov	r4, r0
 8005e4c:	6003      	str	r3, [r0, #0]
 8005e4e:	f04f 0900 	mov.w	r9, #0
 8005e52:	07eb      	lsls	r3, r5, #31
 8005e54:	d50a      	bpl.n	8005e6c <__pow5mult+0x84>
 8005e56:	4639      	mov	r1, r7
 8005e58:	4622      	mov	r2, r4
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	f7ff ff1e 	bl	8005c9c <__multiply>
 8005e60:	4639      	mov	r1, r7
 8005e62:	4680      	mov	r8, r0
 8005e64:	4630      	mov	r0, r6
 8005e66:	f7ff fe47 	bl	8005af8 <_Bfree>
 8005e6a:	4647      	mov	r7, r8
 8005e6c:	106d      	asrs	r5, r5, #1
 8005e6e:	d00b      	beq.n	8005e88 <__pow5mult+0xa0>
 8005e70:	6820      	ldr	r0, [r4, #0]
 8005e72:	b938      	cbnz	r0, 8005e84 <__pow5mult+0x9c>
 8005e74:	4622      	mov	r2, r4
 8005e76:	4621      	mov	r1, r4
 8005e78:	4630      	mov	r0, r6
 8005e7a:	f7ff ff0f 	bl	8005c9c <__multiply>
 8005e7e:	6020      	str	r0, [r4, #0]
 8005e80:	f8c0 9000 	str.w	r9, [r0]
 8005e84:	4604      	mov	r4, r0
 8005e86:	e7e4      	b.n	8005e52 <__pow5mult+0x6a>
 8005e88:	4638      	mov	r0, r7
 8005e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e8e:	bf00      	nop
 8005e90:	08007270 	.word	0x08007270
 8005e94:	08007039 	.word	0x08007039
 8005e98:	08007120 	.word	0x08007120

08005e9c <__lshift>:
 8005e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ea0:	460c      	mov	r4, r1
 8005ea2:	6849      	ldr	r1, [r1, #4]
 8005ea4:	6923      	ldr	r3, [r4, #16]
 8005ea6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005eaa:	68a3      	ldr	r3, [r4, #8]
 8005eac:	4607      	mov	r7, r0
 8005eae:	4691      	mov	r9, r2
 8005eb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005eb4:	f108 0601 	add.w	r6, r8, #1
 8005eb8:	42b3      	cmp	r3, r6
 8005eba:	db0b      	blt.n	8005ed4 <__lshift+0x38>
 8005ebc:	4638      	mov	r0, r7
 8005ebe:	f7ff fddb 	bl	8005a78 <_Balloc>
 8005ec2:	4605      	mov	r5, r0
 8005ec4:	b948      	cbnz	r0, 8005eda <__lshift+0x3e>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	4b28      	ldr	r3, [pc, #160]	; (8005f6c <__lshift+0xd0>)
 8005eca:	4829      	ldr	r0, [pc, #164]	; (8005f70 <__lshift+0xd4>)
 8005ecc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005ed0:	f000 fde6 	bl	8006aa0 <__assert_func>
 8005ed4:	3101      	adds	r1, #1
 8005ed6:	005b      	lsls	r3, r3, #1
 8005ed8:	e7ee      	b.n	8005eb8 <__lshift+0x1c>
 8005eda:	2300      	movs	r3, #0
 8005edc:	f100 0114 	add.w	r1, r0, #20
 8005ee0:	f100 0210 	add.w	r2, r0, #16
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	4553      	cmp	r3, sl
 8005ee8:	db33      	blt.n	8005f52 <__lshift+0xb6>
 8005eea:	6920      	ldr	r0, [r4, #16]
 8005eec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005ef0:	f104 0314 	add.w	r3, r4, #20
 8005ef4:	f019 091f 	ands.w	r9, r9, #31
 8005ef8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005efc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005f00:	d02b      	beq.n	8005f5a <__lshift+0xbe>
 8005f02:	f1c9 0e20 	rsb	lr, r9, #32
 8005f06:	468a      	mov	sl, r1
 8005f08:	2200      	movs	r2, #0
 8005f0a:	6818      	ldr	r0, [r3, #0]
 8005f0c:	fa00 f009 	lsl.w	r0, r0, r9
 8005f10:	4302      	orrs	r2, r0
 8005f12:	f84a 2b04 	str.w	r2, [sl], #4
 8005f16:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f1a:	459c      	cmp	ip, r3
 8005f1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005f20:	d8f3      	bhi.n	8005f0a <__lshift+0x6e>
 8005f22:	ebac 0304 	sub.w	r3, ip, r4
 8005f26:	3b15      	subs	r3, #21
 8005f28:	f023 0303 	bic.w	r3, r3, #3
 8005f2c:	3304      	adds	r3, #4
 8005f2e:	f104 0015 	add.w	r0, r4, #21
 8005f32:	4584      	cmp	ip, r0
 8005f34:	bf38      	it	cc
 8005f36:	2304      	movcc	r3, #4
 8005f38:	50ca      	str	r2, [r1, r3]
 8005f3a:	b10a      	cbz	r2, 8005f40 <__lshift+0xa4>
 8005f3c:	f108 0602 	add.w	r6, r8, #2
 8005f40:	3e01      	subs	r6, #1
 8005f42:	4638      	mov	r0, r7
 8005f44:	612e      	str	r6, [r5, #16]
 8005f46:	4621      	mov	r1, r4
 8005f48:	f7ff fdd6 	bl	8005af8 <_Bfree>
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f52:	f842 0f04 	str.w	r0, [r2, #4]!
 8005f56:	3301      	adds	r3, #1
 8005f58:	e7c5      	b.n	8005ee6 <__lshift+0x4a>
 8005f5a:	3904      	subs	r1, #4
 8005f5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f60:	f841 2f04 	str.w	r2, [r1, #4]!
 8005f64:	459c      	cmp	ip, r3
 8005f66:	d8f9      	bhi.n	8005f5c <__lshift+0xc0>
 8005f68:	e7ea      	b.n	8005f40 <__lshift+0xa4>
 8005f6a:	bf00      	nop
 8005f6c:	080070af 	.word	0x080070af
 8005f70:	08007120 	.word	0x08007120

08005f74 <__mcmp>:
 8005f74:	b530      	push	{r4, r5, lr}
 8005f76:	6902      	ldr	r2, [r0, #16]
 8005f78:	690c      	ldr	r4, [r1, #16]
 8005f7a:	1b12      	subs	r2, r2, r4
 8005f7c:	d10e      	bne.n	8005f9c <__mcmp+0x28>
 8005f7e:	f100 0314 	add.w	r3, r0, #20
 8005f82:	3114      	adds	r1, #20
 8005f84:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005f88:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005f8c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005f90:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005f94:	42a5      	cmp	r5, r4
 8005f96:	d003      	beq.n	8005fa0 <__mcmp+0x2c>
 8005f98:	d305      	bcc.n	8005fa6 <__mcmp+0x32>
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	4610      	mov	r0, r2
 8005f9e:	bd30      	pop	{r4, r5, pc}
 8005fa0:	4283      	cmp	r3, r0
 8005fa2:	d3f3      	bcc.n	8005f8c <__mcmp+0x18>
 8005fa4:	e7fa      	b.n	8005f9c <__mcmp+0x28>
 8005fa6:	f04f 32ff 	mov.w	r2, #4294967295
 8005faa:	e7f7      	b.n	8005f9c <__mcmp+0x28>

08005fac <__mdiff>:
 8005fac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fb0:	460c      	mov	r4, r1
 8005fb2:	4606      	mov	r6, r0
 8005fb4:	4611      	mov	r1, r2
 8005fb6:	4620      	mov	r0, r4
 8005fb8:	4617      	mov	r7, r2
 8005fba:	f7ff ffdb 	bl	8005f74 <__mcmp>
 8005fbe:	1e05      	subs	r5, r0, #0
 8005fc0:	d110      	bne.n	8005fe4 <__mdiff+0x38>
 8005fc2:	4629      	mov	r1, r5
 8005fc4:	4630      	mov	r0, r6
 8005fc6:	f7ff fd57 	bl	8005a78 <_Balloc>
 8005fca:	b930      	cbnz	r0, 8005fda <__mdiff+0x2e>
 8005fcc:	4b39      	ldr	r3, [pc, #228]	; (80060b4 <__mdiff+0x108>)
 8005fce:	4602      	mov	r2, r0
 8005fd0:	f240 2132 	movw	r1, #562	; 0x232
 8005fd4:	4838      	ldr	r0, [pc, #224]	; (80060b8 <__mdiff+0x10c>)
 8005fd6:	f000 fd63 	bl	8006aa0 <__assert_func>
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005fe0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe4:	bfa4      	itt	ge
 8005fe6:	463b      	movge	r3, r7
 8005fe8:	4627      	movge	r7, r4
 8005fea:	4630      	mov	r0, r6
 8005fec:	6879      	ldr	r1, [r7, #4]
 8005fee:	bfa6      	itte	ge
 8005ff0:	461c      	movge	r4, r3
 8005ff2:	2500      	movge	r5, #0
 8005ff4:	2501      	movlt	r5, #1
 8005ff6:	f7ff fd3f 	bl	8005a78 <_Balloc>
 8005ffa:	b920      	cbnz	r0, 8006006 <__mdiff+0x5a>
 8005ffc:	4b2d      	ldr	r3, [pc, #180]	; (80060b4 <__mdiff+0x108>)
 8005ffe:	4602      	mov	r2, r0
 8006000:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006004:	e7e6      	b.n	8005fd4 <__mdiff+0x28>
 8006006:	693e      	ldr	r6, [r7, #16]
 8006008:	60c5      	str	r5, [r0, #12]
 800600a:	6925      	ldr	r5, [r4, #16]
 800600c:	f107 0114 	add.w	r1, r7, #20
 8006010:	f104 0914 	add.w	r9, r4, #20
 8006014:	f100 0e14 	add.w	lr, r0, #20
 8006018:	f107 0210 	add.w	r2, r7, #16
 800601c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006020:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006024:	46f2      	mov	sl, lr
 8006026:	2700      	movs	r7, #0
 8006028:	f859 3b04 	ldr.w	r3, [r9], #4
 800602c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006030:	fa1f f883 	uxth.w	r8, r3
 8006034:	fa17 f78b 	uxtah	r7, r7, fp
 8006038:	0c1b      	lsrs	r3, r3, #16
 800603a:	eba7 0808 	sub.w	r8, r7, r8
 800603e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006042:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006046:	fa1f f888 	uxth.w	r8, r8
 800604a:	141f      	asrs	r7, r3, #16
 800604c:	454d      	cmp	r5, r9
 800604e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006052:	f84a 3b04 	str.w	r3, [sl], #4
 8006056:	d8e7      	bhi.n	8006028 <__mdiff+0x7c>
 8006058:	1b2b      	subs	r3, r5, r4
 800605a:	3b15      	subs	r3, #21
 800605c:	f023 0303 	bic.w	r3, r3, #3
 8006060:	3304      	adds	r3, #4
 8006062:	3415      	adds	r4, #21
 8006064:	42a5      	cmp	r5, r4
 8006066:	bf38      	it	cc
 8006068:	2304      	movcc	r3, #4
 800606a:	4419      	add	r1, r3
 800606c:	4473      	add	r3, lr
 800606e:	469e      	mov	lr, r3
 8006070:	460d      	mov	r5, r1
 8006072:	4565      	cmp	r5, ip
 8006074:	d30e      	bcc.n	8006094 <__mdiff+0xe8>
 8006076:	f10c 0203 	add.w	r2, ip, #3
 800607a:	1a52      	subs	r2, r2, r1
 800607c:	f022 0203 	bic.w	r2, r2, #3
 8006080:	3903      	subs	r1, #3
 8006082:	458c      	cmp	ip, r1
 8006084:	bf38      	it	cc
 8006086:	2200      	movcc	r2, #0
 8006088:	441a      	add	r2, r3
 800608a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800608e:	b17b      	cbz	r3, 80060b0 <__mdiff+0x104>
 8006090:	6106      	str	r6, [r0, #16]
 8006092:	e7a5      	b.n	8005fe0 <__mdiff+0x34>
 8006094:	f855 8b04 	ldr.w	r8, [r5], #4
 8006098:	fa17 f488 	uxtah	r4, r7, r8
 800609c:	1422      	asrs	r2, r4, #16
 800609e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80060a2:	b2a4      	uxth	r4, r4
 80060a4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80060a8:	f84e 4b04 	str.w	r4, [lr], #4
 80060ac:	1417      	asrs	r7, r2, #16
 80060ae:	e7e0      	b.n	8006072 <__mdiff+0xc6>
 80060b0:	3e01      	subs	r6, #1
 80060b2:	e7ea      	b.n	800608a <__mdiff+0xde>
 80060b4:	080070af 	.word	0x080070af
 80060b8:	08007120 	.word	0x08007120

080060bc <__d2b>:
 80060bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80060c0:	4689      	mov	r9, r1
 80060c2:	2101      	movs	r1, #1
 80060c4:	ec57 6b10 	vmov	r6, r7, d0
 80060c8:	4690      	mov	r8, r2
 80060ca:	f7ff fcd5 	bl	8005a78 <_Balloc>
 80060ce:	4604      	mov	r4, r0
 80060d0:	b930      	cbnz	r0, 80060e0 <__d2b+0x24>
 80060d2:	4602      	mov	r2, r0
 80060d4:	4b25      	ldr	r3, [pc, #148]	; (800616c <__d2b+0xb0>)
 80060d6:	4826      	ldr	r0, [pc, #152]	; (8006170 <__d2b+0xb4>)
 80060d8:	f240 310a 	movw	r1, #778	; 0x30a
 80060dc:	f000 fce0 	bl	8006aa0 <__assert_func>
 80060e0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80060e4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80060e8:	bb35      	cbnz	r5, 8006138 <__d2b+0x7c>
 80060ea:	2e00      	cmp	r6, #0
 80060ec:	9301      	str	r3, [sp, #4]
 80060ee:	d028      	beq.n	8006142 <__d2b+0x86>
 80060f0:	4668      	mov	r0, sp
 80060f2:	9600      	str	r6, [sp, #0]
 80060f4:	f7ff fd8c 	bl	8005c10 <__lo0bits>
 80060f8:	9900      	ldr	r1, [sp, #0]
 80060fa:	b300      	cbz	r0, 800613e <__d2b+0x82>
 80060fc:	9a01      	ldr	r2, [sp, #4]
 80060fe:	f1c0 0320 	rsb	r3, r0, #32
 8006102:	fa02 f303 	lsl.w	r3, r2, r3
 8006106:	430b      	orrs	r3, r1
 8006108:	40c2      	lsrs	r2, r0
 800610a:	6163      	str	r3, [r4, #20]
 800610c:	9201      	str	r2, [sp, #4]
 800610e:	9b01      	ldr	r3, [sp, #4]
 8006110:	61a3      	str	r3, [r4, #24]
 8006112:	2b00      	cmp	r3, #0
 8006114:	bf14      	ite	ne
 8006116:	2202      	movne	r2, #2
 8006118:	2201      	moveq	r2, #1
 800611a:	6122      	str	r2, [r4, #16]
 800611c:	b1d5      	cbz	r5, 8006154 <__d2b+0x98>
 800611e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006122:	4405      	add	r5, r0
 8006124:	f8c9 5000 	str.w	r5, [r9]
 8006128:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800612c:	f8c8 0000 	str.w	r0, [r8]
 8006130:	4620      	mov	r0, r4
 8006132:	b003      	add	sp, #12
 8006134:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006138:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800613c:	e7d5      	b.n	80060ea <__d2b+0x2e>
 800613e:	6161      	str	r1, [r4, #20]
 8006140:	e7e5      	b.n	800610e <__d2b+0x52>
 8006142:	a801      	add	r0, sp, #4
 8006144:	f7ff fd64 	bl	8005c10 <__lo0bits>
 8006148:	9b01      	ldr	r3, [sp, #4]
 800614a:	6163      	str	r3, [r4, #20]
 800614c:	2201      	movs	r2, #1
 800614e:	6122      	str	r2, [r4, #16]
 8006150:	3020      	adds	r0, #32
 8006152:	e7e3      	b.n	800611c <__d2b+0x60>
 8006154:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006158:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800615c:	f8c9 0000 	str.w	r0, [r9]
 8006160:	6918      	ldr	r0, [r3, #16]
 8006162:	f7ff fd35 	bl	8005bd0 <__hi0bits>
 8006166:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800616a:	e7df      	b.n	800612c <__d2b+0x70>
 800616c:	080070af 	.word	0x080070af
 8006170:	08007120 	.word	0x08007120

08006174 <_calloc_r>:
 8006174:	b513      	push	{r0, r1, r4, lr}
 8006176:	434a      	muls	r2, r1
 8006178:	4611      	mov	r1, r2
 800617a:	9201      	str	r2, [sp, #4]
 800617c:	f000 f85a 	bl	8006234 <_malloc_r>
 8006180:	4604      	mov	r4, r0
 8006182:	b118      	cbz	r0, 800618c <_calloc_r+0x18>
 8006184:	9a01      	ldr	r2, [sp, #4]
 8006186:	2100      	movs	r1, #0
 8006188:	f7fe f83e 	bl	8004208 <memset>
 800618c:	4620      	mov	r0, r4
 800618e:	b002      	add	sp, #8
 8006190:	bd10      	pop	{r4, pc}
	...

08006194 <_free_r>:
 8006194:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006196:	2900      	cmp	r1, #0
 8006198:	d048      	beq.n	800622c <_free_r+0x98>
 800619a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800619e:	9001      	str	r0, [sp, #4]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	f1a1 0404 	sub.w	r4, r1, #4
 80061a6:	bfb8      	it	lt
 80061a8:	18e4      	addlt	r4, r4, r3
 80061aa:	f000 fe1d 	bl	8006de8 <__malloc_lock>
 80061ae:	4a20      	ldr	r2, [pc, #128]	; (8006230 <_free_r+0x9c>)
 80061b0:	9801      	ldr	r0, [sp, #4]
 80061b2:	6813      	ldr	r3, [r2, #0]
 80061b4:	4615      	mov	r5, r2
 80061b6:	b933      	cbnz	r3, 80061c6 <_free_r+0x32>
 80061b8:	6063      	str	r3, [r4, #4]
 80061ba:	6014      	str	r4, [r2, #0]
 80061bc:	b003      	add	sp, #12
 80061be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80061c2:	f000 be17 	b.w	8006df4 <__malloc_unlock>
 80061c6:	42a3      	cmp	r3, r4
 80061c8:	d90b      	bls.n	80061e2 <_free_r+0x4e>
 80061ca:	6821      	ldr	r1, [r4, #0]
 80061cc:	1862      	adds	r2, r4, r1
 80061ce:	4293      	cmp	r3, r2
 80061d0:	bf04      	itt	eq
 80061d2:	681a      	ldreq	r2, [r3, #0]
 80061d4:	685b      	ldreq	r3, [r3, #4]
 80061d6:	6063      	str	r3, [r4, #4]
 80061d8:	bf04      	itt	eq
 80061da:	1852      	addeq	r2, r2, r1
 80061dc:	6022      	streq	r2, [r4, #0]
 80061de:	602c      	str	r4, [r5, #0]
 80061e0:	e7ec      	b.n	80061bc <_free_r+0x28>
 80061e2:	461a      	mov	r2, r3
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	b10b      	cbz	r3, 80061ec <_free_r+0x58>
 80061e8:	42a3      	cmp	r3, r4
 80061ea:	d9fa      	bls.n	80061e2 <_free_r+0x4e>
 80061ec:	6811      	ldr	r1, [r2, #0]
 80061ee:	1855      	adds	r5, r2, r1
 80061f0:	42a5      	cmp	r5, r4
 80061f2:	d10b      	bne.n	800620c <_free_r+0x78>
 80061f4:	6824      	ldr	r4, [r4, #0]
 80061f6:	4421      	add	r1, r4
 80061f8:	1854      	adds	r4, r2, r1
 80061fa:	42a3      	cmp	r3, r4
 80061fc:	6011      	str	r1, [r2, #0]
 80061fe:	d1dd      	bne.n	80061bc <_free_r+0x28>
 8006200:	681c      	ldr	r4, [r3, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	6053      	str	r3, [r2, #4]
 8006206:	4421      	add	r1, r4
 8006208:	6011      	str	r1, [r2, #0]
 800620a:	e7d7      	b.n	80061bc <_free_r+0x28>
 800620c:	d902      	bls.n	8006214 <_free_r+0x80>
 800620e:	230c      	movs	r3, #12
 8006210:	6003      	str	r3, [r0, #0]
 8006212:	e7d3      	b.n	80061bc <_free_r+0x28>
 8006214:	6825      	ldr	r5, [r4, #0]
 8006216:	1961      	adds	r1, r4, r5
 8006218:	428b      	cmp	r3, r1
 800621a:	bf04      	itt	eq
 800621c:	6819      	ldreq	r1, [r3, #0]
 800621e:	685b      	ldreq	r3, [r3, #4]
 8006220:	6063      	str	r3, [r4, #4]
 8006222:	bf04      	itt	eq
 8006224:	1949      	addeq	r1, r1, r5
 8006226:	6021      	streq	r1, [r4, #0]
 8006228:	6054      	str	r4, [r2, #4]
 800622a:	e7c7      	b.n	80061bc <_free_r+0x28>
 800622c:	b003      	add	sp, #12
 800622e:	bd30      	pop	{r4, r5, pc}
 8006230:	20000254 	.word	0x20000254

08006234 <_malloc_r>:
 8006234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006236:	1ccd      	adds	r5, r1, #3
 8006238:	f025 0503 	bic.w	r5, r5, #3
 800623c:	3508      	adds	r5, #8
 800623e:	2d0c      	cmp	r5, #12
 8006240:	bf38      	it	cc
 8006242:	250c      	movcc	r5, #12
 8006244:	2d00      	cmp	r5, #0
 8006246:	4606      	mov	r6, r0
 8006248:	db01      	blt.n	800624e <_malloc_r+0x1a>
 800624a:	42a9      	cmp	r1, r5
 800624c:	d903      	bls.n	8006256 <_malloc_r+0x22>
 800624e:	230c      	movs	r3, #12
 8006250:	6033      	str	r3, [r6, #0]
 8006252:	2000      	movs	r0, #0
 8006254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006256:	f000 fdc7 	bl	8006de8 <__malloc_lock>
 800625a:	4921      	ldr	r1, [pc, #132]	; (80062e0 <_malloc_r+0xac>)
 800625c:	680a      	ldr	r2, [r1, #0]
 800625e:	4614      	mov	r4, r2
 8006260:	b99c      	cbnz	r4, 800628a <_malloc_r+0x56>
 8006262:	4f20      	ldr	r7, [pc, #128]	; (80062e4 <_malloc_r+0xb0>)
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	b923      	cbnz	r3, 8006272 <_malloc_r+0x3e>
 8006268:	4621      	mov	r1, r4
 800626a:	4630      	mov	r0, r6
 800626c:	f000 faf2 	bl	8006854 <_sbrk_r>
 8006270:	6038      	str	r0, [r7, #0]
 8006272:	4629      	mov	r1, r5
 8006274:	4630      	mov	r0, r6
 8006276:	f000 faed 	bl	8006854 <_sbrk_r>
 800627a:	1c43      	adds	r3, r0, #1
 800627c:	d123      	bne.n	80062c6 <_malloc_r+0x92>
 800627e:	230c      	movs	r3, #12
 8006280:	6033      	str	r3, [r6, #0]
 8006282:	4630      	mov	r0, r6
 8006284:	f000 fdb6 	bl	8006df4 <__malloc_unlock>
 8006288:	e7e3      	b.n	8006252 <_malloc_r+0x1e>
 800628a:	6823      	ldr	r3, [r4, #0]
 800628c:	1b5b      	subs	r3, r3, r5
 800628e:	d417      	bmi.n	80062c0 <_malloc_r+0x8c>
 8006290:	2b0b      	cmp	r3, #11
 8006292:	d903      	bls.n	800629c <_malloc_r+0x68>
 8006294:	6023      	str	r3, [r4, #0]
 8006296:	441c      	add	r4, r3
 8006298:	6025      	str	r5, [r4, #0]
 800629a:	e004      	b.n	80062a6 <_malloc_r+0x72>
 800629c:	6863      	ldr	r3, [r4, #4]
 800629e:	42a2      	cmp	r2, r4
 80062a0:	bf0c      	ite	eq
 80062a2:	600b      	streq	r3, [r1, #0]
 80062a4:	6053      	strne	r3, [r2, #4]
 80062a6:	4630      	mov	r0, r6
 80062a8:	f000 fda4 	bl	8006df4 <__malloc_unlock>
 80062ac:	f104 000b 	add.w	r0, r4, #11
 80062b0:	1d23      	adds	r3, r4, #4
 80062b2:	f020 0007 	bic.w	r0, r0, #7
 80062b6:	1ac2      	subs	r2, r0, r3
 80062b8:	d0cc      	beq.n	8006254 <_malloc_r+0x20>
 80062ba:	1a1b      	subs	r3, r3, r0
 80062bc:	50a3      	str	r3, [r4, r2]
 80062be:	e7c9      	b.n	8006254 <_malloc_r+0x20>
 80062c0:	4622      	mov	r2, r4
 80062c2:	6864      	ldr	r4, [r4, #4]
 80062c4:	e7cc      	b.n	8006260 <_malloc_r+0x2c>
 80062c6:	1cc4      	adds	r4, r0, #3
 80062c8:	f024 0403 	bic.w	r4, r4, #3
 80062cc:	42a0      	cmp	r0, r4
 80062ce:	d0e3      	beq.n	8006298 <_malloc_r+0x64>
 80062d0:	1a21      	subs	r1, r4, r0
 80062d2:	4630      	mov	r0, r6
 80062d4:	f000 fabe 	bl	8006854 <_sbrk_r>
 80062d8:	3001      	adds	r0, #1
 80062da:	d1dd      	bne.n	8006298 <_malloc_r+0x64>
 80062dc:	e7cf      	b.n	800627e <_malloc_r+0x4a>
 80062de:	bf00      	nop
 80062e0:	20000254 	.word	0x20000254
 80062e4:	20000258 	.word	0x20000258

080062e8 <__ssputs_r>:
 80062e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062ec:	688e      	ldr	r6, [r1, #8]
 80062ee:	429e      	cmp	r6, r3
 80062f0:	4682      	mov	sl, r0
 80062f2:	460c      	mov	r4, r1
 80062f4:	4690      	mov	r8, r2
 80062f6:	461f      	mov	r7, r3
 80062f8:	d838      	bhi.n	800636c <__ssputs_r+0x84>
 80062fa:	898a      	ldrh	r2, [r1, #12]
 80062fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006300:	d032      	beq.n	8006368 <__ssputs_r+0x80>
 8006302:	6825      	ldr	r5, [r4, #0]
 8006304:	6909      	ldr	r1, [r1, #16]
 8006306:	eba5 0901 	sub.w	r9, r5, r1
 800630a:	6965      	ldr	r5, [r4, #20]
 800630c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006310:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006314:	3301      	adds	r3, #1
 8006316:	444b      	add	r3, r9
 8006318:	106d      	asrs	r5, r5, #1
 800631a:	429d      	cmp	r5, r3
 800631c:	bf38      	it	cc
 800631e:	461d      	movcc	r5, r3
 8006320:	0553      	lsls	r3, r2, #21
 8006322:	d531      	bpl.n	8006388 <__ssputs_r+0xa0>
 8006324:	4629      	mov	r1, r5
 8006326:	f7ff ff85 	bl	8006234 <_malloc_r>
 800632a:	4606      	mov	r6, r0
 800632c:	b950      	cbnz	r0, 8006344 <__ssputs_r+0x5c>
 800632e:	230c      	movs	r3, #12
 8006330:	f8ca 3000 	str.w	r3, [sl]
 8006334:	89a3      	ldrh	r3, [r4, #12]
 8006336:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800633a:	81a3      	strh	r3, [r4, #12]
 800633c:	f04f 30ff 	mov.w	r0, #4294967295
 8006340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006344:	6921      	ldr	r1, [r4, #16]
 8006346:	464a      	mov	r2, r9
 8006348:	f7ff fb88 	bl	8005a5c <memcpy>
 800634c:	89a3      	ldrh	r3, [r4, #12]
 800634e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006352:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006356:	81a3      	strh	r3, [r4, #12]
 8006358:	6126      	str	r6, [r4, #16]
 800635a:	6165      	str	r5, [r4, #20]
 800635c:	444e      	add	r6, r9
 800635e:	eba5 0509 	sub.w	r5, r5, r9
 8006362:	6026      	str	r6, [r4, #0]
 8006364:	60a5      	str	r5, [r4, #8]
 8006366:	463e      	mov	r6, r7
 8006368:	42be      	cmp	r6, r7
 800636a:	d900      	bls.n	800636e <__ssputs_r+0x86>
 800636c:	463e      	mov	r6, r7
 800636e:	4632      	mov	r2, r6
 8006370:	6820      	ldr	r0, [r4, #0]
 8006372:	4641      	mov	r1, r8
 8006374:	f000 fd1e 	bl	8006db4 <memmove>
 8006378:	68a3      	ldr	r3, [r4, #8]
 800637a:	6822      	ldr	r2, [r4, #0]
 800637c:	1b9b      	subs	r3, r3, r6
 800637e:	4432      	add	r2, r6
 8006380:	60a3      	str	r3, [r4, #8]
 8006382:	6022      	str	r2, [r4, #0]
 8006384:	2000      	movs	r0, #0
 8006386:	e7db      	b.n	8006340 <__ssputs_r+0x58>
 8006388:	462a      	mov	r2, r5
 800638a:	f000 fd39 	bl	8006e00 <_realloc_r>
 800638e:	4606      	mov	r6, r0
 8006390:	2800      	cmp	r0, #0
 8006392:	d1e1      	bne.n	8006358 <__ssputs_r+0x70>
 8006394:	6921      	ldr	r1, [r4, #16]
 8006396:	4650      	mov	r0, sl
 8006398:	f7ff fefc 	bl	8006194 <_free_r>
 800639c:	e7c7      	b.n	800632e <__ssputs_r+0x46>
	...

080063a0 <_svfiprintf_r>:
 80063a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a4:	4698      	mov	r8, r3
 80063a6:	898b      	ldrh	r3, [r1, #12]
 80063a8:	061b      	lsls	r3, r3, #24
 80063aa:	b09d      	sub	sp, #116	; 0x74
 80063ac:	4607      	mov	r7, r0
 80063ae:	460d      	mov	r5, r1
 80063b0:	4614      	mov	r4, r2
 80063b2:	d50e      	bpl.n	80063d2 <_svfiprintf_r+0x32>
 80063b4:	690b      	ldr	r3, [r1, #16]
 80063b6:	b963      	cbnz	r3, 80063d2 <_svfiprintf_r+0x32>
 80063b8:	2140      	movs	r1, #64	; 0x40
 80063ba:	f7ff ff3b 	bl	8006234 <_malloc_r>
 80063be:	6028      	str	r0, [r5, #0]
 80063c0:	6128      	str	r0, [r5, #16]
 80063c2:	b920      	cbnz	r0, 80063ce <_svfiprintf_r+0x2e>
 80063c4:	230c      	movs	r3, #12
 80063c6:	603b      	str	r3, [r7, #0]
 80063c8:	f04f 30ff 	mov.w	r0, #4294967295
 80063cc:	e0d1      	b.n	8006572 <_svfiprintf_r+0x1d2>
 80063ce:	2340      	movs	r3, #64	; 0x40
 80063d0:	616b      	str	r3, [r5, #20]
 80063d2:	2300      	movs	r3, #0
 80063d4:	9309      	str	r3, [sp, #36]	; 0x24
 80063d6:	2320      	movs	r3, #32
 80063d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80063dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80063e0:	2330      	movs	r3, #48	; 0x30
 80063e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800658c <_svfiprintf_r+0x1ec>
 80063e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80063ea:	f04f 0901 	mov.w	r9, #1
 80063ee:	4623      	mov	r3, r4
 80063f0:	469a      	mov	sl, r3
 80063f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063f6:	b10a      	cbz	r2, 80063fc <_svfiprintf_r+0x5c>
 80063f8:	2a25      	cmp	r2, #37	; 0x25
 80063fa:	d1f9      	bne.n	80063f0 <_svfiprintf_r+0x50>
 80063fc:	ebba 0b04 	subs.w	fp, sl, r4
 8006400:	d00b      	beq.n	800641a <_svfiprintf_r+0x7a>
 8006402:	465b      	mov	r3, fp
 8006404:	4622      	mov	r2, r4
 8006406:	4629      	mov	r1, r5
 8006408:	4638      	mov	r0, r7
 800640a:	f7ff ff6d 	bl	80062e8 <__ssputs_r>
 800640e:	3001      	adds	r0, #1
 8006410:	f000 80aa 	beq.w	8006568 <_svfiprintf_r+0x1c8>
 8006414:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006416:	445a      	add	r2, fp
 8006418:	9209      	str	r2, [sp, #36]	; 0x24
 800641a:	f89a 3000 	ldrb.w	r3, [sl]
 800641e:	2b00      	cmp	r3, #0
 8006420:	f000 80a2 	beq.w	8006568 <_svfiprintf_r+0x1c8>
 8006424:	2300      	movs	r3, #0
 8006426:	f04f 32ff 	mov.w	r2, #4294967295
 800642a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800642e:	f10a 0a01 	add.w	sl, sl, #1
 8006432:	9304      	str	r3, [sp, #16]
 8006434:	9307      	str	r3, [sp, #28]
 8006436:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800643a:	931a      	str	r3, [sp, #104]	; 0x68
 800643c:	4654      	mov	r4, sl
 800643e:	2205      	movs	r2, #5
 8006440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006444:	4851      	ldr	r0, [pc, #324]	; (800658c <_svfiprintf_r+0x1ec>)
 8006446:	f7f9 fefb 	bl	8000240 <memchr>
 800644a:	9a04      	ldr	r2, [sp, #16]
 800644c:	b9d8      	cbnz	r0, 8006486 <_svfiprintf_r+0xe6>
 800644e:	06d0      	lsls	r0, r2, #27
 8006450:	bf44      	itt	mi
 8006452:	2320      	movmi	r3, #32
 8006454:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006458:	0711      	lsls	r1, r2, #28
 800645a:	bf44      	itt	mi
 800645c:	232b      	movmi	r3, #43	; 0x2b
 800645e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006462:	f89a 3000 	ldrb.w	r3, [sl]
 8006466:	2b2a      	cmp	r3, #42	; 0x2a
 8006468:	d015      	beq.n	8006496 <_svfiprintf_r+0xf6>
 800646a:	9a07      	ldr	r2, [sp, #28]
 800646c:	4654      	mov	r4, sl
 800646e:	2000      	movs	r0, #0
 8006470:	f04f 0c0a 	mov.w	ip, #10
 8006474:	4621      	mov	r1, r4
 8006476:	f811 3b01 	ldrb.w	r3, [r1], #1
 800647a:	3b30      	subs	r3, #48	; 0x30
 800647c:	2b09      	cmp	r3, #9
 800647e:	d94e      	bls.n	800651e <_svfiprintf_r+0x17e>
 8006480:	b1b0      	cbz	r0, 80064b0 <_svfiprintf_r+0x110>
 8006482:	9207      	str	r2, [sp, #28]
 8006484:	e014      	b.n	80064b0 <_svfiprintf_r+0x110>
 8006486:	eba0 0308 	sub.w	r3, r0, r8
 800648a:	fa09 f303 	lsl.w	r3, r9, r3
 800648e:	4313      	orrs	r3, r2
 8006490:	9304      	str	r3, [sp, #16]
 8006492:	46a2      	mov	sl, r4
 8006494:	e7d2      	b.n	800643c <_svfiprintf_r+0x9c>
 8006496:	9b03      	ldr	r3, [sp, #12]
 8006498:	1d19      	adds	r1, r3, #4
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	9103      	str	r1, [sp, #12]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	bfbb      	ittet	lt
 80064a2:	425b      	neglt	r3, r3
 80064a4:	f042 0202 	orrlt.w	r2, r2, #2
 80064a8:	9307      	strge	r3, [sp, #28]
 80064aa:	9307      	strlt	r3, [sp, #28]
 80064ac:	bfb8      	it	lt
 80064ae:	9204      	strlt	r2, [sp, #16]
 80064b0:	7823      	ldrb	r3, [r4, #0]
 80064b2:	2b2e      	cmp	r3, #46	; 0x2e
 80064b4:	d10c      	bne.n	80064d0 <_svfiprintf_r+0x130>
 80064b6:	7863      	ldrb	r3, [r4, #1]
 80064b8:	2b2a      	cmp	r3, #42	; 0x2a
 80064ba:	d135      	bne.n	8006528 <_svfiprintf_r+0x188>
 80064bc:	9b03      	ldr	r3, [sp, #12]
 80064be:	1d1a      	adds	r2, r3, #4
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	9203      	str	r2, [sp, #12]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	bfb8      	it	lt
 80064c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80064cc:	3402      	adds	r4, #2
 80064ce:	9305      	str	r3, [sp, #20]
 80064d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800659c <_svfiprintf_r+0x1fc>
 80064d4:	7821      	ldrb	r1, [r4, #0]
 80064d6:	2203      	movs	r2, #3
 80064d8:	4650      	mov	r0, sl
 80064da:	f7f9 feb1 	bl	8000240 <memchr>
 80064de:	b140      	cbz	r0, 80064f2 <_svfiprintf_r+0x152>
 80064e0:	2340      	movs	r3, #64	; 0x40
 80064e2:	eba0 000a 	sub.w	r0, r0, sl
 80064e6:	fa03 f000 	lsl.w	r0, r3, r0
 80064ea:	9b04      	ldr	r3, [sp, #16]
 80064ec:	4303      	orrs	r3, r0
 80064ee:	3401      	adds	r4, #1
 80064f0:	9304      	str	r3, [sp, #16]
 80064f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064f6:	4826      	ldr	r0, [pc, #152]	; (8006590 <_svfiprintf_r+0x1f0>)
 80064f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80064fc:	2206      	movs	r2, #6
 80064fe:	f7f9 fe9f 	bl	8000240 <memchr>
 8006502:	2800      	cmp	r0, #0
 8006504:	d038      	beq.n	8006578 <_svfiprintf_r+0x1d8>
 8006506:	4b23      	ldr	r3, [pc, #140]	; (8006594 <_svfiprintf_r+0x1f4>)
 8006508:	bb1b      	cbnz	r3, 8006552 <_svfiprintf_r+0x1b2>
 800650a:	9b03      	ldr	r3, [sp, #12]
 800650c:	3307      	adds	r3, #7
 800650e:	f023 0307 	bic.w	r3, r3, #7
 8006512:	3308      	adds	r3, #8
 8006514:	9303      	str	r3, [sp, #12]
 8006516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006518:	4433      	add	r3, r6
 800651a:	9309      	str	r3, [sp, #36]	; 0x24
 800651c:	e767      	b.n	80063ee <_svfiprintf_r+0x4e>
 800651e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006522:	460c      	mov	r4, r1
 8006524:	2001      	movs	r0, #1
 8006526:	e7a5      	b.n	8006474 <_svfiprintf_r+0xd4>
 8006528:	2300      	movs	r3, #0
 800652a:	3401      	adds	r4, #1
 800652c:	9305      	str	r3, [sp, #20]
 800652e:	4619      	mov	r1, r3
 8006530:	f04f 0c0a 	mov.w	ip, #10
 8006534:	4620      	mov	r0, r4
 8006536:	f810 2b01 	ldrb.w	r2, [r0], #1
 800653a:	3a30      	subs	r2, #48	; 0x30
 800653c:	2a09      	cmp	r2, #9
 800653e:	d903      	bls.n	8006548 <_svfiprintf_r+0x1a8>
 8006540:	2b00      	cmp	r3, #0
 8006542:	d0c5      	beq.n	80064d0 <_svfiprintf_r+0x130>
 8006544:	9105      	str	r1, [sp, #20]
 8006546:	e7c3      	b.n	80064d0 <_svfiprintf_r+0x130>
 8006548:	fb0c 2101 	mla	r1, ip, r1, r2
 800654c:	4604      	mov	r4, r0
 800654e:	2301      	movs	r3, #1
 8006550:	e7f0      	b.n	8006534 <_svfiprintf_r+0x194>
 8006552:	ab03      	add	r3, sp, #12
 8006554:	9300      	str	r3, [sp, #0]
 8006556:	462a      	mov	r2, r5
 8006558:	4b0f      	ldr	r3, [pc, #60]	; (8006598 <_svfiprintf_r+0x1f8>)
 800655a:	a904      	add	r1, sp, #16
 800655c:	4638      	mov	r0, r7
 800655e:	f7fd fefb 	bl	8004358 <_printf_float>
 8006562:	1c42      	adds	r2, r0, #1
 8006564:	4606      	mov	r6, r0
 8006566:	d1d6      	bne.n	8006516 <_svfiprintf_r+0x176>
 8006568:	89ab      	ldrh	r3, [r5, #12]
 800656a:	065b      	lsls	r3, r3, #25
 800656c:	f53f af2c 	bmi.w	80063c8 <_svfiprintf_r+0x28>
 8006570:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006572:	b01d      	add	sp, #116	; 0x74
 8006574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006578:	ab03      	add	r3, sp, #12
 800657a:	9300      	str	r3, [sp, #0]
 800657c:	462a      	mov	r2, r5
 800657e:	4b06      	ldr	r3, [pc, #24]	; (8006598 <_svfiprintf_r+0x1f8>)
 8006580:	a904      	add	r1, sp, #16
 8006582:	4638      	mov	r0, r7
 8006584:	f7fe f98c 	bl	80048a0 <_printf_i>
 8006588:	e7eb      	b.n	8006562 <_svfiprintf_r+0x1c2>
 800658a:	bf00      	nop
 800658c:	0800727c 	.word	0x0800727c
 8006590:	08007286 	.word	0x08007286
 8006594:	08004359 	.word	0x08004359
 8006598:	080062e9 	.word	0x080062e9
 800659c:	08007282 	.word	0x08007282

080065a0 <__sfputc_r>:
 80065a0:	6893      	ldr	r3, [r2, #8]
 80065a2:	3b01      	subs	r3, #1
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	b410      	push	{r4}
 80065a8:	6093      	str	r3, [r2, #8]
 80065aa:	da08      	bge.n	80065be <__sfputc_r+0x1e>
 80065ac:	6994      	ldr	r4, [r2, #24]
 80065ae:	42a3      	cmp	r3, r4
 80065b0:	db01      	blt.n	80065b6 <__sfputc_r+0x16>
 80065b2:	290a      	cmp	r1, #10
 80065b4:	d103      	bne.n	80065be <__sfputc_r+0x1e>
 80065b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065ba:	f000 b99f 	b.w	80068fc <__swbuf_r>
 80065be:	6813      	ldr	r3, [r2, #0]
 80065c0:	1c58      	adds	r0, r3, #1
 80065c2:	6010      	str	r0, [r2, #0]
 80065c4:	7019      	strb	r1, [r3, #0]
 80065c6:	4608      	mov	r0, r1
 80065c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065cc:	4770      	bx	lr

080065ce <__sfputs_r>:
 80065ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065d0:	4606      	mov	r6, r0
 80065d2:	460f      	mov	r7, r1
 80065d4:	4614      	mov	r4, r2
 80065d6:	18d5      	adds	r5, r2, r3
 80065d8:	42ac      	cmp	r4, r5
 80065da:	d101      	bne.n	80065e0 <__sfputs_r+0x12>
 80065dc:	2000      	movs	r0, #0
 80065de:	e007      	b.n	80065f0 <__sfputs_r+0x22>
 80065e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065e4:	463a      	mov	r2, r7
 80065e6:	4630      	mov	r0, r6
 80065e8:	f7ff ffda 	bl	80065a0 <__sfputc_r>
 80065ec:	1c43      	adds	r3, r0, #1
 80065ee:	d1f3      	bne.n	80065d8 <__sfputs_r+0xa>
 80065f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080065f4 <_vfiprintf_r>:
 80065f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f8:	460d      	mov	r5, r1
 80065fa:	b09d      	sub	sp, #116	; 0x74
 80065fc:	4614      	mov	r4, r2
 80065fe:	4698      	mov	r8, r3
 8006600:	4606      	mov	r6, r0
 8006602:	b118      	cbz	r0, 800660c <_vfiprintf_r+0x18>
 8006604:	6983      	ldr	r3, [r0, #24]
 8006606:	b90b      	cbnz	r3, 800660c <_vfiprintf_r+0x18>
 8006608:	f7ff f97a 	bl	8005900 <__sinit>
 800660c:	4b89      	ldr	r3, [pc, #548]	; (8006834 <_vfiprintf_r+0x240>)
 800660e:	429d      	cmp	r5, r3
 8006610:	d11b      	bne.n	800664a <_vfiprintf_r+0x56>
 8006612:	6875      	ldr	r5, [r6, #4]
 8006614:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006616:	07d9      	lsls	r1, r3, #31
 8006618:	d405      	bmi.n	8006626 <_vfiprintf_r+0x32>
 800661a:	89ab      	ldrh	r3, [r5, #12]
 800661c:	059a      	lsls	r2, r3, #22
 800661e:	d402      	bmi.n	8006626 <_vfiprintf_r+0x32>
 8006620:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006622:	f7ff fa10 	bl	8005a46 <__retarget_lock_acquire_recursive>
 8006626:	89ab      	ldrh	r3, [r5, #12]
 8006628:	071b      	lsls	r3, r3, #28
 800662a:	d501      	bpl.n	8006630 <_vfiprintf_r+0x3c>
 800662c:	692b      	ldr	r3, [r5, #16]
 800662e:	b9eb      	cbnz	r3, 800666c <_vfiprintf_r+0x78>
 8006630:	4629      	mov	r1, r5
 8006632:	4630      	mov	r0, r6
 8006634:	f000 f9c6 	bl	80069c4 <__swsetup_r>
 8006638:	b1c0      	cbz	r0, 800666c <_vfiprintf_r+0x78>
 800663a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800663c:	07dc      	lsls	r4, r3, #31
 800663e:	d50e      	bpl.n	800665e <_vfiprintf_r+0x6a>
 8006640:	f04f 30ff 	mov.w	r0, #4294967295
 8006644:	b01d      	add	sp, #116	; 0x74
 8006646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800664a:	4b7b      	ldr	r3, [pc, #492]	; (8006838 <_vfiprintf_r+0x244>)
 800664c:	429d      	cmp	r5, r3
 800664e:	d101      	bne.n	8006654 <_vfiprintf_r+0x60>
 8006650:	68b5      	ldr	r5, [r6, #8]
 8006652:	e7df      	b.n	8006614 <_vfiprintf_r+0x20>
 8006654:	4b79      	ldr	r3, [pc, #484]	; (800683c <_vfiprintf_r+0x248>)
 8006656:	429d      	cmp	r5, r3
 8006658:	bf08      	it	eq
 800665a:	68f5      	ldreq	r5, [r6, #12]
 800665c:	e7da      	b.n	8006614 <_vfiprintf_r+0x20>
 800665e:	89ab      	ldrh	r3, [r5, #12]
 8006660:	0598      	lsls	r0, r3, #22
 8006662:	d4ed      	bmi.n	8006640 <_vfiprintf_r+0x4c>
 8006664:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006666:	f7ff f9ef 	bl	8005a48 <__retarget_lock_release_recursive>
 800666a:	e7e9      	b.n	8006640 <_vfiprintf_r+0x4c>
 800666c:	2300      	movs	r3, #0
 800666e:	9309      	str	r3, [sp, #36]	; 0x24
 8006670:	2320      	movs	r3, #32
 8006672:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006676:	f8cd 800c 	str.w	r8, [sp, #12]
 800667a:	2330      	movs	r3, #48	; 0x30
 800667c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006840 <_vfiprintf_r+0x24c>
 8006680:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006684:	f04f 0901 	mov.w	r9, #1
 8006688:	4623      	mov	r3, r4
 800668a:	469a      	mov	sl, r3
 800668c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006690:	b10a      	cbz	r2, 8006696 <_vfiprintf_r+0xa2>
 8006692:	2a25      	cmp	r2, #37	; 0x25
 8006694:	d1f9      	bne.n	800668a <_vfiprintf_r+0x96>
 8006696:	ebba 0b04 	subs.w	fp, sl, r4
 800669a:	d00b      	beq.n	80066b4 <_vfiprintf_r+0xc0>
 800669c:	465b      	mov	r3, fp
 800669e:	4622      	mov	r2, r4
 80066a0:	4629      	mov	r1, r5
 80066a2:	4630      	mov	r0, r6
 80066a4:	f7ff ff93 	bl	80065ce <__sfputs_r>
 80066a8:	3001      	adds	r0, #1
 80066aa:	f000 80aa 	beq.w	8006802 <_vfiprintf_r+0x20e>
 80066ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066b0:	445a      	add	r2, fp
 80066b2:	9209      	str	r2, [sp, #36]	; 0x24
 80066b4:	f89a 3000 	ldrb.w	r3, [sl]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	f000 80a2 	beq.w	8006802 <_vfiprintf_r+0x20e>
 80066be:	2300      	movs	r3, #0
 80066c0:	f04f 32ff 	mov.w	r2, #4294967295
 80066c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066c8:	f10a 0a01 	add.w	sl, sl, #1
 80066cc:	9304      	str	r3, [sp, #16]
 80066ce:	9307      	str	r3, [sp, #28]
 80066d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80066d4:	931a      	str	r3, [sp, #104]	; 0x68
 80066d6:	4654      	mov	r4, sl
 80066d8:	2205      	movs	r2, #5
 80066da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066de:	4858      	ldr	r0, [pc, #352]	; (8006840 <_vfiprintf_r+0x24c>)
 80066e0:	f7f9 fdae 	bl	8000240 <memchr>
 80066e4:	9a04      	ldr	r2, [sp, #16]
 80066e6:	b9d8      	cbnz	r0, 8006720 <_vfiprintf_r+0x12c>
 80066e8:	06d1      	lsls	r1, r2, #27
 80066ea:	bf44      	itt	mi
 80066ec:	2320      	movmi	r3, #32
 80066ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80066f2:	0713      	lsls	r3, r2, #28
 80066f4:	bf44      	itt	mi
 80066f6:	232b      	movmi	r3, #43	; 0x2b
 80066f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80066fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006700:	2b2a      	cmp	r3, #42	; 0x2a
 8006702:	d015      	beq.n	8006730 <_vfiprintf_r+0x13c>
 8006704:	9a07      	ldr	r2, [sp, #28]
 8006706:	4654      	mov	r4, sl
 8006708:	2000      	movs	r0, #0
 800670a:	f04f 0c0a 	mov.w	ip, #10
 800670e:	4621      	mov	r1, r4
 8006710:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006714:	3b30      	subs	r3, #48	; 0x30
 8006716:	2b09      	cmp	r3, #9
 8006718:	d94e      	bls.n	80067b8 <_vfiprintf_r+0x1c4>
 800671a:	b1b0      	cbz	r0, 800674a <_vfiprintf_r+0x156>
 800671c:	9207      	str	r2, [sp, #28]
 800671e:	e014      	b.n	800674a <_vfiprintf_r+0x156>
 8006720:	eba0 0308 	sub.w	r3, r0, r8
 8006724:	fa09 f303 	lsl.w	r3, r9, r3
 8006728:	4313      	orrs	r3, r2
 800672a:	9304      	str	r3, [sp, #16]
 800672c:	46a2      	mov	sl, r4
 800672e:	e7d2      	b.n	80066d6 <_vfiprintf_r+0xe2>
 8006730:	9b03      	ldr	r3, [sp, #12]
 8006732:	1d19      	adds	r1, r3, #4
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	9103      	str	r1, [sp, #12]
 8006738:	2b00      	cmp	r3, #0
 800673a:	bfbb      	ittet	lt
 800673c:	425b      	neglt	r3, r3
 800673e:	f042 0202 	orrlt.w	r2, r2, #2
 8006742:	9307      	strge	r3, [sp, #28]
 8006744:	9307      	strlt	r3, [sp, #28]
 8006746:	bfb8      	it	lt
 8006748:	9204      	strlt	r2, [sp, #16]
 800674a:	7823      	ldrb	r3, [r4, #0]
 800674c:	2b2e      	cmp	r3, #46	; 0x2e
 800674e:	d10c      	bne.n	800676a <_vfiprintf_r+0x176>
 8006750:	7863      	ldrb	r3, [r4, #1]
 8006752:	2b2a      	cmp	r3, #42	; 0x2a
 8006754:	d135      	bne.n	80067c2 <_vfiprintf_r+0x1ce>
 8006756:	9b03      	ldr	r3, [sp, #12]
 8006758:	1d1a      	adds	r2, r3, #4
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	9203      	str	r2, [sp, #12]
 800675e:	2b00      	cmp	r3, #0
 8006760:	bfb8      	it	lt
 8006762:	f04f 33ff 	movlt.w	r3, #4294967295
 8006766:	3402      	adds	r4, #2
 8006768:	9305      	str	r3, [sp, #20]
 800676a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006850 <_vfiprintf_r+0x25c>
 800676e:	7821      	ldrb	r1, [r4, #0]
 8006770:	2203      	movs	r2, #3
 8006772:	4650      	mov	r0, sl
 8006774:	f7f9 fd64 	bl	8000240 <memchr>
 8006778:	b140      	cbz	r0, 800678c <_vfiprintf_r+0x198>
 800677a:	2340      	movs	r3, #64	; 0x40
 800677c:	eba0 000a 	sub.w	r0, r0, sl
 8006780:	fa03 f000 	lsl.w	r0, r3, r0
 8006784:	9b04      	ldr	r3, [sp, #16]
 8006786:	4303      	orrs	r3, r0
 8006788:	3401      	adds	r4, #1
 800678a:	9304      	str	r3, [sp, #16]
 800678c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006790:	482c      	ldr	r0, [pc, #176]	; (8006844 <_vfiprintf_r+0x250>)
 8006792:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006796:	2206      	movs	r2, #6
 8006798:	f7f9 fd52 	bl	8000240 <memchr>
 800679c:	2800      	cmp	r0, #0
 800679e:	d03f      	beq.n	8006820 <_vfiprintf_r+0x22c>
 80067a0:	4b29      	ldr	r3, [pc, #164]	; (8006848 <_vfiprintf_r+0x254>)
 80067a2:	bb1b      	cbnz	r3, 80067ec <_vfiprintf_r+0x1f8>
 80067a4:	9b03      	ldr	r3, [sp, #12]
 80067a6:	3307      	adds	r3, #7
 80067a8:	f023 0307 	bic.w	r3, r3, #7
 80067ac:	3308      	adds	r3, #8
 80067ae:	9303      	str	r3, [sp, #12]
 80067b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067b2:	443b      	add	r3, r7
 80067b4:	9309      	str	r3, [sp, #36]	; 0x24
 80067b6:	e767      	b.n	8006688 <_vfiprintf_r+0x94>
 80067b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80067bc:	460c      	mov	r4, r1
 80067be:	2001      	movs	r0, #1
 80067c0:	e7a5      	b.n	800670e <_vfiprintf_r+0x11a>
 80067c2:	2300      	movs	r3, #0
 80067c4:	3401      	adds	r4, #1
 80067c6:	9305      	str	r3, [sp, #20]
 80067c8:	4619      	mov	r1, r3
 80067ca:	f04f 0c0a 	mov.w	ip, #10
 80067ce:	4620      	mov	r0, r4
 80067d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067d4:	3a30      	subs	r2, #48	; 0x30
 80067d6:	2a09      	cmp	r2, #9
 80067d8:	d903      	bls.n	80067e2 <_vfiprintf_r+0x1ee>
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d0c5      	beq.n	800676a <_vfiprintf_r+0x176>
 80067de:	9105      	str	r1, [sp, #20]
 80067e0:	e7c3      	b.n	800676a <_vfiprintf_r+0x176>
 80067e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80067e6:	4604      	mov	r4, r0
 80067e8:	2301      	movs	r3, #1
 80067ea:	e7f0      	b.n	80067ce <_vfiprintf_r+0x1da>
 80067ec:	ab03      	add	r3, sp, #12
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	462a      	mov	r2, r5
 80067f2:	4b16      	ldr	r3, [pc, #88]	; (800684c <_vfiprintf_r+0x258>)
 80067f4:	a904      	add	r1, sp, #16
 80067f6:	4630      	mov	r0, r6
 80067f8:	f7fd fdae 	bl	8004358 <_printf_float>
 80067fc:	4607      	mov	r7, r0
 80067fe:	1c78      	adds	r0, r7, #1
 8006800:	d1d6      	bne.n	80067b0 <_vfiprintf_r+0x1bc>
 8006802:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006804:	07d9      	lsls	r1, r3, #31
 8006806:	d405      	bmi.n	8006814 <_vfiprintf_r+0x220>
 8006808:	89ab      	ldrh	r3, [r5, #12]
 800680a:	059a      	lsls	r2, r3, #22
 800680c:	d402      	bmi.n	8006814 <_vfiprintf_r+0x220>
 800680e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006810:	f7ff f91a 	bl	8005a48 <__retarget_lock_release_recursive>
 8006814:	89ab      	ldrh	r3, [r5, #12]
 8006816:	065b      	lsls	r3, r3, #25
 8006818:	f53f af12 	bmi.w	8006640 <_vfiprintf_r+0x4c>
 800681c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800681e:	e711      	b.n	8006644 <_vfiprintf_r+0x50>
 8006820:	ab03      	add	r3, sp, #12
 8006822:	9300      	str	r3, [sp, #0]
 8006824:	462a      	mov	r2, r5
 8006826:	4b09      	ldr	r3, [pc, #36]	; (800684c <_vfiprintf_r+0x258>)
 8006828:	a904      	add	r1, sp, #16
 800682a:	4630      	mov	r0, r6
 800682c:	f7fe f838 	bl	80048a0 <_printf_i>
 8006830:	e7e4      	b.n	80067fc <_vfiprintf_r+0x208>
 8006832:	bf00      	nop
 8006834:	080070e0 	.word	0x080070e0
 8006838:	08007100 	.word	0x08007100
 800683c:	080070c0 	.word	0x080070c0
 8006840:	0800727c 	.word	0x0800727c
 8006844:	08007286 	.word	0x08007286
 8006848:	08004359 	.word	0x08004359
 800684c:	080065cf 	.word	0x080065cf
 8006850:	08007282 	.word	0x08007282

08006854 <_sbrk_r>:
 8006854:	b538      	push	{r3, r4, r5, lr}
 8006856:	4d06      	ldr	r5, [pc, #24]	; (8006870 <_sbrk_r+0x1c>)
 8006858:	2300      	movs	r3, #0
 800685a:	4604      	mov	r4, r0
 800685c:	4608      	mov	r0, r1
 800685e:	602b      	str	r3, [r5, #0]
 8006860:	f7fa ff14 	bl	800168c <_sbrk>
 8006864:	1c43      	adds	r3, r0, #1
 8006866:	d102      	bne.n	800686e <_sbrk_r+0x1a>
 8006868:	682b      	ldr	r3, [r5, #0]
 800686a:	b103      	cbz	r3, 800686e <_sbrk_r+0x1a>
 800686c:	6023      	str	r3, [r4, #0]
 800686e:	bd38      	pop	{r3, r4, r5, pc}
 8006870:	20000368 	.word	0x20000368

08006874 <__sread>:
 8006874:	b510      	push	{r4, lr}
 8006876:	460c      	mov	r4, r1
 8006878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800687c:	f000 fae6 	bl	8006e4c <_read_r>
 8006880:	2800      	cmp	r0, #0
 8006882:	bfab      	itete	ge
 8006884:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006886:	89a3      	ldrhlt	r3, [r4, #12]
 8006888:	181b      	addge	r3, r3, r0
 800688a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800688e:	bfac      	ite	ge
 8006890:	6563      	strge	r3, [r4, #84]	; 0x54
 8006892:	81a3      	strhlt	r3, [r4, #12]
 8006894:	bd10      	pop	{r4, pc}

08006896 <__swrite>:
 8006896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800689a:	461f      	mov	r7, r3
 800689c:	898b      	ldrh	r3, [r1, #12]
 800689e:	05db      	lsls	r3, r3, #23
 80068a0:	4605      	mov	r5, r0
 80068a2:	460c      	mov	r4, r1
 80068a4:	4616      	mov	r6, r2
 80068a6:	d505      	bpl.n	80068b4 <__swrite+0x1e>
 80068a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ac:	2302      	movs	r3, #2
 80068ae:	2200      	movs	r2, #0
 80068b0:	f000 f9f8 	bl	8006ca4 <_lseek_r>
 80068b4:	89a3      	ldrh	r3, [r4, #12]
 80068b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068be:	81a3      	strh	r3, [r4, #12]
 80068c0:	4632      	mov	r2, r6
 80068c2:	463b      	mov	r3, r7
 80068c4:	4628      	mov	r0, r5
 80068c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068ca:	f000 b869 	b.w	80069a0 <_write_r>

080068ce <__sseek>:
 80068ce:	b510      	push	{r4, lr}
 80068d0:	460c      	mov	r4, r1
 80068d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068d6:	f000 f9e5 	bl	8006ca4 <_lseek_r>
 80068da:	1c43      	adds	r3, r0, #1
 80068dc:	89a3      	ldrh	r3, [r4, #12]
 80068de:	bf15      	itete	ne
 80068e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80068e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80068e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80068ea:	81a3      	strheq	r3, [r4, #12]
 80068ec:	bf18      	it	ne
 80068ee:	81a3      	strhne	r3, [r4, #12]
 80068f0:	bd10      	pop	{r4, pc}

080068f2 <__sclose>:
 80068f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068f6:	f000 b8f1 	b.w	8006adc <_close_r>
	...

080068fc <__swbuf_r>:
 80068fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068fe:	460e      	mov	r6, r1
 8006900:	4614      	mov	r4, r2
 8006902:	4605      	mov	r5, r0
 8006904:	b118      	cbz	r0, 800690e <__swbuf_r+0x12>
 8006906:	6983      	ldr	r3, [r0, #24]
 8006908:	b90b      	cbnz	r3, 800690e <__swbuf_r+0x12>
 800690a:	f7fe fff9 	bl	8005900 <__sinit>
 800690e:	4b21      	ldr	r3, [pc, #132]	; (8006994 <__swbuf_r+0x98>)
 8006910:	429c      	cmp	r4, r3
 8006912:	d12b      	bne.n	800696c <__swbuf_r+0x70>
 8006914:	686c      	ldr	r4, [r5, #4]
 8006916:	69a3      	ldr	r3, [r4, #24]
 8006918:	60a3      	str	r3, [r4, #8]
 800691a:	89a3      	ldrh	r3, [r4, #12]
 800691c:	071a      	lsls	r2, r3, #28
 800691e:	d52f      	bpl.n	8006980 <__swbuf_r+0x84>
 8006920:	6923      	ldr	r3, [r4, #16]
 8006922:	b36b      	cbz	r3, 8006980 <__swbuf_r+0x84>
 8006924:	6923      	ldr	r3, [r4, #16]
 8006926:	6820      	ldr	r0, [r4, #0]
 8006928:	1ac0      	subs	r0, r0, r3
 800692a:	6963      	ldr	r3, [r4, #20]
 800692c:	b2f6      	uxtb	r6, r6
 800692e:	4283      	cmp	r3, r0
 8006930:	4637      	mov	r7, r6
 8006932:	dc04      	bgt.n	800693e <__swbuf_r+0x42>
 8006934:	4621      	mov	r1, r4
 8006936:	4628      	mov	r0, r5
 8006938:	f000 f966 	bl	8006c08 <_fflush_r>
 800693c:	bb30      	cbnz	r0, 800698c <__swbuf_r+0x90>
 800693e:	68a3      	ldr	r3, [r4, #8]
 8006940:	3b01      	subs	r3, #1
 8006942:	60a3      	str	r3, [r4, #8]
 8006944:	6823      	ldr	r3, [r4, #0]
 8006946:	1c5a      	adds	r2, r3, #1
 8006948:	6022      	str	r2, [r4, #0]
 800694a:	701e      	strb	r6, [r3, #0]
 800694c:	6963      	ldr	r3, [r4, #20]
 800694e:	3001      	adds	r0, #1
 8006950:	4283      	cmp	r3, r0
 8006952:	d004      	beq.n	800695e <__swbuf_r+0x62>
 8006954:	89a3      	ldrh	r3, [r4, #12]
 8006956:	07db      	lsls	r3, r3, #31
 8006958:	d506      	bpl.n	8006968 <__swbuf_r+0x6c>
 800695a:	2e0a      	cmp	r6, #10
 800695c:	d104      	bne.n	8006968 <__swbuf_r+0x6c>
 800695e:	4621      	mov	r1, r4
 8006960:	4628      	mov	r0, r5
 8006962:	f000 f951 	bl	8006c08 <_fflush_r>
 8006966:	b988      	cbnz	r0, 800698c <__swbuf_r+0x90>
 8006968:	4638      	mov	r0, r7
 800696a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800696c:	4b0a      	ldr	r3, [pc, #40]	; (8006998 <__swbuf_r+0x9c>)
 800696e:	429c      	cmp	r4, r3
 8006970:	d101      	bne.n	8006976 <__swbuf_r+0x7a>
 8006972:	68ac      	ldr	r4, [r5, #8]
 8006974:	e7cf      	b.n	8006916 <__swbuf_r+0x1a>
 8006976:	4b09      	ldr	r3, [pc, #36]	; (800699c <__swbuf_r+0xa0>)
 8006978:	429c      	cmp	r4, r3
 800697a:	bf08      	it	eq
 800697c:	68ec      	ldreq	r4, [r5, #12]
 800697e:	e7ca      	b.n	8006916 <__swbuf_r+0x1a>
 8006980:	4621      	mov	r1, r4
 8006982:	4628      	mov	r0, r5
 8006984:	f000 f81e 	bl	80069c4 <__swsetup_r>
 8006988:	2800      	cmp	r0, #0
 800698a:	d0cb      	beq.n	8006924 <__swbuf_r+0x28>
 800698c:	f04f 37ff 	mov.w	r7, #4294967295
 8006990:	e7ea      	b.n	8006968 <__swbuf_r+0x6c>
 8006992:	bf00      	nop
 8006994:	080070e0 	.word	0x080070e0
 8006998:	08007100 	.word	0x08007100
 800699c:	080070c0 	.word	0x080070c0

080069a0 <_write_r>:
 80069a0:	b538      	push	{r3, r4, r5, lr}
 80069a2:	4d07      	ldr	r5, [pc, #28]	; (80069c0 <_write_r+0x20>)
 80069a4:	4604      	mov	r4, r0
 80069a6:	4608      	mov	r0, r1
 80069a8:	4611      	mov	r1, r2
 80069aa:	2200      	movs	r2, #0
 80069ac:	602a      	str	r2, [r5, #0]
 80069ae:	461a      	mov	r2, r3
 80069b0:	f7fa fe1b 	bl	80015ea <_write>
 80069b4:	1c43      	adds	r3, r0, #1
 80069b6:	d102      	bne.n	80069be <_write_r+0x1e>
 80069b8:	682b      	ldr	r3, [r5, #0]
 80069ba:	b103      	cbz	r3, 80069be <_write_r+0x1e>
 80069bc:	6023      	str	r3, [r4, #0]
 80069be:	bd38      	pop	{r3, r4, r5, pc}
 80069c0:	20000368 	.word	0x20000368

080069c4 <__swsetup_r>:
 80069c4:	4b32      	ldr	r3, [pc, #200]	; (8006a90 <__swsetup_r+0xcc>)
 80069c6:	b570      	push	{r4, r5, r6, lr}
 80069c8:	681d      	ldr	r5, [r3, #0]
 80069ca:	4606      	mov	r6, r0
 80069cc:	460c      	mov	r4, r1
 80069ce:	b125      	cbz	r5, 80069da <__swsetup_r+0x16>
 80069d0:	69ab      	ldr	r3, [r5, #24]
 80069d2:	b913      	cbnz	r3, 80069da <__swsetup_r+0x16>
 80069d4:	4628      	mov	r0, r5
 80069d6:	f7fe ff93 	bl	8005900 <__sinit>
 80069da:	4b2e      	ldr	r3, [pc, #184]	; (8006a94 <__swsetup_r+0xd0>)
 80069dc:	429c      	cmp	r4, r3
 80069de:	d10f      	bne.n	8006a00 <__swsetup_r+0x3c>
 80069e0:	686c      	ldr	r4, [r5, #4]
 80069e2:	89a3      	ldrh	r3, [r4, #12]
 80069e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80069e8:	0719      	lsls	r1, r3, #28
 80069ea:	d42c      	bmi.n	8006a46 <__swsetup_r+0x82>
 80069ec:	06dd      	lsls	r5, r3, #27
 80069ee:	d411      	bmi.n	8006a14 <__swsetup_r+0x50>
 80069f0:	2309      	movs	r3, #9
 80069f2:	6033      	str	r3, [r6, #0]
 80069f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80069f8:	81a3      	strh	r3, [r4, #12]
 80069fa:	f04f 30ff 	mov.w	r0, #4294967295
 80069fe:	e03e      	b.n	8006a7e <__swsetup_r+0xba>
 8006a00:	4b25      	ldr	r3, [pc, #148]	; (8006a98 <__swsetup_r+0xd4>)
 8006a02:	429c      	cmp	r4, r3
 8006a04:	d101      	bne.n	8006a0a <__swsetup_r+0x46>
 8006a06:	68ac      	ldr	r4, [r5, #8]
 8006a08:	e7eb      	b.n	80069e2 <__swsetup_r+0x1e>
 8006a0a:	4b24      	ldr	r3, [pc, #144]	; (8006a9c <__swsetup_r+0xd8>)
 8006a0c:	429c      	cmp	r4, r3
 8006a0e:	bf08      	it	eq
 8006a10:	68ec      	ldreq	r4, [r5, #12]
 8006a12:	e7e6      	b.n	80069e2 <__swsetup_r+0x1e>
 8006a14:	0758      	lsls	r0, r3, #29
 8006a16:	d512      	bpl.n	8006a3e <__swsetup_r+0x7a>
 8006a18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a1a:	b141      	cbz	r1, 8006a2e <__swsetup_r+0x6a>
 8006a1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a20:	4299      	cmp	r1, r3
 8006a22:	d002      	beq.n	8006a2a <__swsetup_r+0x66>
 8006a24:	4630      	mov	r0, r6
 8006a26:	f7ff fbb5 	bl	8006194 <_free_r>
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	6363      	str	r3, [r4, #52]	; 0x34
 8006a2e:	89a3      	ldrh	r3, [r4, #12]
 8006a30:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006a34:	81a3      	strh	r3, [r4, #12]
 8006a36:	2300      	movs	r3, #0
 8006a38:	6063      	str	r3, [r4, #4]
 8006a3a:	6923      	ldr	r3, [r4, #16]
 8006a3c:	6023      	str	r3, [r4, #0]
 8006a3e:	89a3      	ldrh	r3, [r4, #12]
 8006a40:	f043 0308 	orr.w	r3, r3, #8
 8006a44:	81a3      	strh	r3, [r4, #12]
 8006a46:	6923      	ldr	r3, [r4, #16]
 8006a48:	b94b      	cbnz	r3, 8006a5e <__swsetup_r+0x9a>
 8006a4a:	89a3      	ldrh	r3, [r4, #12]
 8006a4c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006a50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a54:	d003      	beq.n	8006a5e <__swsetup_r+0x9a>
 8006a56:	4621      	mov	r1, r4
 8006a58:	4630      	mov	r0, r6
 8006a5a:	f000 f959 	bl	8006d10 <__smakebuf_r>
 8006a5e:	89a0      	ldrh	r0, [r4, #12]
 8006a60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006a64:	f010 0301 	ands.w	r3, r0, #1
 8006a68:	d00a      	beq.n	8006a80 <__swsetup_r+0xbc>
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	60a3      	str	r3, [r4, #8]
 8006a6e:	6963      	ldr	r3, [r4, #20]
 8006a70:	425b      	negs	r3, r3
 8006a72:	61a3      	str	r3, [r4, #24]
 8006a74:	6923      	ldr	r3, [r4, #16]
 8006a76:	b943      	cbnz	r3, 8006a8a <__swsetup_r+0xc6>
 8006a78:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006a7c:	d1ba      	bne.n	80069f4 <__swsetup_r+0x30>
 8006a7e:	bd70      	pop	{r4, r5, r6, pc}
 8006a80:	0781      	lsls	r1, r0, #30
 8006a82:	bf58      	it	pl
 8006a84:	6963      	ldrpl	r3, [r4, #20]
 8006a86:	60a3      	str	r3, [r4, #8]
 8006a88:	e7f4      	b.n	8006a74 <__swsetup_r+0xb0>
 8006a8a:	2000      	movs	r0, #0
 8006a8c:	e7f7      	b.n	8006a7e <__swsetup_r+0xba>
 8006a8e:	bf00      	nop
 8006a90:	2000000c 	.word	0x2000000c
 8006a94:	080070e0 	.word	0x080070e0
 8006a98:	08007100 	.word	0x08007100
 8006a9c:	080070c0 	.word	0x080070c0

08006aa0 <__assert_func>:
 8006aa0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006aa2:	4614      	mov	r4, r2
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	4b09      	ldr	r3, [pc, #36]	; (8006acc <__assert_func+0x2c>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4605      	mov	r5, r0
 8006aac:	68d8      	ldr	r0, [r3, #12]
 8006aae:	b14c      	cbz	r4, 8006ac4 <__assert_func+0x24>
 8006ab0:	4b07      	ldr	r3, [pc, #28]	; (8006ad0 <__assert_func+0x30>)
 8006ab2:	9100      	str	r1, [sp, #0]
 8006ab4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006ab8:	4906      	ldr	r1, [pc, #24]	; (8006ad4 <__assert_func+0x34>)
 8006aba:	462b      	mov	r3, r5
 8006abc:	f000 f8e0 	bl	8006c80 <fiprintf>
 8006ac0:	f000 f9e3 	bl	8006e8a <abort>
 8006ac4:	4b04      	ldr	r3, [pc, #16]	; (8006ad8 <__assert_func+0x38>)
 8006ac6:	461c      	mov	r4, r3
 8006ac8:	e7f3      	b.n	8006ab2 <__assert_func+0x12>
 8006aca:	bf00      	nop
 8006acc:	2000000c 	.word	0x2000000c
 8006ad0:	0800728d 	.word	0x0800728d
 8006ad4:	0800729a 	.word	0x0800729a
 8006ad8:	080072c8 	.word	0x080072c8

08006adc <_close_r>:
 8006adc:	b538      	push	{r3, r4, r5, lr}
 8006ade:	4d06      	ldr	r5, [pc, #24]	; (8006af8 <_close_r+0x1c>)
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	4604      	mov	r4, r0
 8006ae4:	4608      	mov	r0, r1
 8006ae6:	602b      	str	r3, [r5, #0]
 8006ae8:	f7fa fd9b 	bl	8001622 <_close>
 8006aec:	1c43      	adds	r3, r0, #1
 8006aee:	d102      	bne.n	8006af6 <_close_r+0x1a>
 8006af0:	682b      	ldr	r3, [r5, #0]
 8006af2:	b103      	cbz	r3, 8006af6 <_close_r+0x1a>
 8006af4:	6023      	str	r3, [r4, #0]
 8006af6:	bd38      	pop	{r3, r4, r5, pc}
 8006af8:	20000368 	.word	0x20000368

08006afc <__sflush_r>:
 8006afc:	898a      	ldrh	r2, [r1, #12]
 8006afe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b02:	4605      	mov	r5, r0
 8006b04:	0710      	lsls	r0, r2, #28
 8006b06:	460c      	mov	r4, r1
 8006b08:	d458      	bmi.n	8006bbc <__sflush_r+0xc0>
 8006b0a:	684b      	ldr	r3, [r1, #4]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	dc05      	bgt.n	8006b1c <__sflush_r+0x20>
 8006b10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	dc02      	bgt.n	8006b1c <__sflush_r+0x20>
 8006b16:	2000      	movs	r0, #0
 8006b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006b1e:	2e00      	cmp	r6, #0
 8006b20:	d0f9      	beq.n	8006b16 <__sflush_r+0x1a>
 8006b22:	2300      	movs	r3, #0
 8006b24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006b28:	682f      	ldr	r7, [r5, #0]
 8006b2a:	602b      	str	r3, [r5, #0]
 8006b2c:	d032      	beq.n	8006b94 <__sflush_r+0x98>
 8006b2e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006b30:	89a3      	ldrh	r3, [r4, #12]
 8006b32:	075a      	lsls	r2, r3, #29
 8006b34:	d505      	bpl.n	8006b42 <__sflush_r+0x46>
 8006b36:	6863      	ldr	r3, [r4, #4]
 8006b38:	1ac0      	subs	r0, r0, r3
 8006b3a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006b3c:	b10b      	cbz	r3, 8006b42 <__sflush_r+0x46>
 8006b3e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b40:	1ac0      	subs	r0, r0, r3
 8006b42:	2300      	movs	r3, #0
 8006b44:	4602      	mov	r2, r0
 8006b46:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006b48:	6a21      	ldr	r1, [r4, #32]
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	47b0      	blx	r6
 8006b4e:	1c43      	adds	r3, r0, #1
 8006b50:	89a3      	ldrh	r3, [r4, #12]
 8006b52:	d106      	bne.n	8006b62 <__sflush_r+0x66>
 8006b54:	6829      	ldr	r1, [r5, #0]
 8006b56:	291d      	cmp	r1, #29
 8006b58:	d82c      	bhi.n	8006bb4 <__sflush_r+0xb8>
 8006b5a:	4a2a      	ldr	r2, [pc, #168]	; (8006c04 <__sflush_r+0x108>)
 8006b5c:	40ca      	lsrs	r2, r1
 8006b5e:	07d6      	lsls	r6, r2, #31
 8006b60:	d528      	bpl.n	8006bb4 <__sflush_r+0xb8>
 8006b62:	2200      	movs	r2, #0
 8006b64:	6062      	str	r2, [r4, #4]
 8006b66:	04d9      	lsls	r1, r3, #19
 8006b68:	6922      	ldr	r2, [r4, #16]
 8006b6a:	6022      	str	r2, [r4, #0]
 8006b6c:	d504      	bpl.n	8006b78 <__sflush_r+0x7c>
 8006b6e:	1c42      	adds	r2, r0, #1
 8006b70:	d101      	bne.n	8006b76 <__sflush_r+0x7a>
 8006b72:	682b      	ldr	r3, [r5, #0]
 8006b74:	b903      	cbnz	r3, 8006b78 <__sflush_r+0x7c>
 8006b76:	6560      	str	r0, [r4, #84]	; 0x54
 8006b78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b7a:	602f      	str	r7, [r5, #0]
 8006b7c:	2900      	cmp	r1, #0
 8006b7e:	d0ca      	beq.n	8006b16 <__sflush_r+0x1a>
 8006b80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b84:	4299      	cmp	r1, r3
 8006b86:	d002      	beq.n	8006b8e <__sflush_r+0x92>
 8006b88:	4628      	mov	r0, r5
 8006b8a:	f7ff fb03 	bl	8006194 <_free_r>
 8006b8e:	2000      	movs	r0, #0
 8006b90:	6360      	str	r0, [r4, #52]	; 0x34
 8006b92:	e7c1      	b.n	8006b18 <__sflush_r+0x1c>
 8006b94:	6a21      	ldr	r1, [r4, #32]
 8006b96:	2301      	movs	r3, #1
 8006b98:	4628      	mov	r0, r5
 8006b9a:	47b0      	blx	r6
 8006b9c:	1c41      	adds	r1, r0, #1
 8006b9e:	d1c7      	bne.n	8006b30 <__sflush_r+0x34>
 8006ba0:	682b      	ldr	r3, [r5, #0]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d0c4      	beq.n	8006b30 <__sflush_r+0x34>
 8006ba6:	2b1d      	cmp	r3, #29
 8006ba8:	d001      	beq.n	8006bae <__sflush_r+0xb2>
 8006baa:	2b16      	cmp	r3, #22
 8006bac:	d101      	bne.n	8006bb2 <__sflush_r+0xb6>
 8006bae:	602f      	str	r7, [r5, #0]
 8006bb0:	e7b1      	b.n	8006b16 <__sflush_r+0x1a>
 8006bb2:	89a3      	ldrh	r3, [r4, #12]
 8006bb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bb8:	81a3      	strh	r3, [r4, #12]
 8006bba:	e7ad      	b.n	8006b18 <__sflush_r+0x1c>
 8006bbc:	690f      	ldr	r7, [r1, #16]
 8006bbe:	2f00      	cmp	r7, #0
 8006bc0:	d0a9      	beq.n	8006b16 <__sflush_r+0x1a>
 8006bc2:	0793      	lsls	r3, r2, #30
 8006bc4:	680e      	ldr	r6, [r1, #0]
 8006bc6:	bf08      	it	eq
 8006bc8:	694b      	ldreq	r3, [r1, #20]
 8006bca:	600f      	str	r7, [r1, #0]
 8006bcc:	bf18      	it	ne
 8006bce:	2300      	movne	r3, #0
 8006bd0:	eba6 0807 	sub.w	r8, r6, r7
 8006bd4:	608b      	str	r3, [r1, #8]
 8006bd6:	f1b8 0f00 	cmp.w	r8, #0
 8006bda:	dd9c      	ble.n	8006b16 <__sflush_r+0x1a>
 8006bdc:	6a21      	ldr	r1, [r4, #32]
 8006bde:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006be0:	4643      	mov	r3, r8
 8006be2:	463a      	mov	r2, r7
 8006be4:	4628      	mov	r0, r5
 8006be6:	47b0      	blx	r6
 8006be8:	2800      	cmp	r0, #0
 8006bea:	dc06      	bgt.n	8006bfa <__sflush_r+0xfe>
 8006bec:	89a3      	ldrh	r3, [r4, #12]
 8006bee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bf2:	81a3      	strh	r3, [r4, #12]
 8006bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8006bf8:	e78e      	b.n	8006b18 <__sflush_r+0x1c>
 8006bfa:	4407      	add	r7, r0
 8006bfc:	eba8 0800 	sub.w	r8, r8, r0
 8006c00:	e7e9      	b.n	8006bd6 <__sflush_r+0xda>
 8006c02:	bf00      	nop
 8006c04:	20400001 	.word	0x20400001

08006c08 <_fflush_r>:
 8006c08:	b538      	push	{r3, r4, r5, lr}
 8006c0a:	690b      	ldr	r3, [r1, #16]
 8006c0c:	4605      	mov	r5, r0
 8006c0e:	460c      	mov	r4, r1
 8006c10:	b913      	cbnz	r3, 8006c18 <_fflush_r+0x10>
 8006c12:	2500      	movs	r5, #0
 8006c14:	4628      	mov	r0, r5
 8006c16:	bd38      	pop	{r3, r4, r5, pc}
 8006c18:	b118      	cbz	r0, 8006c22 <_fflush_r+0x1a>
 8006c1a:	6983      	ldr	r3, [r0, #24]
 8006c1c:	b90b      	cbnz	r3, 8006c22 <_fflush_r+0x1a>
 8006c1e:	f7fe fe6f 	bl	8005900 <__sinit>
 8006c22:	4b14      	ldr	r3, [pc, #80]	; (8006c74 <_fflush_r+0x6c>)
 8006c24:	429c      	cmp	r4, r3
 8006c26:	d11b      	bne.n	8006c60 <_fflush_r+0x58>
 8006c28:	686c      	ldr	r4, [r5, #4]
 8006c2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d0ef      	beq.n	8006c12 <_fflush_r+0xa>
 8006c32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006c34:	07d0      	lsls	r0, r2, #31
 8006c36:	d404      	bmi.n	8006c42 <_fflush_r+0x3a>
 8006c38:	0599      	lsls	r1, r3, #22
 8006c3a:	d402      	bmi.n	8006c42 <_fflush_r+0x3a>
 8006c3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c3e:	f7fe ff02 	bl	8005a46 <__retarget_lock_acquire_recursive>
 8006c42:	4628      	mov	r0, r5
 8006c44:	4621      	mov	r1, r4
 8006c46:	f7ff ff59 	bl	8006afc <__sflush_r>
 8006c4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c4c:	07da      	lsls	r2, r3, #31
 8006c4e:	4605      	mov	r5, r0
 8006c50:	d4e0      	bmi.n	8006c14 <_fflush_r+0xc>
 8006c52:	89a3      	ldrh	r3, [r4, #12]
 8006c54:	059b      	lsls	r3, r3, #22
 8006c56:	d4dd      	bmi.n	8006c14 <_fflush_r+0xc>
 8006c58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c5a:	f7fe fef5 	bl	8005a48 <__retarget_lock_release_recursive>
 8006c5e:	e7d9      	b.n	8006c14 <_fflush_r+0xc>
 8006c60:	4b05      	ldr	r3, [pc, #20]	; (8006c78 <_fflush_r+0x70>)
 8006c62:	429c      	cmp	r4, r3
 8006c64:	d101      	bne.n	8006c6a <_fflush_r+0x62>
 8006c66:	68ac      	ldr	r4, [r5, #8]
 8006c68:	e7df      	b.n	8006c2a <_fflush_r+0x22>
 8006c6a:	4b04      	ldr	r3, [pc, #16]	; (8006c7c <_fflush_r+0x74>)
 8006c6c:	429c      	cmp	r4, r3
 8006c6e:	bf08      	it	eq
 8006c70:	68ec      	ldreq	r4, [r5, #12]
 8006c72:	e7da      	b.n	8006c2a <_fflush_r+0x22>
 8006c74:	080070e0 	.word	0x080070e0
 8006c78:	08007100 	.word	0x08007100
 8006c7c:	080070c0 	.word	0x080070c0

08006c80 <fiprintf>:
 8006c80:	b40e      	push	{r1, r2, r3}
 8006c82:	b503      	push	{r0, r1, lr}
 8006c84:	4601      	mov	r1, r0
 8006c86:	ab03      	add	r3, sp, #12
 8006c88:	4805      	ldr	r0, [pc, #20]	; (8006ca0 <fiprintf+0x20>)
 8006c8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c8e:	6800      	ldr	r0, [r0, #0]
 8006c90:	9301      	str	r3, [sp, #4]
 8006c92:	f7ff fcaf 	bl	80065f4 <_vfiprintf_r>
 8006c96:	b002      	add	sp, #8
 8006c98:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c9c:	b003      	add	sp, #12
 8006c9e:	4770      	bx	lr
 8006ca0:	2000000c 	.word	0x2000000c

08006ca4 <_lseek_r>:
 8006ca4:	b538      	push	{r3, r4, r5, lr}
 8006ca6:	4d07      	ldr	r5, [pc, #28]	; (8006cc4 <_lseek_r+0x20>)
 8006ca8:	4604      	mov	r4, r0
 8006caa:	4608      	mov	r0, r1
 8006cac:	4611      	mov	r1, r2
 8006cae:	2200      	movs	r2, #0
 8006cb0:	602a      	str	r2, [r5, #0]
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	f7fa fcdc 	bl	8001670 <_lseek>
 8006cb8:	1c43      	adds	r3, r0, #1
 8006cba:	d102      	bne.n	8006cc2 <_lseek_r+0x1e>
 8006cbc:	682b      	ldr	r3, [r5, #0]
 8006cbe:	b103      	cbz	r3, 8006cc2 <_lseek_r+0x1e>
 8006cc0:	6023      	str	r3, [r4, #0]
 8006cc2:	bd38      	pop	{r3, r4, r5, pc}
 8006cc4:	20000368 	.word	0x20000368

08006cc8 <__swhatbuf_r>:
 8006cc8:	b570      	push	{r4, r5, r6, lr}
 8006cca:	460e      	mov	r6, r1
 8006ccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cd0:	2900      	cmp	r1, #0
 8006cd2:	b096      	sub	sp, #88	; 0x58
 8006cd4:	4614      	mov	r4, r2
 8006cd6:	461d      	mov	r5, r3
 8006cd8:	da07      	bge.n	8006cea <__swhatbuf_r+0x22>
 8006cda:	2300      	movs	r3, #0
 8006cdc:	602b      	str	r3, [r5, #0]
 8006cde:	89b3      	ldrh	r3, [r6, #12]
 8006ce0:	061a      	lsls	r2, r3, #24
 8006ce2:	d410      	bmi.n	8006d06 <__swhatbuf_r+0x3e>
 8006ce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ce8:	e00e      	b.n	8006d08 <__swhatbuf_r+0x40>
 8006cea:	466a      	mov	r2, sp
 8006cec:	f000 f8d4 	bl	8006e98 <_fstat_r>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	dbf2      	blt.n	8006cda <__swhatbuf_r+0x12>
 8006cf4:	9a01      	ldr	r2, [sp, #4]
 8006cf6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006cfa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006cfe:	425a      	negs	r2, r3
 8006d00:	415a      	adcs	r2, r3
 8006d02:	602a      	str	r2, [r5, #0]
 8006d04:	e7ee      	b.n	8006ce4 <__swhatbuf_r+0x1c>
 8006d06:	2340      	movs	r3, #64	; 0x40
 8006d08:	2000      	movs	r0, #0
 8006d0a:	6023      	str	r3, [r4, #0]
 8006d0c:	b016      	add	sp, #88	; 0x58
 8006d0e:	bd70      	pop	{r4, r5, r6, pc}

08006d10 <__smakebuf_r>:
 8006d10:	898b      	ldrh	r3, [r1, #12]
 8006d12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006d14:	079d      	lsls	r5, r3, #30
 8006d16:	4606      	mov	r6, r0
 8006d18:	460c      	mov	r4, r1
 8006d1a:	d507      	bpl.n	8006d2c <__smakebuf_r+0x1c>
 8006d1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006d20:	6023      	str	r3, [r4, #0]
 8006d22:	6123      	str	r3, [r4, #16]
 8006d24:	2301      	movs	r3, #1
 8006d26:	6163      	str	r3, [r4, #20]
 8006d28:	b002      	add	sp, #8
 8006d2a:	bd70      	pop	{r4, r5, r6, pc}
 8006d2c:	ab01      	add	r3, sp, #4
 8006d2e:	466a      	mov	r2, sp
 8006d30:	f7ff ffca 	bl	8006cc8 <__swhatbuf_r>
 8006d34:	9900      	ldr	r1, [sp, #0]
 8006d36:	4605      	mov	r5, r0
 8006d38:	4630      	mov	r0, r6
 8006d3a:	f7ff fa7b 	bl	8006234 <_malloc_r>
 8006d3e:	b948      	cbnz	r0, 8006d54 <__smakebuf_r+0x44>
 8006d40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d44:	059a      	lsls	r2, r3, #22
 8006d46:	d4ef      	bmi.n	8006d28 <__smakebuf_r+0x18>
 8006d48:	f023 0303 	bic.w	r3, r3, #3
 8006d4c:	f043 0302 	orr.w	r3, r3, #2
 8006d50:	81a3      	strh	r3, [r4, #12]
 8006d52:	e7e3      	b.n	8006d1c <__smakebuf_r+0xc>
 8006d54:	4b0d      	ldr	r3, [pc, #52]	; (8006d8c <__smakebuf_r+0x7c>)
 8006d56:	62b3      	str	r3, [r6, #40]	; 0x28
 8006d58:	89a3      	ldrh	r3, [r4, #12]
 8006d5a:	6020      	str	r0, [r4, #0]
 8006d5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d60:	81a3      	strh	r3, [r4, #12]
 8006d62:	9b00      	ldr	r3, [sp, #0]
 8006d64:	6163      	str	r3, [r4, #20]
 8006d66:	9b01      	ldr	r3, [sp, #4]
 8006d68:	6120      	str	r0, [r4, #16]
 8006d6a:	b15b      	cbz	r3, 8006d84 <__smakebuf_r+0x74>
 8006d6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d70:	4630      	mov	r0, r6
 8006d72:	f000 f8a3 	bl	8006ebc <_isatty_r>
 8006d76:	b128      	cbz	r0, 8006d84 <__smakebuf_r+0x74>
 8006d78:	89a3      	ldrh	r3, [r4, #12]
 8006d7a:	f023 0303 	bic.w	r3, r3, #3
 8006d7e:	f043 0301 	orr.w	r3, r3, #1
 8006d82:	81a3      	strh	r3, [r4, #12]
 8006d84:	89a0      	ldrh	r0, [r4, #12]
 8006d86:	4305      	orrs	r5, r0
 8006d88:	81a5      	strh	r5, [r4, #12]
 8006d8a:	e7cd      	b.n	8006d28 <__smakebuf_r+0x18>
 8006d8c:	08005899 	.word	0x08005899

08006d90 <__ascii_mbtowc>:
 8006d90:	b082      	sub	sp, #8
 8006d92:	b901      	cbnz	r1, 8006d96 <__ascii_mbtowc+0x6>
 8006d94:	a901      	add	r1, sp, #4
 8006d96:	b142      	cbz	r2, 8006daa <__ascii_mbtowc+0x1a>
 8006d98:	b14b      	cbz	r3, 8006dae <__ascii_mbtowc+0x1e>
 8006d9a:	7813      	ldrb	r3, [r2, #0]
 8006d9c:	600b      	str	r3, [r1, #0]
 8006d9e:	7812      	ldrb	r2, [r2, #0]
 8006da0:	1e10      	subs	r0, r2, #0
 8006da2:	bf18      	it	ne
 8006da4:	2001      	movne	r0, #1
 8006da6:	b002      	add	sp, #8
 8006da8:	4770      	bx	lr
 8006daa:	4610      	mov	r0, r2
 8006dac:	e7fb      	b.n	8006da6 <__ascii_mbtowc+0x16>
 8006dae:	f06f 0001 	mvn.w	r0, #1
 8006db2:	e7f8      	b.n	8006da6 <__ascii_mbtowc+0x16>

08006db4 <memmove>:
 8006db4:	4288      	cmp	r0, r1
 8006db6:	b510      	push	{r4, lr}
 8006db8:	eb01 0402 	add.w	r4, r1, r2
 8006dbc:	d902      	bls.n	8006dc4 <memmove+0x10>
 8006dbe:	4284      	cmp	r4, r0
 8006dc0:	4623      	mov	r3, r4
 8006dc2:	d807      	bhi.n	8006dd4 <memmove+0x20>
 8006dc4:	1e43      	subs	r3, r0, #1
 8006dc6:	42a1      	cmp	r1, r4
 8006dc8:	d008      	beq.n	8006ddc <memmove+0x28>
 8006dca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006dce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006dd2:	e7f8      	b.n	8006dc6 <memmove+0x12>
 8006dd4:	4402      	add	r2, r0
 8006dd6:	4601      	mov	r1, r0
 8006dd8:	428a      	cmp	r2, r1
 8006dda:	d100      	bne.n	8006dde <memmove+0x2a>
 8006ddc:	bd10      	pop	{r4, pc}
 8006dde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006de2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006de6:	e7f7      	b.n	8006dd8 <memmove+0x24>

08006de8 <__malloc_lock>:
 8006de8:	4801      	ldr	r0, [pc, #4]	; (8006df0 <__malloc_lock+0x8>)
 8006dea:	f7fe be2c 	b.w	8005a46 <__retarget_lock_acquire_recursive>
 8006dee:	bf00      	nop
 8006df0:	20000360 	.word	0x20000360

08006df4 <__malloc_unlock>:
 8006df4:	4801      	ldr	r0, [pc, #4]	; (8006dfc <__malloc_unlock+0x8>)
 8006df6:	f7fe be27 	b.w	8005a48 <__retarget_lock_release_recursive>
 8006dfa:	bf00      	nop
 8006dfc:	20000360 	.word	0x20000360

08006e00 <_realloc_r>:
 8006e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e02:	4607      	mov	r7, r0
 8006e04:	4614      	mov	r4, r2
 8006e06:	460e      	mov	r6, r1
 8006e08:	b921      	cbnz	r1, 8006e14 <_realloc_r+0x14>
 8006e0a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006e0e:	4611      	mov	r1, r2
 8006e10:	f7ff ba10 	b.w	8006234 <_malloc_r>
 8006e14:	b922      	cbnz	r2, 8006e20 <_realloc_r+0x20>
 8006e16:	f7ff f9bd 	bl	8006194 <_free_r>
 8006e1a:	4625      	mov	r5, r4
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e20:	f000 f85c 	bl	8006edc <_malloc_usable_size_r>
 8006e24:	42a0      	cmp	r0, r4
 8006e26:	d20f      	bcs.n	8006e48 <_realloc_r+0x48>
 8006e28:	4621      	mov	r1, r4
 8006e2a:	4638      	mov	r0, r7
 8006e2c:	f7ff fa02 	bl	8006234 <_malloc_r>
 8006e30:	4605      	mov	r5, r0
 8006e32:	2800      	cmp	r0, #0
 8006e34:	d0f2      	beq.n	8006e1c <_realloc_r+0x1c>
 8006e36:	4631      	mov	r1, r6
 8006e38:	4622      	mov	r2, r4
 8006e3a:	f7fe fe0f 	bl	8005a5c <memcpy>
 8006e3e:	4631      	mov	r1, r6
 8006e40:	4638      	mov	r0, r7
 8006e42:	f7ff f9a7 	bl	8006194 <_free_r>
 8006e46:	e7e9      	b.n	8006e1c <_realloc_r+0x1c>
 8006e48:	4635      	mov	r5, r6
 8006e4a:	e7e7      	b.n	8006e1c <_realloc_r+0x1c>

08006e4c <_read_r>:
 8006e4c:	b538      	push	{r3, r4, r5, lr}
 8006e4e:	4d07      	ldr	r5, [pc, #28]	; (8006e6c <_read_r+0x20>)
 8006e50:	4604      	mov	r4, r0
 8006e52:	4608      	mov	r0, r1
 8006e54:	4611      	mov	r1, r2
 8006e56:	2200      	movs	r2, #0
 8006e58:	602a      	str	r2, [r5, #0]
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	f7fa fba8 	bl	80015b0 <_read>
 8006e60:	1c43      	adds	r3, r0, #1
 8006e62:	d102      	bne.n	8006e6a <_read_r+0x1e>
 8006e64:	682b      	ldr	r3, [r5, #0]
 8006e66:	b103      	cbz	r3, 8006e6a <_read_r+0x1e>
 8006e68:	6023      	str	r3, [r4, #0]
 8006e6a:	bd38      	pop	{r3, r4, r5, pc}
 8006e6c:	20000368 	.word	0x20000368

08006e70 <__ascii_wctomb>:
 8006e70:	b149      	cbz	r1, 8006e86 <__ascii_wctomb+0x16>
 8006e72:	2aff      	cmp	r2, #255	; 0xff
 8006e74:	bf85      	ittet	hi
 8006e76:	238a      	movhi	r3, #138	; 0x8a
 8006e78:	6003      	strhi	r3, [r0, #0]
 8006e7a:	700a      	strbls	r2, [r1, #0]
 8006e7c:	f04f 30ff 	movhi.w	r0, #4294967295
 8006e80:	bf98      	it	ls
 8006e82:	2001      	movls	r0, #1
 8006e84:	4770      	bx	lr
 8006e86:	4608      	mov	r0, r1
 8006e88:	4770      	bx	lr

08006e8a <abort>:
 8006e8a:	b508      	push	{r3, lr}
 8006e8c:	2006      	movs	r0, #6
 8006e8e:	f000 f855 	bl	8006f3c <raise>
 8006e92:	2001      	movs	r0, #1
 8006e94:	f7fa fb82 	bl	800159c <_exit>

08006e98 <_fstat_r>:
 8006e98:	b538      	push	{r3, r4, r5, lr}
 8006e9a:	4d07      	ldr	r5, [pc, #28]	; (8006eb8 <_fstat_r+0x20>)
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	4604      	mov	r4, r0
 8006ea0:	4608      	mov	r0, r1
 8006ea2:	4611      	mov	r1, r2
 8006ea4:	602b      	str	r3, [r5, #0]
 8006ea6:	f7fa fbc8 	bl	800163a <_fstat>
 8006eaa:	1c43      	adds	r3, r0, #1
 8006eac:	d102      	bne.n	8006eb4 <_fstat_r+0x1c>
 8006eae:	682b      	ldr	r3, [r5, #0]
 8006eb0:	b103      	cbz	r3, 8006eb4 <_fstat_r+0x1c>
 8006eb2:	6023      	str	r3, [r4, #0]
 8006eb4:	bd38      	pop	{r3, r4, r5, pc}
 8006eb6:	bf00      	nop
 8006eb8:	20000368 	.word	0x20000368

08006ebc <_isatty_r>:
 8006ebc:	b538      	push	{r3, r4, r5, lr}
 8006ebe:	4d06      	ldr	r5, [pc, #24]	; (8006ed8 <_isatty_r+0x1c>)
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	4604      	mov	r4, r0
 8006ec4:	4608      	mov	r0, r1
 8006ec6:	602b      	str	r3, [r5, #0]
 8006ec8:	f7fa fbc7 	bl	800165a <_isatty>
 8006ecc:	1c43      	adds	r3, r0, #1
 8006ece:	d102      	bne.n	8006ed6 <_isatty_r+0x1a>
 8006ed0:	682b      	ldr	r3, [r5, #0]
 8006ed2:	b103      	cbz	r3, 8006ed6 <_isatty_r+0x1a>
 8006ed4:	6023      	str	r3, [r4, #0]
 8006ed6:	bd38      	pop	{r3, r4, r5, pc}
 8006ed8:	20000368 	.word	0x20000368

08006edc <_malloc_usable_size_r>:
 8006edc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ee0:	1f18      	subs	r0, r3, #4
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	bfbc      	itt	lt
 8006ee6:	580b      	ldrlt	r3, [r1, r0]
 8006ee8:	18c0      	addlt	r0, r0, r3
 8006eea:	4770      	bx	lr

08006eec <_raise_r>:
 8006eec:	291f      	cmp	r1, #31
 8006eee:	b538      	push	{r3, r4, r5, lr}
 8006ef0:	4604      	mov	r4, r0
 8006ef2:	460d      	mov	r5, r1
 8006ef4:	d904      	bls.n	8006f00 <_raise_r+0x14>
 8006ef6:	2316      	movs	r3, #22
 8006ef8:	6003      	str	r3, [r0, #0]
 8006efa:	f04f 30ff 	mov.w	r0, #4294967295
 8006efe:	bd38      	pop	{r3, r4, r5, pc}
 8006f00:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006f02:	b112      	cbz	r2, 8006f0a <_raise_r+0x1e>
 8006f04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006f08:	b94b      	cbnz	r3, 8006f1e <_raise_r+0x32>
 8006f0a:	4620      	mov	r0, r4
 8006f0c:	f000 f830 	bl	8006f70 <_getpid_r>
 8006f10:	462a      	mov	r2, r5
 8006f12:	4601      	mov	r1, r0
 8006f14:	4620      	mov	r0, r4
 8006f16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f1a:	f000 b817 	b.w	8006f4c <_kill_r>
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d00a      	beq.n	8006f38 <_raise_r+0x4c>
 8006f22:	1c59      	adds	r1, r3, #1
 8006f24:	d103      	bne.n	8006f2e <_raise_r+0x42>
 8006f26:	2316      	movs	r3, #22
 8006f28:	6003      	str	r3, [r0, #0]
 8006f2a:	2001      	movs	r0, #1
 8006f2c:	e7e7      	b.n	8006efe <_raise_r+0x12>
 8006f2e:	2400      	movs	r4, #0
 8006f30:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006f34:	4628      	mov	r0, r5
 8006f36:	4798      	blx	r3
 8006f38:	2000      	movs	r0, #0
 8006f3a:	e7e0      	b.n	8006efe <_raise_r+0x12>

08006f3c <raise>:
 8006f3c:	4b02      	ldr	r3, [pc, #8]	; (8006f48 <raise+0xc>)
 8006f3e:	4601      	mov	r1, r0
 8006f40:	6818      	ldr	r0, [r3, #0]
 8006f42:	f7ff bfd3 	b.w	8006eec <_raise_r>
 8006f46:	bf00      	nop
 8006f48:	2000000c 	.word	0x2000000c

08006f4c <_kill_r>:
 8006f4c:	b538      	push	{r3, r4, r5, lr}
 8006f4e:	4d07      	ldr	r5, [pc, #28]	; (8006f6c <_kill_r+0x20>)
 8006f50:	2300      	movs	r3, #0
 8006f52:	4604      	mov	r4, r0
 8006f54:	4608      	mov	r0, r1
 8006f56:	4611      	mov	r1, r2
 8006f58:	602b      	str	r3, [r5, #0]
 8006f5a:	f7fa fb0f 	bl	800157c <_kill>
 8006f5e:	1c43      	adds	r3, r0, #1
 8006f60:	d102      	bne.n	8006f68 <_kill_r+0x1c>
 8006f62:	682b      	ldr	r3, [r5, #0]
 8006f64:	b103      	cbz	r3, 8006f68 <_kill_r+0x1c>
 8006f66:	6023      	str	r3, [r4, #0]
 8006f68:	bd38      	pop	{r3, r4, r5, pc}
 8006f6a:	bf00      	nop
 8006f6c:	20000368 	.word	0x20000368

08006f70 <_getpid_r>:
 8006f70:	f7fa bafc 	b.w	800156c <_getpid>

08006f74 <_init>:
 8006f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f76:	bf00      	nop
 8006f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f7a:	bc08      	pop	{r3}
 8006f7c:	469e      	mov	lr, r3
 8006f7e:	4770      	bx	lr

08006f80 <_fini>:
 8006f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f82:	bf00      	nop
 8006f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f86:	bc08      	pop	{r3}
 8006f88:	469e      	mov	lr, r3
 8006f8a:	4770      	bx	lr
