Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Vicky\Desktop\camera\DE1_SOC_D8M_VIP\Qsys.qsys --block-symbol-file --output-directory=C:\Users\Vicky\Desktop\camera\DE1_SOC_D8M_VIP\Qsys --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SOC_D8M_VIP/Qsys.qsys
Progress: Reading input file
Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_itc_0 [alt_vip_cl_cvo 19.1]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfb_0 [alt_vip_cl_vfb 19.1]
Progress: Parameterizing module alt_vip_vfb_0
Progress: Adding clk_50 [clock_source 19.1]
Progress: Parameterizing module clk_50
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 19.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 19.1]
Progress: Parameterizing module led
Progress: Adding mipi_pwdn_n [altera_avalon_pio 19.1]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 19.1]
Progress: Parameterizing module mipi_reset_n
Progress: Adding nios2_gen2 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_sys [altera_pll 19.1]
Progress: Parameterizing module pll_sys
Progress: Adding sdram [altera_avalon_new_sdram_controller 19.1]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 19.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 19.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 19.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys.alt_vip_vfb_0: Buffer 2 frames, storage required is 1200 kB (0x00000000 to 0x0012c000)
Info: Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Qsys.pll_sys: Able to implement PLL with user settings
Info: Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: Qsys.TERASIC_CAMERA_0.avalon_streaming_source/alt_vip_vfb_0.din: The source data signal is 24 bits, but the sink is 16 bits. Avalon-ST Adapter will be inserted.
Info: Qsys.alt_vip_vfb_0.dout/TERASIC_AUTO_FOCUS_0.din: The source data signal is 16 bits, but the sink is 24 bits. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Vicky\Desktop\camera\DE1_SOC_D8M_VIP\Qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\Vicky\Desktop\camera\DE1_SOC_D8M_VIP\Qsys\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SOC_D8M_VIP/Qsys.qsys
Progress: Reading input file
Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_itc_0 [alt_vip_cl_cvo 19.1]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfb_0 [alt_vip_cl_vfb 19.1]
Progress: Parameterizing module alt_vip_vfb_0
Progress: Adding clk_50 [clock_source 19.1]
Progress: Parameterizing module clk_50
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 19.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 19.1]
Progress: Parameterizing module led
Progress: Adding mipi_pwdn_n [altera_avalon_pio 19.1]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 19.1]
Progress: Parameterizing module mipi_reset_n
Progress: Adding nios2_gen2 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_sys [altera_pll 19.1]
Progress: Parameterizing module pll_sys
Progress: Adding sdram [altera_avalon_new_sdram_controller 19.1]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 19.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 19.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 19.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys.alt_vip_vfb_0: Buffer 2 frames, storage required is 1200 kB (0x00000000 to 0x0012c000)
Info: Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Qsys.pll_sys: Able to implement PLL with user settings
Info: Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: Qsys.TERASIC_CAMERA_0.avalon_streaming_source/alt_vip_vfb_0.din: The source data signal is 24 bits, but the sink is 16 bits. Avalon-ST Adapter will be inserted.
Info: Qsys.alt_vip_vfb_0.dout/TERASIC_AUTO_FOCUS_0.din: The source data signal is 16 bits, but the sink is 24 bits. Avalon-ST Adapter will be inserted.
Info: Qsys: Generating Qsys "Qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_1
Error: avalon_st_adapter.data_format_adapter_0: Input symbols per beat:(3) not multiple of output symbols per beat:(2).  Output interface symbols per beat is less than input symbols per beat. In this case, input symbols per beat must be an even multiple of output symbols per beat.
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_1
Error: avalon_st_adapter_001.data_format_adapter_0: Output symbols per beat:(3) not multiple of input symbols per beat:(2).  Input interface symbols per beat is less than output symbols per beat. In this case, output symbols per beat must be an even multiple of input symbols per beat.
Error: avalon_st_adapter_001.data_format_adapter_0: The output interface has no empty signal, but this adapter has been configured to adapt a narrow input interface  symbols per beat(2) to a wide output interface symbols per beat(3).
Error: Generation stopped, 25 or more modules remaining
Info: Qsys: Done "Qsys" with 23 modules, 1 files
Error: qsys-generate failed with exit code 1: 4 Errors, 0 Warnings
Info: Finished: Create HDL design files for synthesis
