{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 00:49:57 2023 " "Info: Processing started: Wed Dec 20 00:49:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Control -c Control --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Control -c Control --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 7 -1 0 } } { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register pres_state.fetch_decod_exec pres_state.fetch_decod_exec 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"pres_state.fetch_decod_exec\" and destination register \"pres_state.fetch_decod_exec\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.386 ns + Longest register register " "Info: + Longest register to register delay is 1.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pres_state.fetch_decod_exec 1 REG LCFF_X44_Y33_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pres_state.fetch_decod_exec } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.150 ns) 0.512 ns wr_w_reg_en~2 2 COMB LCCOMB_X44_Y33_N12 2 " "Info: 2: + IC(0.362 ns) + CELL(0.150 ns) = 0.512 ns; Loc. = LCCOMB_X44_Y33_N12; Fanout = 2; COMB Node = 'wr_w_reg_en~2'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { pres_state.fetch_decod_exec wr_w_reg_en~2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.913 ns next_state~11 3 COMB LCCOMB_X44_Y33_N28 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.913 ns; Loc. = LCCOMB_X44_Y33_N28; Fanout = 1; COMB Node = 'next_state~11'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { wr_w_reg_en~2 next_state~11 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.149 ns) 1.302 ns next_state~16 4 COMB LCCOMB_X44_Y33_N0 1 " "Info: 4: + IC(0.240 ns) + CELL(0.149 ns) = 1.302 ns; Loc. = LCCOMB_X44_Y33_N0; Fanout = 1; COMB Node = 'next_state~16'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { next_state~11 next_state~16 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.386 ns pres_state.fetch_decod_exec 5 REG LCFF_X44_Y33_N1 14 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.386 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { next_state~16 pres_state.fetch_decod_exec } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 38.46 % ) " "Info: Total cell delay = 0.533 ns ( 38.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.853 ns ( 61.54 % ) " "Info: Total interconnect delay = 0.853 ns ( 61.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { pres_state.fetch_decod_exec wr_w_reg_en~2 next_state~11 next_state~16 pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.386 ns" { pres_state.fetch_decod_exec {} wr_w_reg_en~2 {} next_state~11 {} next_state~16 {} pres_state.fetch_decod_exec {} } { 0.000ns 0.362ns 0.251ns 0.240ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns pres_state.fetch_decod_exec 3 REG LCFF_X44_Y33_N1 14 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl pres_state.fetch_decod_exec } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns pres_state.fetch_decod_exec 3 REG LCFF_X44_Y33_N1 14 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl pres_state.fetch_decod_exec } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { pres_state.fetch_decod_exec wr_w_reg_en~2 next_state~11 next_state~16 pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.386 ns" { pres_state.fetch_decod_exec {} wr_w_reg_en~2 {} next_state~11 {} next_state~16 {} pres_state.fetch_decod_exec {} } { 0.000ns 0.362ns 0.251ns 0.240ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { pres_state.fetch_decod_exec {} } {  } {  } "" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pres_state.fetch_decod_exec instr\[7\] clk 11.234 ns register " "Info: tsu for register \"pres_state.fetch_decod_exec\" (data pin = \"instr\[7\]\", clock pin = \"clk\") is 11.234 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.950 ns + Longest pin register " "Info: + Longest pin to register delay is 13.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns instr\[7\] 1 PIN PIN_Y13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y13; Fanout = 8; PIN Node = 'instr\[7\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.995 ns) + CELL(0.150 ns) 7.975 ns inc_pc~16 2 COMB LCCOMB_X35_Y35_N16 2 " "Info: 2: + IC(6.995 ns) + CELL(0.150 ns) = 7.975 ns; Loc. = LCCOMB_X35_Y35_N16; Fanout = 2; COMB Node = 'inc_pc~16'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.145 ns" { instr[7] inc_pc~16 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.420 ns) 9.826 ns inc_pc~17 3 COMB LCCOMB_X46_Y33_N12 1 " "Info: 3: + IC(1.431 ns) + CELL(0.420 ns) = 9.826 ns; Loc. = LCCOMB_X46_Y33_N12; Fanout = 1; COMB Node = 'inc_pc~17'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { inc_pc~16 inc_pc~17 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 10.528 ns inc_pc~18 4 COMB LCCOMB_X46_Y33_N22 2 " "Info: 4: + IC(0.264 ns) + CELL(0.438 ns) = 10.528 ns; Loc. = LCCOMB_X46_Y33_N22; Fanout = 2; COMB Node = 'inc_pc~18'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { inc_pc~17 inc_pc~18 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.438 ns) 11.873 ns next_state~14 5 COMB LCCOMB_X41_Y33_N8 1 " "Info: 5: + IC(0.907 ns) + CELL(0.438 ns) = 11.873 ns; Loc. = LCCOMB_X41_Y33_N8; Fanout = 1; COMB Node = 'next_state~14'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { inc_pc~18 next_state~14 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.438 ns) 13.017 ns next_state~15 6 COMB LCCOMB_X44_Y33_N30 1 " "Info: 6: + IC(0.706 ns) + CELL(0.438 ns) = 13.017 ns; Loc. = LCCOMB_X44_Y33_N30; Fanout = 1; COMB Node = 'next_state~15'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { next_state~14 next_state~15 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.438 ns) 13.866 ns next_state~16 7 COMB LCCOMB_X44_Y33_N0 1 " "Info: 7: + IC(0.411 ns) + CELL(0.438 ns) = 13.866 ns; Loc. = LCCOMB_X44_Y33_N0; Fanout = 1; COMB Node = 'next_state~16'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { next_state~15 next_state~16 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.950 ns pres_state.fetch_decod_exec 8 REG LCFF_X44_Y33_N1 14 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 13.950 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { next_state~16 pres_state.fetch_decod_exec } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 23.20 % ) " "Info: Total cell delay = 3.236 ns ( 23.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.714 ns ( 76.80 % ) " "Info: Total interconnect delay = 10.714 ns ( 76.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.950 ns" { instr[7] inc_pc~16 inc_pc~17 inc_pc~18 next_state~14 next_state~15 next_state~16 pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.950 ns" { instr[7] {} instr[7]~combout {} inc_pc~16 {} inc_pc~17 {} inc_pc~18 {} next_state~14 {} next_state~15 {} next_state~16 {} pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 6.995ns 1.431ns 0.264ns 0.907ns 0.706ns 0.411ns 0.000ns } { 0.000ns 0.830ns 0.150ns 0.420ns 0.438ns 0.438ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns pres_state.fetch_decod_exec 3 REG LCFF_X44_Y33_N1 14 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl pres_state.fetch_decod_exec } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.950 ns" { instr[7] inc_pc~16 inc_pc~17 inc_pc~18 next_state~14 next_state~15 next_state~16 pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.950 ns" { instr[7] {} instr[7]~combout {} inc_pc~16 {} inc_pc~17 {} inc_pc~18 {} next_state~14 {} next_state~15 {} next_state~16 {} pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 6.995ns 1.431ns 0.264ns 0.907ns 0.706ns 0.411ns 0.000ns } { 0.000ns 0.830ns 0.150ns 0.420ns 0.438ns 0.438ns 0.438ns 0.438ns 0.084ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk wr_w_reg_en pres_state.fetch_decod_exec 11.205 ns register " "Info: tco from clock \"clk\" to destination pin \"wr_w_reg_en\" through register \"pres_state.fetch_decod_exec\" is 11.205 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns pres_state.fetch_decod_exec 3 REG LCFF_X44_Y33_N1 14 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl pres_state.fetch_decod_exec } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.275 ns + Longest register pin " "Info: + Longest register to pin delay is 8.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pres_state.fetch_decod_exec 1 REG LCFF_X44_Y33_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 14; REG Node = 'pres_state.fetch_decod_exec'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pres_state.fetch_decod_exec } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.438 ns) 0.977 ns wr_z_en~5 2 COMB LCCOMB_X45_Y33_N18 8 " "Info: 2: + IC(0.539 ns) + CELL(0.438 ns) = 0.977 ns; Loc. = LCCOMB_X45_Y33_N18; Fanout = 8; COMB Node = 'wr_z_en~5'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { pres_state.fetch_decod_exec wr_z_en~5 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 1.412 ns wr_w_reg_en~1 3 COMB LCCOMB_X45_Y33_N8 1 " "Info: 3: + IC(0.285 ns) + CELL(0.150 ns) = 1.412 ns; Loc. = LCCOMB_X45_Y33_N8; Fanout = 1; COMB Node = 'wr_w_reg_en~1'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { wr_z_en~5 wr_w_reg_en~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.245 ns) 1.911 ns wr_w_reg_en~3 4 COMB LCCOMB_X45_Y33_N10 1 " "Info: 4: + IC(0.254 ns) + CELL(0.245 ns) = 1.911 ns; Loc. = LCCOMB_X45_Y33_N10; Fanout = 1; COMB Node = 'wr_w_reg_en~3'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { wr_w_reg_en~1 wr_w_reg_en~3 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.702 ns) + CELL(2.662 ns) 8.275 ns wr_w_reg_en 5 PIN PIN_C3 0 " "Info: 5: + IC(3.702 ns) + CELL(2.662 ns) = 8.275 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'wr_w_reg_en'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.364 ns" { wr_w_reg_en~3 wr_w_reg_en } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.495 ns ( 42.24 % ) " "Info: Total cell delay = 3.495 ns ( 42.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.780 ns ( 57.76 % ) " "Info: Total interconnect delay = 4.780 ns ( 57.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.275 ns" { pres_state.fetch_decod_exec wr_z_en~5 wr_w_reg_en~1 wr_w_reg_en~3 wr_w_reg_en } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.275 ns" { pres_state.fetch_decod_exec {} wr_z_en~5 {} wr_w_reg_en~1 {} wr_w_reg_en~3 {} wr_w_reg_en {} } { 0.000ns 0.539ns 0.285ns 0.254ns 3.702ns } { 0.000ns 0.438ns 0.150ns 0.245ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl pres_state.fetch_decod_exec } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_decod_exec {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.275 ns" { pres_state.fetch_decod_exec wr_z_en~5 wr_w_reg_en~1 wr_w_reg_en~3 wr_w_reg_en } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.275 ns" { pres_state.fetch_decod_exec {} wr_z_en~5 {} wr_w_reg_en~1 {} wr_w_reg_en~3 {} wr_w_reg_en {} } { 0.000ns 0.539ns 0.285ns 0.254ns 3.702ns } { 0.000ns 0.438ns 0.150ns 0.245ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "instr\[7\] inc_pc 15.758 ns Longest " "Info: Longest tpd from source pin \"instr\[7\]\" to destination pin \"inc_pc\" is 15.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns instr\[7\] 1 PIN PIN_Y13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y13; Fanout = 8; PIN Node = 'instr\[7\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.995 ns) + CELL(0.150 ns) 7.975 ns inc_pc~16 2 COMB LCCOMB_X35_Y35_N16 2 " "Info: 2: + IC(6.995 ns) + CELL(0.150 ns) = 7.975 ns; Loc. = LCCOMB_X35_Y35_N16; Fanout = 2; COMB Node = 'inc_pc~16'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.145 ns" { instr[7] inc_pc~16 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.420 ns) 9.826 ns inc_pc~17 3 COMB LCCOMB_X46_Y33_N12 1 " "Info: 3: + IC(1.431 ns) + CELL(0.420 ns) = 9.826 ns; Loc. = LCCOMB_X46_Y33_N12; Fanout = 1; COMB Node = 'inc_pc~17'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { inc_pc~16 inc_pc~17 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 10.528 ns inc_pc~18 4 COMB LCCOMB_X46_Y33_N22 2 " "Info: 4: + IC(0.264 ns) + CELL(0.438 ns) = 10.528 ns; Loc. = LCCOMB_X46_Y33_N22; Fanout = 2; COMB Node = 'inc_pc~18'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { inc_pc~17 inc_pc~18 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.438 ns) 11.666 ns inc_pc~20 5 COMB LCCOMB_X44_Y33_N14 1 " "Info: 5: + IC(0.700 ns) + CELL(0.438 ns) = 11.666 ns; Loc. = LCCOMB_X44_Y33_N14; Fanout = 1; COMB Node = 'inc_pc~20'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { inc_pc~18 inc_pc~20 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 12.338 ns inc_pc~21 6 COMB LCCOMB_X44_Y33_N24 1 " "Info: 6: + IC(0.253 ns) + CELL(0.419 ns) = 12.338 ns; Loc. = LCCOMB_X44_Y33_N24; Fanout = 1; COMB Node = 'inc_pc~21'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { inc_pc~20 inc_pc~21 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(2.798 ns) 15.758 ns inc_pc 7 PIN PIN_B17 0 " "Info: 7: + IC(0.622 ns) + CELL(2.798 ns) = 15.758 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'inc_pc'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { inc_pc~21 inc_pc } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.493 ns ( 34.86 % ) " "Info: Total cell delay = 5.493 ns ( 34.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.265 ns ( 65.14 % ) " "Info: Total interconnect delay = 10.265 ns ( 65.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.758 ns" { instr[7] inc_pc~16 inc_pc~17 inc_pc~18 inc_pc~20 inc_pc~21 inc_pc } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.758 ns" { instr[7] {} instr[7]~combout {} inc_pc~16 {} inc_pc~17 {} inc_pc~18 {} inc_pc~20 {} inc_pc~21 {} inc_pc {} } { 0.000ns 0.000ns 6.995ns 1.431ns 0.264ns 0.700ns 0.253ns 0.622ns } { 0.000ns 0.830ns 0.150ns 0.420ns 0.438ns 0.438ns 0.419ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pres_state.rst instr\[9\] clk -0.437 ns register " "Info: th for register \"pres_state.rst\" (data pin = \"instr\[9\]\", clock pin = \"clk\") is -0.437 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.680 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns pres_state.rst 3 REG LCFF_X45_Y33_N27 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X45_Y33_N27; Fanout = 1; REG Node = 'pres_state.rst'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl pres_state.rst } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl pres_state.rst } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.rst {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.383 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns instr\[9\] 1 PIN PIN_C13 29 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 29; PIN Node = 'instr\[9\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.389 ns) 2.889 ns next_state~18 2 COMB LCCOMB_X45_Y33_N6 3 " "Info: 2: + IC(1.521 ns) + CELL(0.389 ns) = 2.889 ns; Loc. = LCCOMB_X45_Y33_N6; Fanout = 3; COMB Node = 'next_state~18'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { instr[9] next_state~18 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 3.299 ns next_state.rst~2 3 COMB LCCOMB_X45_Y33_N26 1 " "Info: 3: + IC(0.260 ns) + CELL(0.150 ns) = 3.299 ns; Loc. = LCCOMB_X45_Y33_N26; Fanout = 1; COMB Node = 'next_state.rst~2'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { next_state~18 next_state.rst~2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.383 ns pres_state.rst 4 REG LCFF_X45_Y33_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.383 ns; Loc. = LCFF_X45_Y33_N27; Fanout = 1; REG Node = 'pres_state.rst'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { next_state.rst~2 pres_state.rst } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Linco/Desktop/Sys Reconfig/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.602 ns ( 47.35 % ) " "Info: Total cell delay = 1.602 ns ( 47.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.781 ns ( 52.65 % ) " "Info: Total interconnect delay = 1.781 ns ( 52.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.383 ns" { instr[9] next_state~18 next_state.rst~2 pres_state.rst } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.383 ns" { instr[9] {} instr[9]~combout {} next_state~18 {} next_state.rst~2 {} pres_state.rst {} } { 0.000ns 0.000ns 1.521ns 0.260ns 0.000ns } { 0.000ns 0.979ns 0.389ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl pres_state.rst } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.rst {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.383 ns" { instr[9] next_state~18 next_state.rst~2 pres_state.rst } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.383 ns" { instr[9] {} instr[9]~combout {} next_state~18 {} next_state.rst~2 {} pres_state.rst {} } { 0.000ns 0.000ns 1.521ns 0.260ns 0.000ns } { 0.000ns 0.979ns 0.389ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 00:49:58 2023 " "Info: Processing ended: Wed Dec 20 00:49:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
