# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:48 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:04:48 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:48 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:04:48 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:04:48 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:04:48 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:04:48 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for read
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for read
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 97500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 97500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for read
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 192500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:14:14 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:14:14 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:14:14 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:14:14 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:14:14 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:14:14 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:14:15 on Oct 09,2023, Elapsed time: 0:09:27
# Errors: 50, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:14:15 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for read
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for read
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 97500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 97500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for read
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 192500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:16:41 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:16:42 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:16:42 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:16:42 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:16:42 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:16:42 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:16:43 on Oct 09,2023, Elapsed time: 0:02:28
# Errors: 48, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:16:43 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for read
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for read
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 97500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 97500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for read
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 192500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 197500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:20:45 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:20:45 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:20:45 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:20:45 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:20:45 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:20:45 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:20:46 on Oct 09,2023, Elapsed time: 0:04:03
# Errors: 42, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:20:46 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for PC enable count
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for PC enable count
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 307500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:21:22 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:21:22 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:21:22 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:21:22 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:21:22 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:21:23 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 13:21:24 on Oct 09,2023, Elapsed time: 0:00:38
# Errors: 36, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:21:24 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 167500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 212500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 217500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 222500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 252500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 257500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 267500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 307500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:09 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:24:10 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:10 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:24:10 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:10 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:24:10 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:24:11 on Oct 09,2023, Elapsed time: 0:02:47
# Errors: 47, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:24:11 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 167500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 212500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 217500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 222500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 252500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 257500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 267500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 307500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:03 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:32:03 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:03 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:32:04 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:04 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:32:04 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:32:05 on Oct 09,2023, Elapsed time: 0:07:54
# Errors: 43, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:32:05 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 167500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 212500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 217500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 222500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 252500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 257500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 267500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 307500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# A time value could not be extracted from the current line
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:30 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:36:30 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:30 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:36:31 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:31 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:36:31 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:36:32 on Oct 09,2023, Elapsed time: 0:04:27
# Errors: 47, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:36:32 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 167500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 212500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 217500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 222500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 252500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 252500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 257500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 257500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 267500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 267500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 307500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:06 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:38:06 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:06 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:38:06 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:06 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:38:07 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 13:38:07 on Oct 09,2023, Elapsed time: 0:01:35
# Errors: 59, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:38:07 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 167500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 212500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 217500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 222500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 252500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 257500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 267500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 307500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:41:55 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:41:55 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:41:55 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:41:56 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:41:56 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:41:56 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:41:57 on Oct 09,2023, Elapsed time: 0:03:50
# Errors: 47, Warnings: 3
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:41:57 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 167500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 212500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 217500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 222500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 252500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 257500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 267500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 307500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:43:57 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:43:57 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:43:57 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:43:57 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:43:57 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:43:57 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:43:58 on Oct 09,2023, Elapsed time: 0:02:01
# Errors: 47, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:43:58 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 167500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 212500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 217500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 222500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 252500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 257500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 267500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 307500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:53 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:51:53 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:53 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:51:54 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:54 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:51:54 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:51:55 on Oct 09,2023, Elapsed time: 0:07:57
# Errors: 43, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:51:55 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 167500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 212500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 217500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 222500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 252500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 257500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 267500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 272500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 307500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:01 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:54:01 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:01 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:54:01 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:01 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:54:02 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 13:54:02 on Oct 09,2023, Elapsed time: 0:02:07
# Errors: 44, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:54:02 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 157500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 162500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 167500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 202500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 207500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 212500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 217500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 222500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 242500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 247500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 252500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 257500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 262500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 267500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for PC enable count
#    Time: 307500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 312500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd failed with 1 errors.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 1 failed with 1 error.
# Compile of buttons.vhd was successful.
# Compile of controller.vhd failed with 1 errors.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 1 failed with 1 error.
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:31 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 13:58:32 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:32 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 13:58:32 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:32 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 13:58:32 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 13:58:33 on Oct 09,2023, Elapsed time: 0:04:31
# Errors: 43, Warnings: 4
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 13:58:33 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:31 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:06:31 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:31 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:06:31 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:31 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:06:31 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:06:32 on Oct 09,2023, Elapsed time: 0:07:59
# Errors: 30, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:06:32 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:26 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:09:27 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:27 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:09:27 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:27 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:09:27 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:09:28 on Oct 09,2023, Elapsed time: 0:02:56
# Errors: 33, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:09:28 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd failed with 1 errors.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 1 failed with 1 error.
# Compile of buttons.vhd was successful.
# Compile of controller.vhd failed with 1 errors.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 1 failed with 1 error.
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:24 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:12:24 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:24 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:12:24 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:24 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:12:24 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:12:25 on Oct 09,2023, Elapsed time: 0:02:57
# Errors: 30, Warnings: 4
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:12:25 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:33 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:15:33 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:33 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:15:33 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:34 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:15:34 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:15:35 on Oct 09,2023, Elapsed time: 0:03:10
# Errors: 30, Warnings: 3
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:15:35 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:17 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:17:17 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:17 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:17:17 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:17 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:17:17 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:17:18 on Oct 09,2023, Elapsed time: 0:01:43
# Errors: 30, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:17:18 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd failed with 1 errors.
# Compile of controller.vhd failed with 1 errors.
# Compile of controller.vhd failed with 1 errors.
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:46 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:20:46 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:46 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:20:46 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:46 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:20:46 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:20:47 on Oct 09,2023, Elapsed time: 0:03:29
# Errors: 30, Warnings: 5
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:20:47 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:45 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:22:46 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:46 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:22:46 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:22:46 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:22:46 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:22:47 on Oct 09,2023, Elapsed time: 0:02:00
# Errors: 30, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:22:47 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:18 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:24:18 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:18 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:24:18 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:18 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:24:19 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:24:20 on Oct 09,2023, Elapsed time: 0:01:33
# Errors: 30, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:24:20 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:23 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:25:23 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:23 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:25:23 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:25:23 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:25:23 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:25:24 on Oct 09,2023, Elapsed time: 0:01:04
# Errors: 30, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:25:24 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:38 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:27:38 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:38 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:27:38 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:27:38 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:27:38 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:27:39 on Oct 09,2023, Elapsed time: 0:02:15
# Errors: 30, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:27:39 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# ** Warning: (vsim-8683) Uninitialized out port /tb_controller/controller_0/op_alu(5 downto 0) has no driver.
# This port will contribute value (UUUUUU) to the signal network.
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 120 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Note: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for op_alu
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd failed with 45 errors.
# Compile of controller.vhd failed with 11 errors.
# Compile of controller.vhd failed with 2 errors.
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:06 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:42:06 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:06 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:42:07 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:07 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:42:07 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:42:08 on Oct 09,2023, Elapsed time: 0:14:29
# Errors: 33, Warnings: 6
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:42:08 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 22500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 42500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 82500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 102500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 177500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd failed with 2 errors.
# A time value could not be extracted from the current line
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:31 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:46:31 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:31 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:46:31 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:31 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:46:31 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:46:32 on Oct 09,2023, Elapsed time: 0:04:24
# Errors: 27, Warnings: 3
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:46:32 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:06 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:48:06 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:06 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:48:06 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:06 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:48:07 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:48:08 on Oct 09,2023, Elapsed time: 0:01:36
# Errors: 21, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:48:08 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:30 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:49:30 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:30 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:49:31 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:31 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:49:31 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:49:32 on Oct 09,2023, Elapsed time: 0:01:24
# Errors: 21, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:49:32 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:07 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:52:07 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:07 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:52:07 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:08 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:52:08 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:52:09 on Oct 09,2023, Elapsed time: 0:02:37
# Errors: 21, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:52:09 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd failed with 1 errors.
# Compile of controller.vhd failed with 1 errors.
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:48 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:55:48 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:48 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:55:48 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:48 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:55:48 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:55:49 on Oct 09,2023, Elapsed time: 0:03:40
# Errors: 21, Warnings: 4
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:55:49 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:10 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:58:10 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:10 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:58:10 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:10 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:58:10 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:58:11 on Oct 09,2023, Elapsed time: 0:02:22
# Errors: 21, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:58:11 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:42 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 14:58:42 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:42 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 14:58:42 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:42 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 14:58:42 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 14:58:43 on Oct 09,2023, Elapsed time: 0:00:32
# Errors: 21, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 14:58:43 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:22 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 15:06:22 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:22 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 15:06:23 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:23 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 15:06:23 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 15:06:24 on Oct 09,2023, Elapsed time: 0:07:41
# Errors: 21, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 15:06:24 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 12500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 17500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 37500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 57500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 77500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for rf_wren
#    Time: 97500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 167500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 172500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd failed with 1 errors.
# Compile of controller.vhd failed with 1 errors.
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:07:46 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 15:07:46 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:07:46 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 15:07:47 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:07:47 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 15:07:47 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 15:07:48 on Oct 09,2023, Elapsed time: 0:01:24
# Errors: 36, Warnings: 4
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 15:07:48 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 12500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 32500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for rf_wren
#    Time: 52500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for rf_wren
#    Time: 72500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for rf_wren
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 152500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 167500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:11:00 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 15:11:00 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:11:00 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 15:11:00 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:11:00 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 15:11:00 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 15:11:01 on Oct 09,2023, Elapsed time: 0:03:13
# Errors: 28, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 15:11:01 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 27500 ps  Iteration: 1  Instance: /tb_controller
# --srl
# ** Error: Unexpected output value for rf_wren
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 47500 ps  Iteration: 1  Instance: /tb_controller
# --addi
# ** Error: Unexpected output value for imm_signed
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 67500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# ** Error: Unexpected output value for read
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 87500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_mem
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 92500 ps  Iteration: 1  Instance: /tb_controller
# --stw
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for pc_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ** Error: Unexpected output value for rf_wren
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_rC
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_b
#    Time: 182500 ps  Iteration: 1  Instance: /tb_controller
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd failed with 2 errors.
# Compile of controller.vhd failed with 1 errors.
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:23:02 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 15:23:02 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:23:02 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 15:23:02 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:23:02 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 15:23:02 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 15:23:03 on Oct 09,2023, Elapsed time: 0:12:02
# Errors: 21, Warnings: 4
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 15:23:03 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# --srl
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# --addi
# ** Error: Unexpected output value for imm_signed
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# --stw
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:25:26 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 15:25:26 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:25:26 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 15:25:26 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:25:26 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 15:25:26 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 15:25:27 on Oct 09,2023, Elapsed time: 0:02:24
# Errors: 5, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 15:25:27 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# --srl
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# --addi
# ** Error: Unexpected output value for imm_signed
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# --stw
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:58 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 15:26:58 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:58 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 15:26:58 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:58 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 15:26:59 on Oct 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 15:27:00 on Oct 09,2023, Elapsed time: 0:01:33
# Errors: 4, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 15:27:00 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# --srl
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# --addi
# ** Error: Unexpected output value for imm_signed
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for rf_wren
#    Time: 62500 ps  Iteration: 1  Instance: /tb_controller
# --ldw
# --stw
# --break
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of controller.vhd was successful.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/hubne/Desktop/computer_architecture/lab_3/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:23 on Oct 09,2023
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 15:28:23 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:23 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 15:28:23 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:23 on Oct 09,2023
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 15:28:23 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 15:28:24 on Oct 09,2023, Elapsed time: 0:01:24
# Errors: 2, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 15:28:24 on Oct 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 20 ns  Iteration: 2  Instance: /tb_controller/controller_0
# --srl
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 40 ns  Iteration: 2  Instance: /tb_controller/controller_0
# --addi
# --ldw
# --stw
# --break
# --and
# ** Note: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
#    Time: 175 ns  Iteration: 2  Instance: /tb_controller/controller_0
# ===================================================================
# Simulation is successful
# ===================================================================
# End time: 15:51:39 on Oct 09,2023, Elapsed time: 0:23:15
# Errors: 0, Warnings: 1
