|Memory
out_one[0] <= bank_register:inst.out_one[0]
out_one[1] <= bank_register:inst.out_one[1]
out_one[2] <= bank_register:inst.out_one[2]
out_one[3] <= bank_register:inst.out_one[3]
out_one[4] <= bank_register:inst.out_one[4]
out_one[5] <= bank_register:inst.out_one[5]
out_one[6] <= bank_register:inst.out_one[6]
out_one[7] <= bank_register:inst.out_one[7]
out_one[8] <= bank_register:inst.out_one[8]
out_one[9] <= bank_register:inst.out_one[9]
out_one[10] <= bank_register:inst.out_one[10]
out_one[11] <= bank_register:inst.out_one[11]
out_one[12] <= bank_register:inst.out_one[12]
out_one[13] <= bank_register:inst.out_one[13]
out_one[14] <= bank_register:inst.out_one[14]
out_one[15] <= bank_register:inst.out_one[15]
WEnable => bank_register:inst.WEnable
Clear => bank_register:inst.Clear
CLK => bank_register:inst.CLK
Address_one[0] => address_handler:inst4.A[0]
Address_one[1] => address_handler:inst4.A[1]
Address_one[2] => address_handler:inst4.A[2]
Address_two[0] => address_handler:inst5.A[0]
Address_two[1] => address_handler:inst5.A[1]
Address_two[2] => address_handler:inst5.A[2]
ClearAddress[0] => address_handler:inst3.A[0]
ClearAddress[1] => address_handler:inst3.A[1]
ClearAddress[2] => address_handler:inst3.A[2]
WAddress[0] => address_handler:inst2.A[0]
WAddress[1] => address_handler:inst2.A[1]
WAddress[2] => address_handler:inst2.A[2]
WData[0] => bank_register:inst.WData[0]
WData[1] => bank_register:inst.WData[1]
WData[2] => bank_register:inst.WData[2]
WData[3] => bank_register:inst.WData[3]
WData[4] => bank_register:inst.WData[4]
WData[5] => bank_register:inst.WData[5]
WData[6] => bank_register:inst.WData[6]
WData[7] => bank_register:inst.WData[7]
WData[8] => bank_register:inst.WData[8]
WData[9] => bank_register:inst.WData[9]
WData[10] => bank_register:inst.WData[10]
WData[11] => bank_register:inst.WData[11]
WData[12] => bank_register:inst.WData[12]
WData[13] => bank_register:inst.WData[13]
WData[14] => bank_register:inst.WData[14]
WData[15] => bank_register:inst.WData[15]
out_two[0] <= bank_register:inst.out_two[0]
out_two[1] <= bank_register:inst.out_two[1]
out_two[2] <= bank_register:inst.out_two[2]
out_two[3] <= bank_register:inst.out_two[3]
out_two[4] <= bank_register:inst.out_two[4]
out_two[5] <= bank_register:inst.out_two[5]
out_two[6] <= bank_register:inst.out_two[6]
out_two[7] <= bank_register:inst.out_two[7]
out_two[8] <= bank_register:inst.out_two[8]
out_two[9] <= bank_register:inst.out_two[9]
out_two[10] <= bank_register:inst.out_two[10]
out_two[11] <= bank_register:inst.out_two[11]
out_two[12] <= bank_register:inst.out_two[12]
out_two[13] <= bank_register:inst.out_two[13]
out_two[14] <= bank_register:inst.out_two[14]
out_two[15] <= bank_register:inst.out_two[15]


|Memory|bank_register:inst
out_one[0] <= mux8:inst8.RES[0]
out_one[1] <= mux8:inst8.RES[1]
out_one[2] <= mux8:inst8.RES[2]
out_one[3] <= mux8:inst8.RES[3]
out_one[4] <= mux8:inst8.RES[4]
out_one[5] <= mux8:inst8.RES[5]
out_one[6] <= mux8:inst8.RES[6]
out_one[7] <= mux8:inst8.RES[7]
out_one[8] <= mux8:inst8.RES[8]
out_one[9] <= mux8:inst8.RES[9]
out_one[10] <= mux8:inst8.RES[10]
out_one[11] <= mux8:inst8.RES[11]
out_one[12] <= mux8:inst8.RES[12]
out_one[13] <= mux8:inst8.RES[13]
out_one[14] <= mux8:inst8.RES[14]
out_one[15] <= mux8:inst8.RES[15]
WEnable => signal_decoder:inst11.signal
WAddress[0] => signal_decoder:inst11.sel[0]
WAddress[1] => signal_decoder:inst11.sel[1]
WAddress[2] => signal_decoder:inst11.sel[2]
Clear => inst22.IN0
ClearAddress[0] => signal_decoder:inst10.sel[0]
ClearAddress[1] => signal_decoder:inst10.sel[1]
ClearAddress[2] => signal_decoder:inst10.sel[2]
CLK => register:inst7.CLK
CLK => register:inst4.CLK
CLK => register:inst3.CLK
CLK => register:inst.CLK
CLK => register:inst6.CLK
CLK => register:inst5.CLK
CLK => register:inst2.CLK
CLK => register:inst1.CLK
WData[0] => register:inst7.D[0]
WData[0] => register:inst4.D[0]
WData[0] => register:inst3.D[0]
WData[0] => register:inst.D[0]
WData[0] => register:inst6.D[0]
WData[0] => register:inst5.D[0]
WData[0] => register:inst2.D[0]
WData[0] => register:inst1.D[0]
WData[1] => register:inst7.D[1]
WData[1] => register:inst4.D[1]
WData[1] => register:inst3.D[1]
WData[1] => register:inst.D[1]
WData[1] => register:inst6.D[1]
WData[1] => register:inst5.D[1]
WData[1] => register:inst2.D[1]
WData[1] => register:inst1.D[1]
WData[2] => register:inst7.D[2]
WData[2] => register:inst4.D[2]
WData[2] => register:inst3.D[2]
WData[2] => register:inst.D[2]
WData[2] => register:inst6.D[2]
WData[2] => register:inst5.D[2]
WData[2] => register:inst2.D[2]
WData[2] => register:inst1.D[2]
WData[3] => register:inst7.D[3]
WData[3] => register:inst4.D[3]
WData[3] => register:inst3.D[3]
WData[3] => register:inst.D[3]
WData[3] => register:inst6.D[3]
WData[3] => register:inst5.D[3]
WData[3] => register:inst2.D[3]
WData[3] => register:inst1.D[3]
WData[4] => register:inst7.D[4]
WData[4] => register:inst4.D[4]
WData[4] => register:inst3.D[4]
WData[4] => register:inst.D[4]
WData[4] => register:inst6.D[4]
WData[4] => register:inst5.D[4]
WData[4] => register:inst2.D[4]
WData[4] => register:inst1.D[4]
WData[5] => register:inst7.D[5]
WData[5] => register:inst4.D[5]
WData[5] => register:inst3.D[5]
WData[5] => register:inst.D[5]
WData[5] => register:inst6.D[5]
WData[5] => register:inst5.D[5]
WData[5] => register:inst2.D[5]
WData[5] => register:inst1.D[5]
WData[6] => register:inst7.D[6]
WData[6] => register:inst4.D[6]
WData[6] => register:inst3.D[6]
WData[6] => register:inst.D[6]
WData[6] => register:inst6.D[6]
WData[6] => register:inst5.D[6]
WData[6] => register:inst2.D[6]
WData[6] => register:inst1.D[6]
WData[7] => register:inst7.D[7]
WData[7] => register:inst4.D[7]
WData[7] => register:inst3.D[7]
WData[7] => register:inst.D[7]
WData[7] => register:inst6.D[7]
WData[7] => register:inst5.D[7]
WData[7] => register:inst2.D[7]
WData[7] => register:inst1.D[7]
WData[8] => register:inst7.D[8]
WData[8] => register:inst4.D[8]
WData[8] => register:inst3.D[8]
WData[8] => register:inst.D[8]
WData[8] => register:inst6.D[8]
WData[8] => register:inst5.D[8]
WData[8] => register:inst2.D[8]
WData[8] => register:inst1.D[8]
WData[9] => register:inst7.D[9]
WData[9] => register:inst4.D[9]
WData[9] => register:inst3.D[9]
WData[9] => register:inst.D[9]
WData[9] => register:inst6.D[9]
WData[9] => register:inst5.D[9]
WData[9] => register:inst2.D[9]
WData[9] => register:inst1.D[9]
WData[10] => register:inst7.D[10]
WData[10] => register:inst4.D[10]
WData[10] => register:inst3.D[10]
WData[10] => register:inst.D[10]
WData[10] => register:inst6.D[10]
WData[10] => register:inst5.D[10]
WData[10] => register:inst2.D[10]
WData[10] => register:inst1.D[10]
WData[11] => register:inst7.D[11]
WData[11] => register:inst4.D[11]
WData[11] => register:inst3.D[11]
WData[11] => register:inst.D[11]
WData[11] => register:inst6.D[11]
WData[11] => register:inst5.D[11]
WData[11] => register:inst2.D[11]
WData[11] => register:inst1.D[11]
WData[12] => register:inst7.D[12]
WData[12] => register:inst4.D[12]
WData[12] => register:inst3.D[12]
WData[12] => register:inst.D[12]
WData[12] => register:inst6.D[12]
WData[12] => register:inst5.D[12]
WData[12] => register:inst2.D[12]
WData[12] => register:inst1.D[12]
WData[13] => register:inst7.D[13]
WData[13] => register:inst4.D[13]
WData[13] => register:inst3.D[13]
WData[13] => register:inst.D[13]
WData[13] => register:inst6.D[13]
WData[13] => register:inst5.D[13]
WData[13] => register:inst2.D[13]
WData[13] => register:inst1.D[13]
WData[14] => register:inst7.D[14]
WData[14] => register:inst4.D[14]
WData[14] => register:inst3.D[14]
WData[14] => register:inst.D[14]
WData[14] => register:inst6.D[14]
WData[14] => register:inst5.D[14]
WData[14] => register:inst2.D[14]
WData[14] => register:inst1.D[14]
WData[15] => register:inst7.D[15]
WData[15] => register:inst4.D[15]
WData[15] => register:inst3.D[15]
WData[15] => register:inst.D[15]
WData[15] => register:inst6.D[15]
WData[15] => register:inst5.D[15]
WData[15] => register:inst2.D[15]
WData[15] => register:inst1.D[15]
Address_one[0] => mux8:inst8.sel[0]
Address_one[1] => mux8:inst8.sel[1]
Address_one[2] => mux8:inst8.sel[2]
out_two[0] <= mux8:inst9.RES[0]
out_two[1] <= mux8:inst9.RES[1]
out_two[2] <= mux8:inst9.RES[2]
out_two[3] <= mux8:inst9.RES[3]
out_two[4] <= mux8:inst9.RES[4]
out_two[5] <= mux8:inst9.RES[5]
out_two[6] <= mux8:inst9.RES[6]
out_two[7] <= mux8:inst9.RES[7]
out_two[8] <= mux8:inst9.RES[8]
out_two[9] <= mux8:inst9.RES[9]
out_two[10] <= mux8:inst9.RES[10]
out_two[11] <= mux8:inst9.RES[11]
out_two[12] <= mux8:inst9.RES[12]
out_two[13] <= mux8:inst9.RES[13]
out_two[14] <= mux8:inst9.RES[14]
out_two[15] <= mux8:inst9.RES[15]
Address_two[0] => mux8:inst9.sel[0]
Address_two[1] => mux8:inst9.sel[1]
Address_two[2] => mux8:inst9.sel[2]


|Memory|bank_register:inst|mux8:inst8
RES[0] <= BUSMUX:inst6.result[0]
RES[1] <= BUSMUX:inst6.result[1]
RES[2] <= BUSMUX:inst6.result[2]
RES[3] <= BUSMUX:inst6.result[3]
RES[4] <= BUSMUX:inst6.result[4]
RES[5] <= BUSMUX:inst6.result[5]
RES[6] <= BUSMUX:inst6.result[6]
RES[7] <= BUSMUX:inst6.result[7]
RES[8] <= BUSMUX:inst6.result[8]
RES[9] <= BUSMUX:inst6.result[9]
RES[10] <= BUSMUX:inst6.result[10]
RES[11] <= BUSMUX:inst6.result[11]
RES[12] <= BUSMUX:inst6.result[12]
RES[13] <= BUSMUX:inst6.result[13]
RES[14] <= BUSMUX:inst6.result[14]
RES[15] <= BUSMUX:inst6.result[15]
sel[0] => BUSMUX:inst.sel
sel[0] => BUSMUX:inst1.sel
sel[0] => BUSMUX:inst2.sel
sel[0] => BUSMUX:inst3.sel
sel[1] => BUSMUX:inst4.sel
sel[1] => BUSMUX:inst5.sel
sel[2] => BUSMUX:inst6.sel
data_one[0] => BUSMUX:inst.dataa[0]
data_one[1] => BUSMUX:inst.dataa[1]
data_one[2] => BUSMUX:inst.dataa[2]
data_one[3] => BUSMUX:inst.dataa[3]
data_one[4] => BUSMUX:inst.dataa[4]
data_one[5] => BUSMUX:inst.dataa[5]
data_one[6] => BUSMUX:inst.dataa[6]
data_one[7] => BUSMUX:inst.dataa[7]
data_one[8] => BUSMUX:inst.dataa[8]
data_one[9] => BUSMUX:inst.dataa[9]
data_one[10] => BUSMUX:inst.dataa[10]
data_one[11] => BUSMUX:inst.dataa[11]
data_one[12] => BUSMUX:inst.dataa[12]
data_one[13] => BUSMUX:inst.dataa[13]
data_one[14] => BUSMUX:inst.dataa[14]
data_one[15] => BUSMUX:inst.dataa[15]
data_two[0] => BUSMUX:inst.datab[0]
data_two[1] => BUSMUX:inst.datab[1]
data_two[2] => BUSMUX:inst.datab[2]
data_two[3] => BUSMUX:inst.datab[3]
data_two[4] => BUSMUX:inst.datab[4]
data_two[5] => BUSMUX:inst.datab[5]
data_two[6] => BUSMUX:inst.datab[6]
data_two[7] => BUSMUX:inst.datab[7]
data_two[8] => BUSMUX:inst.datab[8]
data_two[9] => BUSMUX:inst.datab[9]
data_two[10] => BUSMUX:inst.datab[10]
data_two[11] => BUSMUX:inst.datab[11]
data_two[12] => BUSMUX:inst.datab[12]
data_two[13] => BUSMUX:inst.datab[13]
data_two[14] => BUSMUX:inst.datab[14]
data_two[15] => BUSMUX:inst.datab[15]
data_three[0] => BUSMUX:inst1.dataa[0]
data_three[1] => BUSMUX:inst1.dataa[1]
data_three[2] => BUSMUX:inst1.dataa[2]
data_three[3] => BUSMUX:inst1.dataa[3]
data_three[4] => BUSMUX:inst1.dataa[4]
data_three[5] => BUSMUX:inst1.dataa[5]
data_three[6] => BUSMUX:inst1.dataa[6]
data_three[7] => BUSMUX:inst1.dataa[7]
data_three[8] => BUSMUX:inst1.dataa[8]
data_three[9] => BUSMUX:inst1.dataa[9]
data_three[10] => BUSMUX:inst1.dataa[10]
data_three[11] => BUSMUX:inst1.dataa[11]
data_three[12] => BUSMUX:inst1.dataa[12]
data_three[13] => BUSMUX:inst1.dataa[13]
data_three[14] => BUSMUX:inst1.dataa[14]
data_three[15] => BUSMUX:inst1.dataa[15]
data_four[0] => BUSMUX:inst1.datab[0]
data_four[1] => BUSMUX:inst1.datab[1]
data_four[2] => BUSMUX:inst1.datab[2]
data_four[3] => BUSMUX:inst1.datab[3]
data_four[4] => BUSMUX:inst1.datab[4]
data_four[5] => BUSMUX:inst1.datab[5]
data_four[6] => BUSMUX:inst1.datab[6]
data_four[7] => BUSMUX:inst1.datab[7]
data_four[8] => BUSMUX:inst1.datab[8]
data_four[9] => BUSMUX:inst1.datab[9]
data_four[10] => BUSMUX:inst1.datab[10]
data_four[11] => BUSMUX:inst1.datab[11]
data_four[12] => BUSMUX:inst1.datab[12]
data_four[13] => BUSMUX:inst1.datab[13]
data_four[14] => BUSMUX:inst1.datab[14]
data_four[15] => BUSMUX:inst1.datab[15]
data_five[0] => BUSMUX:inst2.dataa[0]
data_five[1] => BUSMUX:inst2.dataa[1]
data_five[2] => BUSMUX:inst2.dataa[2]
data_five[3] => BUSMUX:inst2.dataa[3]
data_five[4] => BUSMUX:inst2.dataa[4]
data_five[5] => BUSMUX:inst2.dataa[5]
data_five[6] => BUSMUX:inst2.dataa[6]
data_five[7] => BUSMUX:inst2.dataa[7]
data_five[8] => BUSMUX:inst2.dataa[8]
data_five[9] => BUSMUX:inst2.dataa[9]
data_five[10] => BUSMUX:inst2.dataa[10]
data_five[11] => BUSMUX:inst2.dataa[11]
data_five[12] => BUSMUX:inst2.dataa[12]
data_five[13] => BUSMUX:inst2.dataa[13]
data_five[14] => BUSMUX:inst2.dataa[14]
data_five[15] => BUSMUX:inst2.dataa[15]
data_six[0] => BUSMUX:inst2.datab[0]
data_six[1] => BUSMUX:inst2.datab[1]
data_six[2] => BUSMUX:inst2.datab[2]
data_six[3] => BUSMUX:inst2.datab[3]
data_six[4] => BUSMUX:inst2.datab[4]
data_six[5] => BUSMUX:inst2.datab[5]
data_six[6] => BUSMUX:inst2.datab[6]
data_six[7] => BUSMUX:inst2.datab[7]
data_six[8] => BUSMUX:inst2.datab[8]
data_six[9] => BUSMUX:inst2.datab[9]
data_six[10] => BUSMUX:inst2.datab[10]
data_six[11] => BUSMUX:inst2.datab[11]
data_six[12] => BUSMUX:inst2.datab[12]
data_six[13] => BUSMUX:inst2.datab[13]
data_six[14] => BUSMUX:inst2.datab[14]
data_six[15] => BUSMUX:inst2.datab[15]
data_seven[0] => BUSMUX:inst3.dataa[0]
data_seven[1] => BUSMUX:inst3.dataa[1]
data_seven[2] => BUSMUX:inst3.dataa[2]
data_seven[3] => BUSMUX:inst3.dataa[3]
data_seven[4] => BUSMUX:inst3.dataa[4]
data_seven[5] => BUSMUX:inst3.dataa[5]
data_seven[6] => BUSMUX:inst3.dataa[6]
data_seven[7] => BUSMUX:inst3.dataa[7]
data_seven[8] => BUSMUX:inst3.dataa[8]
data_seven[9] => BUSMUX:inst3.dataa[9]
data_seven[10] => BUSMUX:inst3.dataa[10]
data_seven[11] => BUSMUX:inst3.dataa[11]
data_seven[12] => BUSMUX:inst3.dataa[12]
data_seven[13] => BUSMUX:inst3.dataa[13]
data_seven[14] => BUSMUX:inst3.dataa[14]
data_seven[15] => BUSMUX:inst3.dataa[15]
data_eight[0] => BUSMUX:inst3.datab[0]
data_eight[1] => BUSMUX:inst3.datab[1]
data_eight[2] => BUSMUX:inst3.datab[2]
data_eight[3] => BUSMUX:inst3.datab[3]
data_eight[4] => BUSMUX:inst3.datab[4]
data_eight[5] => BUSMUX:inst3.datab[5]
data_eight[6] => BUSMUX:inst3.datab[6]
data_eight[7] => BUSMUX:inst3.datab[7]
data_eight[8] => BUSMUX:inst3.datab[8]
data_eight[9] => BUSMUX:inst3.datab[9]
data_eight[10] => BUSMUX:inst3.datab[10]
data_eight[11] => BUSMUX:inst3.datab[11]
data_eight[12] => BUSMUX:inst3.datab[12]
data_eight[13] => BUSMUX:inst3.datab[13]
data_eight[14] => BUSMUX:inst3.datab[14]
data_eight[15] => BUSMUX:inst3.datab[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst6|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst4|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst1|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst5|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst2|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst8|BUSMUX:inst3|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|register:inst7
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst.ACLR
CLR => inst13.ACLR
CLR => inst6.ACLR
CLR => inst14.ACLR
CLR => inst15.ACLR
CLR => inst16.ACLR
CLR => inst17.ACLR
CLR => inst18.ACLR
CLR => inst19.ACLR
CLR => inst20.ACLR
CLR => inst12.ACLR
CLR => inst11.ACLR
CLR => inst10.ACLR
CLR => inst9.ACLR
CLR => inst8.ACLR
CLR => inst7.ACLR
CLK => inst.CLK
CLK => inst13.CLK
CLK => inst6.CLK
CLK => inst14.CLK
CLK => inst15.CLK
CLK => inst16.CLK
CLK => inst17.CLK
CLK => inst18.CLK
CLK => inst19.CLK
CLK => inst20.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst7.CLK
Load => inst50[15].IN0
Load => inst50[14].IN0
Load => inst50[13].IN0
Load => inst50[12].IN0
Load => inst50[11].IN0
Load => inst50[10].IN0
Load => inst50[9].IN0
Load => inst50[8].IN0
Load => inst50[7].IN0
Load => inst50[6].IN0
Load => inst50[5].IN0
Load => inst50[4].IN0
Load => inst50[3].IN0
Load => inst50[2].IN0
Load => inst50[1].IN0
Load => inst50[0].IN0
D[0] => inst22[0].IN0
D[1] => inst22[1].IN0
D[2] => inst22[2].IN0
D[3] => inst22[3].IN0
D[4] => inst22[4].IN0
D[5] => inst22[5].IN0
D[6] => inst22[6].IN0
D[7] => inst22[7].IN0
D[8] => inst22[8].IN0
D[9] => inst22[9].IN0
D[10] => inst22[10].IN0
D[11] => inst22[11].IN0
D[12] => inst22[12].IN0
D[13] => inst22[13].IN0
D[14] => inst22[14].IN0
D[15] => inst22[15].IN0


|Memory|bank_register:inst|signal_decoder:inst11
O_zero <= inst2.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => decoder:inst.sel[0]
sel[1] => decoder:inst.sel[1]
sel[2] => decoder:inst.sel[2]
signal => inst2.IN1
signal => inst3.IN1
signal => inst4.IN1
signal => inst5.IN1
signal => inst6.IN1
signal => inst7.IN1
signal => inst8.IN1
signal => inst9.IN1
O_one <= inst3.DB_MAX_OUTPUT_PORT_TYPE
O_two <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O_three <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O_four <= inst6.DB_MAX_OUTPUT_PORT_TYPE
O_five <= inst7.DB_MAX_OUTPUT_PORT_TYPE
O_six <= inst8.DB_MAX_OUTPUT_PORT_TYPE
O_seven <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|Memory|bank_register:inst|signal_decoder:inst11|decoder:inst
O_zero <= inst.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => inst8.IN0
sel[0] => inst12.IN2
sel[0] => inst13.IN1
sel[0] => inst15.IN1
sel[0] => inst16.IN0
sel[1] => inst9.IN0
sel[1] => inst11.IN2
sel[1] => inst13.IN2
sel[1] => inst17.IN1
sel[1] => inst16.IN1
sel[2] => inst10.IN0
sel[2] => inst14.IN2
sel[2] => inst15.IN2
sel[2] => inst17.IN2
sel[2] => inst16.IN2
O_one <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O_two <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O_three <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O_four <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O_five <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O_six <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O_seven <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|Memory|bank_register:inst|signal_decoder:inst10
O_zero <= inst2.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => decoder:inst.sel[0]
sel[1] => decoder:inst.sel[1]
sel[2] => decoder:inst.sel[2]
signal => inst2.IN1
signal => inst3.IN1
signal => inst4.IN1
signal => inst5.IN1
signal => inst6.IN1
signal => inst7.IN1
signal => inst8.IN1
signal => inst9.IN1
O_one <= inst3.DB_MAX_OUTPUT_PORT_TYPE
O_two <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O_three <= inst5.DB_MAX_OUTPUT_PORT_TYPE
O_four <= inst6.DB_MAX_OUTPUT_PORT_TYPE
O_five <= inst7.DB_MAX_OUTPUT_PORT_TYPE
O_six <= inst8.DB_MAX_OUTPUT_PORT_TYPE
O_seven <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|Memory|bank_register:inst|signal_decoder:inst10|decoder:inst
O_zero <= inst.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => inst8.IN0
sel[0] => inst12.IN2
sel[0] => inst13.IN1
sel[0] => inst15.IN1
sel[0] => inst16.IN0
sel[1] => inst9.IN0
sel[1] => inst11.IN2
sel[1] => inst13.IN2
sel[1] => inst17.IN1
sel[1] => inst16.IN1
sel[2] => inst10.IN0
sel[2] => inst14.IN2
sel[2] => inst15.IN2
sel[2] => inst17.IN2
sel[2] => inst16.IN2
O_one <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O_two <= inst11.DB_MAX_OUTPUT_PORT_TYPE
O_three <= inst13.DB_MAX_OUTPUT_PORT_TYPE
O_four <= inst14.DB_MAX_OUTPUT_PORT_TYPE
O_five <= inst15.DB_MAX_OUTPUT_PORT_TYPE
O_six <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O_seven <= inst16.DB_MAX_OUTPUT_PORT_TYPE


|Memory|bank_register:inst|register:inst4
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst.ACLR
CLR => inst13.ACLR
CLR => inst6.ACLR
CLR => inst14.ACLR
CLR => inst15.ACLR
CLR => inst16.ACLR
CLR => inst17.ACLR
CLR => inst18.ACLR
CLR => inst19.ACLR
CLR => inst20.ACLR
CLR => inst12.ACLR
CLR => inst11.ACLR
CLR => inst10.ACLR
CLR => inst9.ACLR
CLR => inst8.ACLR
CLR => inst7.ACLR
CLK => inst.CLK
CLK => inst13.CLK
CLK => inst6.CLK
CLK => inst14.CLK
CLK => inst15.CLK
CLK => inst16.CLK
CLK => inst17.CLK
CLK => inst18.CLK
CLK => inst19.CLK
CLK => inst20.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst7.CLK
Load => inst50[15].IN0
Load => inst50[14].IN0
Load => inst50[13].IN0
Load => inst50[12].IN0
Load => inst50[11].IN0
Load => inst50[10].IN0
Load => inst50[9].IN0
Load => inst50[8].IN0
Load => inst50[7].IN0
Load => inst50[6].IN0
Load => inst50[5].IN0
Load => inst50[4].IN0
Load => inst50[3].IN0
Load => inst50[2].IN0
Load => inst50[1].IN0
Load => inst50[0].IN0
D[0] => inst22[0].IN0
D[1] => inst22[1].IN0
D[2] => inst22[2].IN0
D[3] => inst22[3].IN0
D[4] => inst22[4].IN0
D[5] => inst22[5].IN0
D[6] => inst22[6].IN0
D[7] => inst22[7].IN0
D[8] => inst22[8].IN0
D[9] => inst22[9].IN0
D[10] => inst22[10].IN0
D[11] => inst22[11].IN0
D[12] => inst22[12].IN0
D[13] => inst22[13].IN0
D[14] => inst22[14].IN0
D[15] => inst22[15].IN0


|Memory|bank_register:inst|register:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst.ACLR
CLR => inst13.ACLR
CLR => inst6.ACLR
CLR => inst14.ACLR
CLR => inst15.ACLR
CLR => inst16.ACLR
CLR => inst17.ACLR
CLR => inst18.ACLR
CLR => inst19.ACLR
CLR => inst20.ACLR
CLR => inst12.ACLR
CLR => inst11.ACLR
CLR => inst10.ACLR
CLR => inst9.ACLR
CLR => inst8.ACLR
CLR => inst7.ACLR
CLK => inst.CLK
CLK => inst13.CLK
CLK => inst6.CLK
CLK => inst14.CLK
CLK => inst15.CLK
CLK => inst16.CLK
CLK => inst17.CLK
CLK => inst18.CLK
CLK => inst19.CLK
CLK => inst20.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst7.CLK
Load => inst50[15].IN0
Load => inst50[14].IN0
Load => inst50[13].IN0
Load => inst50[12].IN0
Load => inst50[11].IN0
Load => inst50[10].IN0
Load => inst50[9].IN0
Load => inst50[8].IN0
Load => inst50[7].IN0
Load => inst50[6].IN0
Load => inst50[5].IN0
Load => inst50[4].IN0
Load => inst50[3].IN0
Load => inst50[2].IN0
Load => inst50[1].IN0
Load => inst50[0].IN0
D[0] => inst22[0].IN0
D[1] => inst22[1].IN0
D[2] => inst22[2].IN0
D[3] => inst22[3].IN0
D[4] => inst22[4].IN0
D[5] => inst22[5].IN0
D[6] => inst22[6].IN0
D[7] => inst22[7].IN0
D[8] => inst22[8].IN0
D[9] => inst22[9].IN0
D[10] => inst22[10].IN0
D[11] => inst22[11].IN0
D[12] => inst22[12].IN0
D[13] => inst22[13].IN0
D[14] => inst22[14].IN0
D[15] => inst22[15].IN0


|Memory|bank_register:inst|register:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst.ACLR
CLR => inst13.ACLR
CLR => inst6.ACLR
CLR => inst14.ACLR
CLR => inst15.ACLR
CLR => inst16.ACLR
CLR => inst17.ACLR
CLR => inst18.ACLR
CLR => inst19.ACLR
CLR => inst20.ACLR
CLR => inst12.ACLR
CLR => inst11.ACLR
CLR => inst10.ACLR
CLR => inst9.ACLR
CLR => inst8.ACLR
CLR => inst7.ACLR
CLK => inst.CLK
CLK => inst13.CLK
CLK => inst6.CLK
CLK => inst14.CLK
CLK => inst15.CLK
CLK => inst16.CLK
CLK => inst17.CLK
CLK => inst18.CLK
CLK => inst19.CLK
CLK => inst20.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst7.CLK
Load => inst50[15].IN0
Load => inst50[14].IN0
Load => inst50[13].IN0
Load => inst50[12].IN0
Load => inst50[11].IN0
Load => inst50[10].IN0
Load => inst50[9].IN0
Load => inst50[8].IN0
Load => inst50[7].IN0
Load => inst50[6].IN0
Load => inst50[5].IN0
Load => inst50[4].IN0
Load => inst50[3].IN0
Load => inst50[2].IN0
Load => inst50[1].IN0
Load => inst50[0].IN0
D[0] => inst22[0].IN0
D[1] => inst22[1].IN0
D[2] => inst22[2].IN0
D[3] => inst22[3].IN0
D[4] => inst22[4].IN0
D[5] => inst22[5].IN0
D[6] => inst22[6].IN0
D[7] => inst22[7].IN0
D[8] => inst22[8].IN0
D[9] => inst22[9].IN0
D[10] => inst22[10].IN0
D[11] => inst22[11].IN0
D[12] => inst22[12].IN0
D[13] => inst22[13].IN0
D[14] => inst22[14].IN0
D[15] => inst22[15].IN0


|Memory|bank_register:inst|register:inst6
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst.ACLR
CLR => inst13.ACLR
CLR => inst6.ACLR
CLR => inst14.ACLR
CLR => inst15.ACLR
CLR => inst16.ACLR
CLR => inst17.ACLR
CLR => inst18.ACLR
CLR => inst19.ACLR
CLR => inst20.ACLR
CLR => inst12.ACLR
CLR => inst11.ACLR
CLR => inst10.ACLR
CLR => inst9.ACLR
CLR => inst8.ACLR
CLR => inst7.ACLR
CLK => inst.CLK
CLK => inst13.CLK
CLK => inst6.CLK
CLK => inst14.CLK
CLK => inst15.CLK
CLK => inst16.CLK
CLK => inst17.CLK
CLK => inst18.CLK
CLK => inst19.CLK
CLK => inst20.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst7.CLK
Load => inst50[15].IN0
Load => inst50[14].IN0
Load => inst50[13].IN0
Load => inst50[12].IN0
Load => inst50[11].IN0
Load => inst50[10].IN0
Load => inst50[9].IN0
Load => inst50[8].IN0
Load => inst50[7].IN0
Load => inst50[6].IN0
Load => inst50[5].IN0
Load => inst50[4].IN0
Load => inst50[3].IN0
Load => inst50[2].IN0
Load => inst50[1].IN0
Load => inst50[0].IN0
D[0] => inst22[0].IN0
D[1] => inst22[1].IN0
D[2] => inst22[2].IN0
D[3] => inst22[3].IN0
D[4] => inst22[4].IN0
D[5] => inst22[5].IN0
D[6] => inst22[6].IN0
D[7] => inst22[7].IN0
D[8] => inst22[8].IN0
D[9] => inst22[9].IN0
D[10] => inst22[10].IN0
D[11] => inst22[11].IN0
D[12] => inst22[12].IN0
D[13] => inst22[13].IN0
D[14] => inst22[14].IN0
D[15] => inst22[15].IN0


|Memory|bank_register:inst|register:inst5
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst.ACLR
CLR => inst13.ACLR
CLR => inst6.ACLR
CLR => inst14.ACLR
CLR => inst15.ACLR
CLR => inst16.ACLR
CLR => inst17.ACLR
CLR => inst18.ACLR
CLR => inst19.ACLR
CLR => inst20.ACLR
CLR => inst12.ACLR
CLR => inst11.ACLR
CLR => inst10.ACLR
CLR => inst9.ACLR
CLR => inst8.ACLR
CLR => inst7.ACLR
CLK => inst.CLK
CLK => inst13.CLK
CLK => inst6.CLK
CLK => inst14.CLK
CLK => inst15.CLK
CLK => inst16.CLK
CLK => inst17.CLK
CLK => inst18.CLK
CLK => inst19.CLK
CLK => inst20.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst7.CLK
Load => inst50[15].IN0
Load => inst50[14].IN0
Load => inst50[13].IN0
Load => inst50[12].IN0
Load => inst50[11].IN0
Load => inst50[10].IN0
Load => inst50[9].IN0
Load => inst50[8].IN0
Load => inst50[7].IN0
Load => inst50[6].IN0
Load => inst50[5].IN0
Load => inst50[4].IN0
Load => inst50[3].IN0
Load => inst50[2].IN0
Load => inst50[1].IN0
Load => inst50[0].IN0
D[0] => inst22[0].IN0
D[1] => inst22[1].IN0
D[2] => inst22[2].IN0
D[3] => inst22[3].IN0
D[4] => inst22[4].IN0
D[5] => inst22[5].IN0
D[6] => inst22[6].IN0
D[7] => inst22[7].IN0
D[8] => inst22[8].IN0
D[9] => inst22[9].IN0
D[10] => inst22[10].IN0
D[11] => inst22[11].IN0
D[12] => inst22[12].IN0
D[13] => inst22[13].IN0
D[14] => inst22[14].IN0
D[15] => inst22[15].IN0


|Memory|bank_register:inst|register:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst.ACLR
CLR => inst13.ACLR
CLR => inst6.ACLR
CLR => inst14.ACLR
CLR => inst15.ACLR
CLR => inst16.ACLR
CLR => inst17.ACLR
CLR => inst18.ACLR
CLR => inst19.ACLR
CLR => inst20.ACLR
CLR => inst12.ACLR
CLR => inst11.ACLR
CLR => inst10.ACLR
CLR => inst9.ACLR
CLR => inst8.ACLR
CLR => inst7.ACLR
CLK => inst.CLK
CLK => inst13.CLK
CLK => inst6.CLK
CLK => inst14.CLK
CLK => inst15.CLK
CLK => inst16.CLK
CLK => inst17.CLK
CLK => inst18.CLK
CLK => inst19.CLK
CLK => inst20.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst7.CLK
Load => inst50[15].IN0
Load => inst50[14].IN0
Load => inst50[13].IN0
Load => inst50[12].IN0
Load => inst50[11].IN0
Load => inst50[10].IN0
Load => inst50[9].IN0
Load => inst50[8].IN0
Load => inst50[7].IN0
Load => inst50[6].IN0
Load => inst50[5].IN0
Load => inst50[4].IN0
Load => inst50[3].IN0
Load => inst50[2].IN0
Load => inst50[1].IN0
Load => inst50[0].IN0
D[0] => inst22[0].IN0
D[1] => inst22[1].IN0
D[2] => inst22[2].IN0
D[3] => inst22[3].IN0
D[4] => inst22[4].IN0
D[5] => inst22[5].IN0
D[6] => inst22[6].IN0
D[7] => inst22[7].IN0
D[8] => inst22[8].IN0
D[9] => inst22[9].IN0
D[10] => inst22[10].IN0
D[11] => inst22[11].IN0
D[12] => inst22[12].IN0
D[13] => inst22[13].IN0
D[14] => inst22[14].IN0
D[15] => inst22[15].IN0


|Memory|bank_register:inst|register:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CLR => inst.ACLR
CLR => inst13.ACLR
CLR => inst6.ACLR
CLR => inst14.ACLR
CLR => inst15.ACLR
CLR => inst16.ACLR
CLR => inst17.ACLR
CLR => inst18.ACLR
CLR => inst19.ACLR
CLR => inst20.ACLR
CLR => inst12.ACLR
CLR => inst11.ACLR
CLR => inst10.ACLR
CLR => inst9.ACLR
CLR => inst8.ACLR
CLR => inst7.ACLR
CLK => inst.CLK
CLK => inst13.CLK
CLK => inst6.CLK
CLK => inst14.CLK
CLK => inst15.CLK
CLK => inst16.CLK
CLK => inst17.CLK
CLK => inst18.CLK
CLK => inst19.CLK
CLK => inst20.CLK
CLK => inst12.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst9.CLK
CLK => inst8.CLK
CLK => inst7.CLK
Load => inst50[15].IN0
Load => inst50[14].IN0
Load => inst50[13].IN0
Load => inst50[12].IN0
Load => inst50[11].IN0
Load => inst50[10].IN0
Load => inst50[9].IN0
Load => inst50[8].IN0
Load => inst50[7].IN0
Load => inst50[6].IN0
Load => inst50[5].IN0
Load => inst50[4].IN0
Load => inst50[3].IN0
Load => inst50[2].IN0
Load => inst50[1].IN0
Load => inst50[0].IN0
D[0] => inst22[0].IN0
D[1] => inst22[1].IN0
D[2] => inst22[2].IN0
D[3] => inst22[3].IN0
D[4] => inst22[4].IN0
D[5] => inst22[5].IN0
D[6] => inst22[6].IN0
D[7] => inst22[7].IN0
D[8] => inst22[8].IN0
D[9] => inst22[9].IN0
D[10] => inst22[10].IN0
D[11] => inst22[11].IN0
D[12] => inst22[12].IN0
D[13] => inst22[13].IN0
D[14] => inst22[14].IN0
D[15] => inst22[15].IN0


|Memory|bank_register:inst|mux8:inst9
RES[0] <= BUSMUX:inst6.result[0]
RES[1] <= BUSMUX:inst6.result[1]
RES[2] <= BUSMUX:inst6.result[2]
RES[3] <= BUSMUX:inst6.result[3]
RES[4] <= BUSMUX:inst6.result[4]
RES[5] <= BUSMUX:inst6.result[5]
RES[6] <= BUSMUX:inst6.result[6]
RES[7] <= BUSMUX:inst6.result[7]
RES[8] <= BUSMUX:inst6.result[8]
RES[9] <= BUSMUX:inst6.result[9]
RES[10] <= BUSMUX:inst6.result[10]
RES[11] <= BUSMUX:inst6.result[11]
RES[12] <= BUSMUX:inst6.result[12]
RES[13] <= BUSMUX:inst6.result[13]
RES[14] <= BUSMUX:inst6.result[14]
RES[15] <= BUSMUX:inst6.result[15]
sel[0] => BUSMUX:inst.sel
sel[0] => BUSMUX:inst1.sel
sel[0] => BUSMUX:inst2.sel
sel[0] => BUSMUX:inst3.sel
sel[1] => BUSMUX:inst4.sel
sel[1] => BUSMUX:inst5.sel
sel[2] => BUSMUX:inst6.sel
data_one[0] => BUSMUX:inst.dataa[0]
data_one[1] => BUSMUX:inst.dataa[1]
data_one[2] => BUSMUX:inst.dataa[2]
data_one[3] => BUSMUX:inst.dataa[3]
data_one[4] => BUSMUX:inst.dataa[4]
data_one[5] => BUSMUX:inst.dataa[5]
data_one[6] => BUSMUX:inst.dataa[6]
data_one[7] => BUSMUX:inst.dataa[7]
data_one[8] => BUSMUX:inst.dataa[8]
data_one[9] => BUSMUX:inst.dataa[9]
data_one[10] => BUSMUX:inst.dataa[10]
data_one[11] => BUSMUX:inst.dataa[11]
data_one[12] => BUSMUX:inst.dataa[12]
data_one[13] => BUSMUX:inst.dataa[13]
data_one[14] => BUSMUX:inst.dataa[14]
data_one[15] => BUSMUX:inst.dataa[15]
data_two[0] => BUSMUX:inst.datab[0]
data_two[1] => BUSMUX:inst.datab[1]
data_two[2] => BUSMUX:inst.datab[2]
data_two[3] => BUSMUX:inst.datab[3]
data_two[4] => BUSMUX:inst.datab[4]
data_two[5] => BUSMUX:inst.datab[5]
data_two[6] => BUSMUX:inst.datab[6]
data_two[7] => BUSMUX:inst.datab[7]
data_two[8] => BUSMUX:inst.datab[8]
data_two[9] => BUSMUX:inst.datab[9]
data_two[10] => BUSMUX:inst.datab[10]
data_two[11] => BUSMUX:inst.datab[11]
data_two[12] => BUSMUX:inst.datab[12]
data_two[13] => BUSMUX:inst.datab[13]
data_two[14] => BUSMUX:inst.datab[14]
data_two[15] => BUSMUX:inst.datab[15]
data_three[0] => BUSMUX:inst1.dataa[0]
data_three[1] => BUSMUX:inst1.dataa[1]
data_three[2] => BUSMUX:inst1.dataa[2]
data_three[3] => BUSMUX:inst1.dataa[3]
data_three[4] => BUSMUX:inst1.dataa[4]
data_three[5] => BUSMUX:inst1.dataa[5]
data_three[6] => BUSMUX:inst1.dataa[6]
data_three[7] => BUSMUX:inst1.dataa[7]
data_three[8] => BUSMUX:inst1.dataa[8]
data_three[9] => BUSMUX:inst1.dataa[9]
data_three[10] => BUSMUX:inst1.dataa[10]
data_three[11] => BUSMUX:inst1.dataa[11]
data_three[12] => BUSMUX:inst1.dataa[12]
data_three[13] => BUSMUX:inst1.dataa[13]
data_three[14] => BUSMUX:inst1.dataa[14]
data_three[15] => BUSMUX:inst1.dataa[15]
data_four[0] => BUSMUX:inst1.datab[0]
data_four[1] => BUSMUX:inst1.datab[1]
data_four[2] => BUSMUX:inst1.datab[2]
data_four[3] => BUSMUX:inst1.datab[3]
data_four[4] => BUSMUX:inst1.datab[4]
data_four[5] => BUSMUX:inst1.datab[5]
data_four[6] => BUSMUX:inst1.datab[6]
data_four[7] => BUSMUX:inst1.datab[7]
data_four[8] => BUSMUX:inst1.datab[8]
data_four[9] => BUSMUX:inst1.datab[9]
data_four[10] => BUSMUX:inst1.datab[10]
data_four[11] => BUSMUX:inst1.datab[11]
data_four[12] => BUSMUX:inst1.datab[12]
data_four[13] => BUSMUX:inst1.datab[13]
data_four[14] => BUSMUX:inst1.datab[14]
data_four[15] => BUSMUX:inst1.datab[15]
data_five[0] => BUSMUX:inst2.dataa[0]
data_five[1] => BUSMUX:inst2.dataa[1]
data_five[2] => BUSMUX:inst2.dataa[2]
data_five[3] => BUSMUX:inst2.dataa[3]
data_five[4] => BUSMUX:inst2.dataa[4]
data_five[5] => BUSMUX:inst2.dataa[5]
data_five[6] => BUSMUX:inst2.dataa[6]
data_five[7] => BUSMUX:inst2.dataa[7]
data_five[8] => BUSMUX:inst2.dataa[8]
data_five[9] => BUSMUX:inst2.dataa[9]
data_five[10] => BUSMUX:inst2.dataa[10]
data_five[11] => BUSMUX:inst2.dataa[11]
data_five[12] => BUSMUX:inst2.dataa[12]
data_five[13] => BUSMUX:inst2.dataa[13]
data_five[14] => BUSMUX:inst2.dataa[14]
data_five[15] => BUSMUX:inst2.dataa[15]
data_six[0] => BUSMUX:inst2.datab[0]
data_six[1] => BUSMUX:inst2.datab[1]
data_six[2] => BUSMUX:inst2.datab[2]
data_six[3] => BUSMUX:inst2.datab[3]
data_six[4] => BUSMUX:inst2.datab[4]
data_six[5] => BUSMUX:inst2.datab[5]
data_six[6] => BUSMUX:inst2.datab[6]
data_six[7] => BUSMUX:inst2.datab[7]
data_six[8] => BUSMUX:inst2.datab[8]
data_six[9] => BUSMUX:inst2.datab[9]
data_six[10] => BUSMUX:inst2.datab[10]
data_six[11] => BUSMUX:inst2.datab[11]
data_six[12] => BUSMUX:inst2.datab[12]
data_six[13] => BUSMUX:inst2.datab[13]
data_six[14] => BUSMUX:inst2.datab[14]
data_six[15] => BUSMUX:inst2.datab[15]
data_seven[0] => BUSMUX:inst3.dataa[0]
data_seven[1] => BUSMUX:inst3.dataa[1]
data_seven[2] => BUSMUX:inst3.dataa[2]
data_seven[3] => BUSMUX:inst3.dataa[3]
data_seven[4] => BUSMUX:inst3.dataa[4]
data_seven[5] => BUSMUX:inst3.dataa[5]
data_seven[6] => BUSMUX:inst3.dataa[6]
data_seven[7] => BUSMUX:inst3.dataa[7]
data_seven[8] => BUSMUX:inst3.dataa[8]
data_seven[9] => BUSMUX:inst3.dataa[9]
data_seven[10] => BUSMUX:inst3.dataa[10]
data_seven[11] => BUSMUX:inst3.dataa[11]
data_seven[12] => BUSMUX:inst3.dataa[12]
data_seven[13] => BUSMUX:inst3.dataa[13]
data_seven[14] => BUSMUX:inst3.dataa[14]
data_seven[15] => BUSMUX:inst3.dataa[15]
data_eight[0] => BUSMUX:inst3.datab[0]
data_eight[1] => BUSMUX:inst3.datab[1]
data_eight[2] => BUSMUX:inst3.datab[2]
data_eight[3] => BUSMUX:inst3.datab[3]
data_eight[4] => BUSMUX:inst3.datab[4]
data_eight[5] => BUSMUX:inst3.datab[5]
data_eight[6] => BUSMUX:inst3.datab[6]
data_eight[7] => BUSMUX:inst3.datab[7]
data_eight[8] => BUSMUX:inst3.datab[8]
data_eight[9] => BUSMUX:inst3.datab[9]
data_eight[10] => BUSMUX:inst3.datab[10]
data_eight[11] => BUSMUX:inst3.datab[11]
data_eight[12] => BUSMUX:inst3.datab[12]
data_eight[13] => BUSMUX:inst3.datab[13]
data_eight[14] => BUSMUX:inst3.datab[14]
data_eight[15] => BUSMUX:inst3.datab[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst6|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst4|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst1|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst5|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst2|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_n0d:auto_generated.data[0]
data[0][1] => mux_n0d:auto_generated.data[1]
data[0][2] => mux_n0d:auto_generated.data[2]
data[0][3] => mux_n0d:auto_generated.data[3]
data[0][4] => mux_n0d:auto_generated.data[4]
data[0][5] => mux_n0d:auto_generated.data[5]
data[0][6] => mux_n0d:auto_generated.data[6]
data[0][7] => mux_n0d:auto_generated.data[7]
data[0][8] => mux_n0d:auto_generated.data[8]
data[0][9] => mux_n0d:auto_generated.data[9]
data[0][10] => mux_n0d:auto_generated.data[10]
data[0][11] => mux_n0d:auto_generated.data[11]
data[0][12] => mux_n0d:auto_generated.data[12]
data[0][13] => mux_n0d:auto_generated.data[13]
data[0][14] => mux_n0d:auto_generated.data[14]
data[0][15] => mux_n0d:auto_generated.data[15]
data[1][0] => mux_n0d:auto_generated.data[16]
data[1][1] => mux_n0d:auto_generated.data[17]
data[1][2] => mux_n0d:auto_generated.data[18]
data[1][3] => mux_n0d:auto_generated.data[19]
data[1][4] => mux_n0d:auto_generated.data[20]
data[1][5] => mux_n0d:auto_generated.data[21]
data[1][6] => mux_n0d:auto_generated.data[22]
data[1][7] => mux_n0d:auto_generated.data[23]
data[1][8] => mux_n0d:auto_generated.data[24]
data[1][9] => mux_n0d:auto_generated.data[25]
data[1][10] => mux_n0d:auto_generated.data[26]
data[1][11] => mux_n0d:auto_generated.data[27]
data[1][12] => mux_n0d:auto_generated.data[28]
data[1][13] => mux_n0d:auto_generated.data[29]
data[1][14] => mux_n0d:auto_generated.data[30]
data[1][15] => mux_n0d:auto_generated.data[31]
sel[0] => mux_n0d:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_n0d:auto_generated.result[0]
result[1] <= mux_n0d:auto_generated.result[1]
result[2] <= mux_n0d:auto_generated.result[2]
result[3] <= mux_n0d:auto_generated.result[3]
result[4] <= mux_n0d:auto_generated.result[4]
result[5] <= mux_n0d:auto_generated.result[5]
result[6] <= mux_n0d:auto_generated.result[6]
result[7] <= mux_n0d:auto_generated.result[7]
result[8] <= mux_n0d:auto_generated.result[8]
result[9] <= mux_n0d:auto_generated.result[9]
result[10] <= mux_n0d:auto_generated.result[10]
result[11] <= mux_n0d:auto_generated.result[11]
result[12] <= mux_n0d:auto_generated.result[12]
result[13] <= mux_n0d:auto_generated.result[13]
result[14] <= mux_n0d:auto_generated.result[14]
result[15] <= mux_n0d:auto_generated.result[15]


|Memory|bank_register:inst|mux8:inst9|BUSMUX:inst3|lpm_mux:$00000|mux_n0d:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Memory|address_handler:inst4
Address[0] <= full_adder:inst.S
Address[1] <= full_adder:inst1.S
Address[2] <= full_adder:inst2.S
A[0] => full_adder:inst.X
A[1] => full_adder:inst1.X
A[2] => full_adder:inst2.X


|Memory|address_handler:inst4|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|Memory|address_handler:inst4|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst4|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst4|full_adder:inst1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|Memory|address_handler:inst4|full_adder:inst1|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst4|full_adder:inst1|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst4|full_adder:inst2
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|Memory|address_handler:inst4|full_adder:inst2|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst4|full_adder:inst2|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst5
Address[0] <= full_adder:inst.S
Address[1] <= full_adder:inst1.S
Address[2] <= full_adder:inst2.S
A[0] => full_adder:inst.X
A[1] => full_adder:inst1.X
A[2] => full_adder:inst2.X


|Memory|address_handler:inst5|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|Memory|address_handler:inst5|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst5|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst5|full_adder:inst1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|Memory|address_handler:inst5|full_adder:inst1|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst5|full_adder:inst1|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst5|full_adder:inst2
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|Memory|address_handler:inst5|full_adder:inst2|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst5|full_adder:inst2|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst3
Address[0] <= full_adder:inst.S
Address[1] <= full_adder:inst1.S
Address[2] <= full_adder:inst2.S
A[0] => full_adder:inst.X
A[1] => full_adder:inst1.X
A[2] => full_adder:inst2.X


|Memory|address_handler:inst3|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|Memory|address_handler:inst3|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst3|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst3|full_adder:inst1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|Memory|address_handler:inst3|full_adder:inst1|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst3|full_adder:inst1|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst3|full_adder:inst2
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|Memory|address_handler:inst3|full_adder:inst2|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst3|full_adder:inst2|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst2
Address[0] <= full_adder:inst.S
Address[1] <= full_adder:inst1.S
Address[2] <= full_adder:inst2.S
A[0] => full_adder:inst.X
A[1] => full_adder:inst1.X
A[2] => full_adder:inst2.X


|Memory|address_handler:inst2|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|Memory|address_handler:inst2|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst2|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst2|full_adder:inst1
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|Memory|address_handler:inst2|full_adder:inst1|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst2|full_adder:inst1|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst2|full_adder:inst2
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|Memory|address_handler:inst2|full_adder:inst2|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Memory|address_handler:inst2|full_adder:inst2|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


