Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/ASSGN3_Final/SCHEMATIC2_ITER/MC_MC_sch_tb_isim_map.exe -prj D:/ASSGN3_Final/SCHEMATIC2_ITER/MC_MC_sch_tb_map.prj work.MC_MC_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/netgen/map/MC_map.vhd" into library work
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/MC_TEST.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling architecture x_obuf_v of entity X_OBUF [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity MC [mc_default]
Compiling architecture behavioral of entity mc_mc_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable D:/ASSGN3_Final/SCHEMATIC2_ITER/MC_MC_sch_tb_isim_map.exe
Fuse Memory Usage: 91244 KB
Fuse CPU Usage: 952 ms
