# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do register64.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:27 on Oct 14,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 16:54:27 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:27 on Oct 14,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:54:27 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:27 on Oct 14,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:54:27 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work register64_testbench 
# Start time: 16:54:27 on Oct 14,2021
# Loading sv_std.std
# Loading work.register64_testbench
# Loading work.register64
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./register64.sv(42)
#    Time: 1850 ps  Iteration: 1  Instance: /register64_testbench
# Break in Module register64_testbench at ./register64.sv line 42
do register64_32x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:02 on Oct 14,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 17:27:02 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:02 on Oct 14,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 17:27:02 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:02 on Oct 14,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 17:27:02 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:02 on Oct 14,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 17:27:02 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:27:03 on Oct 14,2021, Elapsed time: 0:32:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work register64_32x_testbench 
# Start time: 17:27:03 on Oct 14,2021
# Loading sv_std.std
# Loading work.register64_32x_testbench
# Loading work.register64_32x
# Loading work.register64
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[0]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[1]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[2]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[3]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[4]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[5]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[6]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[7]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[8]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[9]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[10]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[11]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[12]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[13]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[14]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[15]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[16]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[17]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[18]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[19]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[20]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[21]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[22]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[23]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[24]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[25]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[26]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[27]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[28]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[29]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[30]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (64) does not match connection size (32) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/zero_register File: ./register64.sv
# ** Warning: Design size of 6178 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: register64_32x_wave.do
# Error in macro ./register64_32x.do line 20
# Cannot open macro file: register64_32x_wave.do
#     while executing
# "do register64_32x_wave.do"
add wave -position end  sim:/register64_32x_testbench/din
add wave -position 0  sim:/register64_32x_testbench/clk
add wave -position 1  sim:/register64_32x_testbench/reset
add wave -position end  sim:/register64_32x_testbench/dout
add wave -position 3  sim:/register64_32x_testbench/en
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab1/register64_32x_wave.do
do register64_32x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:59 on Oct 14,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 17:27:59 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:59 on Oct 14,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 17:27:59 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:59 on Oct 14,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 17:27:59 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:59 on Oct 14,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 17:28:00 on Oct 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:28:00 on Oct 14,2021, Elapsed time: 0:00:57
# Errors: 3, Warnings: 34
# vsim -voptargs=""+acc"" -t 1ps -lib work register64_32x_testbench 
# Start time: 17:28:00 on Oct 14,2021
# Loading sv_std.std
# Loading work.register64_32x_testbench
# Loading work.register64_32x
# Loading work.register64
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[0]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[1]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[2]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[3]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[4]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[5]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[6]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[7]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[8]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[9]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[10]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[11]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[12]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[13]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[14]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[15]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[16]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[17]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[18]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[19]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[20]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[21]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[22]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[23]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[24]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[25]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[26]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[27]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[28]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[29]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(10): [PCDPC] - Port size (64) does not match connection size (1) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/eachRegister[30]/register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (64) does not match connection size (32) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/zero_register File: ./register64.sv
# ** Warning: Design size of 6178 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./register64_32x.sv(45)
#    Time: 1850 ps  Iteration: 1  Instance: /register64_32x_testbench
# Break in Module register64_32x_testbench at ./register64_32x.sv line 45
