// Seed: 1286158137
program module_0 (
    input  tri   id_0,
    input  wand  id_1,
    output logic id_2
);
  initial @(negedge 1'd0) id_2 = id_1;
  wire id_4;
  if (-1) logic id_5 = 1;
  assign id_2 = 1'h0;
  tri1 id_6;
  assign id_6 = 1;
endprogram
module module_1 #(
    parameter id_17 = 32'd58,
    parameter id_2  = 32'd5
) (
    output wor id_0,
    output wire id_1,
    output tri0 _id_2,
    input wor id_3,
    output tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri id_8,
    output tri1 id_9,
    output logic id_10,
    output tri id_11,
    output uwire id_12,
    input wor id_13,
    output wand id_14,
    input tri id_15[id_2 : id_17],
    output tri0 id_16,
    input wand _id_17
    , id_23,
    input wor id_18,
    input wor id_19,
    output wor id_20,
    input supply1 id_21
);
  wire id_24;
  ;
  module_0 modCall_1 (
      id_21,
      id_6,
      id_10
  );
  assign modCall_1.id_1 = 0;
  assign id_9 = id_15;
  logic id_25;
  ;
  assign id_25[-1] = -1;
  always id_10 = id_23[id_17] / 1;
  genvar id_26;
  wire id_27, id_28, id_29, id_30;
  logic id_31;
  ;
  wire  id_32;
  logic id_33;
endmodule
