\hypertarget{struct_nvmctrl}{}\doxysection{Nvmctrl Struct Reference}
\label{struct_nvmctrl}\index{Nvmctrl@{Nvmctrl}}


NVMCTRL APB hardware registers.  




{\ttfamily \#include $<$nvmctrl.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_nvmctrl_a7e8613746f6e54c152a3eb2405ab30ef}\label{struct_nvmctrl_a7e8613746f6e54c152a3eb2405ab30ef}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_a___type}{NVMCTRL\+\_\+\+CTRLA\+\_\+\+Type}} {\bfseries CTRLA}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 16) Control A. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_nvmctrl_aba0e2a481e283b58cdadcdd7b2fd4c00}\label{struct_nvmctrl_aba0e2a481e283b58cdadcdd7b2fd4c00}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x2\mbox{]}
\item 
\mbox{\Hypertarget{struct_nvmctrl_a44b8fc771ac33929c8f1f4918c670770}\label{struct_nvmctrl_a44b8fc771ac33929c8f1f4918c670770}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type}{NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type}} {\bfseries CTRLB}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 32) Control B. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_nvmctrl_ae8b9ef6b47510b9a4b83cb5270430bf8}\label{struct_nvmctrl_ae8b9ef6b47510b9a4b83cb5270430bf8}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_n_v_m_c_t_r_l___p_a_r_a_m___type}{NVMCTRL\+\_\+\+PARAM\+\_\+\+Type}} {\bfseries PARAM}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 32) NVM Parameter. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_nvmctrl_a7c7db1c3ef2a8a290f214ae45db87a83}\label{struct_nvmctrl_a7c7db1c3ef2a8a290f214ae45db87a83}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type}{NVMCTRL\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 8) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_nvmctrl_a3cc311117d0045e4fe4029810a6dd649}\label{struct_nvmctrl_a3cc311117d0045e4fe4029810a6dd649}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x3\mbox{]}
\item 
\mbox{\Hypertarget{struct_nvmctrl_a47dd09a378257903197d6d6e47f8ff2e}\label{struct_nvmctrl_a47dd09a378257903197d6d6e47f8ff2e}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type}{NVMCTRL\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 8) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_nvmctrl_abb17a4efe24c204df3385a92a1f00529}\label{struct_nvmctrl_abb17a4efe24c204df3385a92a1f00529}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved3} \mbox{[}0x3\mbox{]}
\item 
\mbox{\Hypertarget{struct_nvmctrl_aa275ec3e71b3fd5455175d593b317548}\label{struct_nvmctrl_aa275ec3e71b3fd5455175d593b317548}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type}{NVMCTRL\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 8) Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_nvmctrl_a4c6b67e9bad8f98b316e65a82dac121f}\label{struct_nvmctrl_a4c6b67e9bad8f98b316e65a82dac121f}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved4} \mbox{[}0x3\mbox{]}
\item 
\mbox{\Hypertarget{struct_nvmctrl_a5fc8ec2dbe51c30255cdb8f274827fd5}\label{struct_nvmctrl_a5fc8ec2dbe51c30255cdb8f274827fd5}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_n_v_m_c_t_r_l___s_t_a_t_u_s___type}{NVMCTRL\+\_\+\+STATUS\+\_\+\+Type}} {\bfseries STATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 16) Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_nvmctrl_aa0bfe17dbfa527a818aab01536dc3c14}\label{struct_nvmctrl_aa0bfe17dbfa527a818aab01536dc3c14}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved5} \mbox{[}0x2\mbox{]}
\item 
\mbox{\Hypertarget{struct_nvmctrl_a839fdde23536d0554617f373c57e702f}\label{struct_nvmctrl_a839fdde23536d0554617f373c57e702f}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_n_v_m_c_t_r_l___a_d_d_r___type}{NVMCTRL\+\_\+\+ADDR\+\_\+\+Type}} {\bfseries ADDR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1C (R/W 32) Address. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_nvmctrl_a2e713321a8bcdb784dff050f63023fe3}\label{struct_nvmctrl_a2e713321a8bcdb784dff050f63023fe3}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_n_v_m_c_t_r_l___l_o_c_k___type}{NVMCTRL\+\_\+\+LOCK\+\_\+\+Type}} {\bfseries LOCK}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x20 (R/W 16) Lock Section. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
NVMCTRL APB hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2nvmctrl_8h}{nvmctrl.\+h}}\end{DoxyCompactItemize}
