/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [39:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [35:0] celloutsig_0_1z;
  reg [13:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [21:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [22:0] celloutsig_0_39z;
  reg [16:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [11:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [22:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  reg [48:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_18z[16] ? celloutsig_0_9z[9] : celloutsig_0_31z;
  assign celloutsig_0_52z = celloutsig_0_25z[0] ? celloutsig_0_39z[8] : celloutsig_0_6z[2];
  assign celloutsig_0_5z = celloutsig_0_4z ? celloutsig_0_3z[12] : celloutsig_0_2z;
  assign celloutsig_1_4z = celloutsig_1_1z[2] ? celloutsig_1_1z[1] : celloutsig_1_1z[4];
  assign celloutsig_0_8z = celloutsig_0_4z ? celloutsig_0_2z : celloutsig_0_0z[4];
  assign celloutsig_0_31z = celloutsig_0_2z ? celloutsig_0_29z[4] : celloutsig_0_6z[0];
  assign celloutsig_0_54z = !(celloutsig_0_52z ? celloutsig_0_30z : celloutsig_0_15z);
  assign celloutsig_0_2z = !(celloutsig_0_1z[27] ? in_data[41] : celloutsig_0_1z[7]);
  assign celloutsig_1_12z = ~celloutsig_1_4z;
  assign celloutsig_0_7z = ~celloutsig_0_0z[0];
  assign celloutsig_0_11z = celloutsig_0_1z[25] | celloutsig_0_2z;
  assign celloutsig_0_19z = celloutsig_0_11z | celloutsig_0_5z;
  assign celloutsig_0_14z = celloutsig_0_0z[4:1] + celloutsig_0_12z[3:0];
  assign celloutsig_0_29z = { celloutsig_0_16z[7:2], celloutsig_0_4z } + { celloutsig_0_1z[22:17], celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[91:88], celloutsig_0_2z, celloutsig_0_0z } >= { in_data[94:91], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_5z[6:5], celloutsig_1_15z, celloutsig_1_12z } >= celloutsig_1_3z[5:2];
  assign celloutsig_0_24z = celloutsig_0_1z[33:22] >= celloutsig_0_20z[11:0];
  assign celloutsig_1_10z = celloutsig_1_3z[10:1] <= celloutsig_1_6z[15:6];
  assign celloutsig_0_15z = in_data[83:74] <= { celloutsig_0_3z[10:5], celloutsig_0_14z };
  assign celloutsig_1_19z = ~ { celloutsig_1_5z[5:2], celloutsig_1_12z };
  assign celloutsig_0_25z = ~ { celloutsig_0_14z[1:0], celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[91:87] | in_data[41:37];
  assign celloutsig_1_0z = in_data[112:97] | in_data[132:117];
  assign celloutsig_1_1z = in_data[133:125] | celloutsig_1_0z[12:4];
  assign celloutsig_1_3z = { celloutsig_1_0z[11:1], celloutsig_1_2z, celloutsig_1_2z } | { in_data[112:106], celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_3z[12:7], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_8z } | { celloutsig_0_6z[1:0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_15z = celloutsig_1_13z[3] & celloutsig_1_12z;
  assign celloutsig_0_23z = ~^ in_data[47:45];
  assign celloutsig_0_30z = ~^ { celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_26z = { celloutsig_0_6z[3:2], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_24z } >> { celloutsig_0_1z[29:9], celloutsig_0_19z };
  assign celloutsig_0_27z = celloutsig_0_20z[9:5] >> celloutsig_0_18z[31:27];
  assign celloutsig_0_18z = { in_data[44:29], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_12z } >> { celloutsig_0_17z[10:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_6z = { celloutsig_0_3z[13:12], celloutsig_0_2z, celloutsig_0_5z } <<< { in_data[23:22], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[61:36], celloutsig_0_0z, celloutsig_0_0z } <<< { in_data[32:7], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_1z[29:28], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z } <<< { in_data[87:84], celloutsig_0_7z };
  assign celloutsig_0_17z = { celloutsig_0_3z[12:6], celloutsig_0_12z } <<< celloutsig_0_9z;
  assign celloutsig_1_2z = celloutsig_1_1z[6:1] ~^ celloutsig_1_1z[7:2];
  assign celloutsig_1_5z = celloutsig_1_0z[10:2] ~^ in_data[173:165];
  assign celloutsig_1_13z = celloutsig_1_1z[8:2] ~^ { celloutsig_1_5z[5:0], celloutsig_1_10z };
  assign celloutsig_0_53z = ~((celloutsig_0_11z & celloutsig_0_35z) | celloutsig_0_35z);
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 17'h00000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_3z = in_data[71:55];
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 49'h0000000000000;
    else if (!clkin_data[0]) celloutsig_1_6z = { in_data[165:135], celloutsig_1_5z, celloutsig_1_5z };
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 12'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_9z = celloutsig_0_1z[26:15];
  always_latch
    if (clkin_data[32]) celloutsig_0_20z = 14'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_20z = celloutsig_0_1z[25:12];
  assign { celloutsig_0_39z[16:12], celloutsig_0_39z[22:17], celloutsig_0_39z[11:3] } = { celloutsig_0_27z, celloutsig_0_26z[21:16], celloutsig_0_16z } ~^ { celloutsig_0_17z[8:4], celloutsig_0_12z[3:1], celloutsig_0_17z[11:9], celloutsig_0_17z[3:0], celloutsig_0_27z };
  assign celloutsig_0_39z[2:0] = 3'h7;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
