

================================================================
== Vivado HLS Report for 'operator_float_div3'
================================================================
* Date:           Fri Aug 24 15:01:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        test_fixed_latency
* Solution:       div3_before
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.178|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   29|    2|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_103  |lut_div3_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     255|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     394|     313|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     187|
|Register         |        -|      -|     297|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     691|     755|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div3_chunk_fu_103  |lut_div3_chunk        |        0|      0|   14|   39|
    |operator_float_dibkb_U9    |operator_float_dibkb  |        0|      0|  190|  137|
    |operator_float_dicud_U10   |operator_float_dicud  |        0|      0|  190|  137|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      0|  394|  313|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_243_p2          |     +    |      0|  0|  15|           2|           8|
    |xf_V_fu_344_p2               |     +    |      0|  0|  33|           1|          26|
    |new_exp_V_1_fu_190_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_238_p2            |     -    |      0|  0|  15|           1|           8|
    |sel_tmp4_fu_260_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp8_fu_287_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_232_p2               |   icmp   |      0|  0|  11|           7|           1|
    |tmp_1_fu_177_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_2_fu_186_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_4_fu_214_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_5_fu_219_p2              |   icmp   |      0|  0|  11|           8|           8|
    |sel_tmp3_demorgan_fu_248_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_8_fu_201_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_206_p3          |  select  |      0|  0|   8|           1|           8|
    |p_new_exp_V_1_fu_194_p3      |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_266_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_274_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_4_fu_292_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_cast_cast_fu_169_p3  |  select  |      0|  0|   2|           1|           1|
    |xf_V_1_fu_305_p3             |  select  |      0|  0|  24|           1|          24|
    |xf_V_2_fu_337_p3             |  select  |      0|  0|  26|           1|          26|
    |sel_tmp3_fu_254_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp7_fu_282_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 255|          65|         156|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  113|         24|    1|         24|
    |ap_phi_mux_p_Repl2_s_phi_fu_97_p4  |    9|          2|   23|         46|
    |grp_lut_div3_chunk_fu_103_d_V      |   41|          8|    4|         32|
    |grp_lut_div3_chunk_fu_103_r_in_V   |   15|          3|    2|          6|
    |p_Repl2_s_reg_94                   |    9|          2|   23|         46|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  187|         39|   53|        154|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  23|   0|   23|          0|
    |d_chunk_V_reg_589                       |   2|   0|    4|          2|
    |grp_lut_div3_chunk_fu_103_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_507                            |   1|   0|    1|          0|
    |new_exp_V_reg_455                       |   8|   0|    8|          0|
    |new_mant_V_reg_465                      |  23|   0|   23|          0|
    |p_Repl2_1_reg_491                       |   8|   0|    8|          0|
    |p_Repl2_2_reg_450                       |   1|   0|    1|          0|
    |p_Repl2_s_reg_94                        |  23|   0|   23|          0|
    |p_Result_25_1_i_i_reg_564               |   4|   0|    4|          0|
    |p_Result_25_2_i_i_reg_569               |   4|   0|    4|          0|
    |p_Result_25_3_i_i_reg_574               |   4|   0|    4|          0|
    |p_Result_25_4_i_i_reg_579               |   4|   0|    4|          0|
    |p_Result_25_i_i_reg_559                 |   4|   0|    4|          0|
    |p_Result_i_i_reg_554                    |   2|   0|    2|          0|
    |p_Val2_s_reg_445                        |  32|   0|   32|          0|
    |q_chunk_V_1_reg_599                     |   4|   0|    4|          0|
    |q_chunk_V_2_reg_604                     |   4|   0|    4|          0|
    |q_chunk_V_3_reg_609                     |   4|   0|    4|          0|
    |q_chunk_V_4_reg_614                     |   4|   0|    4|          0|
    |q_chunk_V_5_reg_619                     |   4|   0|    4|          0|
    |reg_130                                 |   2|   0|    2|          0|
    |shift_V_3_reg_512                       |   8|   0|    8|          0|
    |shift_V_4_reg_517                       |   8|   0|    8|          0|
    |shift_V_cast_cast_reg_472               |   2|   0|    8|          6|
    |tmp_14_reg_584                          |   4|   0|    4|          0|
    |tmp_15_reg_594                          |   3|   0|    3|          0|
    |tmp_1_reg_480                           |   1|   0|    1|          0|
    |tmp_4_reg_496                           |   1|   0|    1|          0|
    |tmp_5_reg_502                           |   1|   0|    1|          0|
    |tmp_6_reg_549                           |  32|   0|   32|          0|
    |tmp_7_reg_544                           |  24|   0|   24|          0|
    |xf_V_1_reg_523                          |  24|   0|   24|          0|
    |xf_V_3_cast_reg_486                     |  23|   0|   24|          1|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 297|   0|  306|          9|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div3 | return value |
|in_r       |  in |   32|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_1)
	23  / (tmp_1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 24 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:23->test.cpp:98]   --->   Operation 25 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:24->test.cpp:98]   --->   Operation 26 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:25->test.cpp:98]   --->   Operation 27 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i32 %p_Val2_s to i23" [test.cpp:26->test.cpp:98]   --->   Operation 28 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 22)" [test.cpp:104]   --->   Operation 29 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i8 1, i8 2" [test.cpp:104]   --->   Operation 30 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.22ns)   --->   "%tmp_1 = icmp eq i8 %new_exp_V, -1" [test.cpp:106]   --->   Operation 31 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !161"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !167"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_float_div3_s) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%xf_V_3_cast = zext i23 %new_mant_V to i24" [test.cpp:103]   --->   Operation 35 'zext' 'xf_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.22ns)   --->   "%tmp_2 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:107]   --->   Operation 36 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast" [test.cpp:110]   --->   Operation 37 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_1, i8 -1, i8 0" [test.cpp:80->test.cpp:131]   --->   Operation 38 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_8 = or i1 %tmp_1, %tmp_2" [test.cpp:80->test.cpp:131]   --->   Operation 39 'or' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_8, i8 %p_new_exp_V_1, i8 %new_exp_V_1" [test.cpp:80->test.cpp:131]   --->   Operation 40 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.06ns)   --->   "br i1 %tmp_1, label %._crit_edge416, label %_ifconv1" [test.cpp:111]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.06>
ST_2 : Operation 42 [1/1] (1.22ns)   --->   "%tmp_4 = icmp eq i8 %new_exp_V, 0" [test.cpp:112]   --->   Operation 42 'icmp' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.22ns)   --->   "%tmp_5 = icmp ult i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:115]   --->   Operation 43 'icmp' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [test.cpp:116]   --->   Operation 44 'partselect' 'tmp_12' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.18ns)   --->   "%icmp = icmp eq i7 %tmp_12, 0" [test.cpp:116]   --->   Operation 45 'icmp' 'icmp' <Predicate = (!tmp_1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.39ns)   --->   "%shift_V = sub i8 1, %new_exp_V" [test.cpp:117]   --->   Operation 46 'sub' 'shift_V' <Predicate = (!tmp_1)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -1, %new_exp_V" [test.cpp:119]   --->   Operation 47 'add' 'shift_V_1' <Predicate = (!tmp_1)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_demorgan = or i1 %tmp_4, %tmp_5" [test.cpp:112]   --->   Operation 48 'or' 'sel_tmp3_demorgan' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = xor i1 %sel_tmp3_demorgan, true" [test.cpp:112]   --->   Operation 49 'xor' 'sel_tmp3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp4 = and i1 %icmp, %sel_tmp3" [test.cpp:116]   --->   Operation 50 'and' 'sel_tmp4' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp4, i8 %shift_V, i8 %shift_V_1" [test.cpp:116]   --->   Operation 51 'select' 'shift_V_2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_4, i8 0, i8 %shift_V_2" [test.cpp:112]   --->   Operation 52 'select' 'shift_V_3' <Predicate = (!tmp_1)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = xor i1 %tmp_4, true" [test.cpp:112]   --->   Operation 53 'xor' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp8 = and i1 %tmp_5, %sel_tmp7" [test.cpp:115]   --->   Operation 54 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp8, i8 %shift_V_cast_cast, i8 %shift_V_3" [test.cpp:115]   --->   Operation 55 'select' 'shift_V_4' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %new_mant_V)" [test.cpp:123]   --->   Operation 56 'bitconcatenate' 'tmp_9' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.66ns)   --->   "%xf_V_1 = select i1 %tmp_4, i24 %xf_V_3_cast, i24 %tmp_9" [test.cpp:112]   --->   Operation 57 'select' 'xf_V_1' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = zext i24 %xf_V_1 to i32" [test.cpp:125]   --->   Operation 58 'zext' 'tmp_s' <Predicate = (!icmp)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = zext i8 %shift_V_4 to i32" [test.cpp:125]   --->   Operation 59 'zext' 'tmp_3' <Predicate = (!icmp)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i8 %shift_V_4 to i24" [test.cpp:125]   --->   Operation 60 'zext' 'tmp_3_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_4 : Operation 61 [4/4] (1.94ns)   --->   "%tmp_7 = lshr i24 %xf_V_1, %tmp_3_cast" [test.cpp:125]   --->   Operation 61 'lshr' 'tmp_7' <Predicate = (icmp)> <Delay = 1.94> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [4/4] (1.94ns)   --->   "%tmp_6 = shl i32 %tmp_s, %tmp_3" [test.cpp:127]   --->   Operation 62 'shl' 'tmp_6' <Predicate = (!icmp)> <Delay = 1.94> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.94>
ST_5 : Operation 63 [3/4] (1.94ns)   --->   "%tmp_7 = lshr i24 %xf_V_1, %tmp_3_cast" [test.cpp:125]   --->   Operation 63 'lshr' 'tmp_7' <Predicate = (icmp)> <Delay = 1.94> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [3/4] (1.94ns)   --->   "%tmp_6 = shl i32 %tmp_s, %tmp_3" [test.cpp:127]   --->   Operation 64 'shl' 'tmp_6' <Predicate = (!icmp)> <Delay = 1.94> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.94>
ST_6 : Operation 65 [2/4] (1.94ns)   --->   "%tmp_7 = lshr i24 %xf_V_1, %tmp_3_cast" [test.cpp:125]   --->   Operation 65 'lshr' 'tmp_7' <Predicate = (icmp)> <Delay = 1.94> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [2/4] (1.94ns)   --->   "%tmp_6 = shl i32 %tmp_s, %tmp_3" [test.cpp:127]   --->   Operation 66 'shl' 'tmp_6' <Predicate = (!icmp)> <Delay = 1.94> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.94>
ST_7 : Operation 67 [1/4] (1.94ns)   --->   "%tmp_7 = lshr i24 %xf_V_1, %tmp_3_cast" [test.cpp:125]   --->   Operation 67 'lshr' 'tmp_7' <Predicate = (icmp)> <Delay = 1.94> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/4] (1.94ns)   --->   "%tmp_6 = shl i32 %tmp_s, %tmp_3" [test.cpp:127]   --->   Operation 68 'shl' 'tmp_6' <Predicate = (!icmp)> <Delay = 1.94> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.67>
ST_8 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_10 = zext i24 %tmp_7 to i26" [test.cpp:125]   --->   Operation 69 'zext' 'tmp_10' <Predicate = (icmp)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_13 = trunc i32 %tmp_6 to i26" [test.cpp:127]   --->   Operation 70 'trunc' 'tmp_13' <Predicate = (!icmp)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%xf_V_2 = select i1 %icmp, i26 %tmp_10, i26 %tmp_13" [test.cpp:116]   --->   Operation 71 'select' 'xf_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (1.67ns) (out node of the LUT)   --->   "%xf_V = add i26 1, %xf_V_2" [test.cpp:128]   --->   Operation 72 'add' 'xf_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i2 @_ssdm_op_PartSelect.i2.i26.i32.i32(i26 %xf_V, i32 24, i32 25) nounwind" [test.cpp:57->test.cpp:72->test.cpp:129]   --->   Operation 73 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_25_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V, i32 20, i32 23) nounwind" [test.cpp:63->test.cpp:72->test.cpp:129]   --->   Operation 74 'partselect' 'p_Result_25_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_25_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V, i32 16, i32 19) nounwind" [test.cpp:63->test.cpp:72->test.cpp:129]   --->   Operation 75 'partselect' 'p_Result_25_1_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_25_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V, i32 12, i32 15) nounwind" [test.cpp:63->test.cpp:72->test.cpp:129]   --->   Operation 76 'partselect' 'p_Result_25_2_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_25_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V, i32 8, i32 11) nounwind" [test.cpp:63->test.cpp:72->test.cpp:129]   --->   Operation 77 'partselect' 'p_Result_25_3_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_25_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V, i32 4, i32 7) nounwind" [test.cpp:63->test.cpp:72->test.cpp:129]   --->   Operation 78 'partselect' 'p_Result_25_4_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i26 %xf_V to i4" [test.cpp:63->test.cpp:72->test.cpp:129]   --->   Operation 79 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.17>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i2 %p_Result_i_i to i4" [test.cpp:57->test.cpp:72->test.cpp:129]   --->   Operation 80 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [2/2] (2.17ns)   --->   "%call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:58->test.cpp:72->test.cpp:129]   --->   Operation 81 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.33>
ST_10 : Operation 82 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:58->test.cpp:72->test.cpp:129]   --->   Operation 82 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i4, i2 } %call_ret1_i_i, 1" [test.cpp:58->test.cpp:72->test.cpp:129]   --->   Operation 83 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.17>
ST_11 : Operation 84 [2/2] (2.17ns)   --->   "%call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_i_i, i2 %r_V) nounwind" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 84 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.33>
ST_12 : Operation 85 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_i_i, i2 %r_V) nounwind" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 85 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%q_chunk_V = extractvalue { i4, i2 } %call_ret2_i_i, 0" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 86 'extractvalue' 'q_chunk_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i4, i2 } %call_ret2_i_i, 1" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 87 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i4 %q_chunk_V to i3" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 88 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.17>
ST_13 : Operation 89 [2/2] (2.17ns)   --->   "%call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_1_i_i, i2 %r_V_1) nounwind" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 89 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.33>
ST_14 : Operation 90 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_1_i_i, i2 %r_V_1) nounwind" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 90 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%q_chunk_V_1 = extractvalue { i4, i2 } %call_ret3_i_i, 0" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 91 'extractvalue' 'q_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i4, i2 } %call_ret3_i_i, 1" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 92 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.17>
ST_15 : Operation 93 [2/2] (2.17ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_2_i_i, i2 %r_V_2) nounwind" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 93 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.33>
ST_16 : Operation 94 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_2_i_i, i2 %r_V_2) nounwind" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 94 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%q_chunk_V_2 = extractvalue { i4, i2 } %call_ret4_i_i, 0" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 95 'extractvalue' 'q_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i4, i2 } %call_ret4_i_i, 1" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 96 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.17>
ST_17 : Operation 97 [2/2] (2.17ns)   --->   "%call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_3_i_i, i2 %r_V_3) nounwind" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 97 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.33>
ST_18 : Operation 98 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_3_i_i, i2 %r_V_3) nounwind" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 98 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%q_chunk_V_3 = extractvalue { i4, i2 } %call_ret5_i_i, 0" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 99 'extractvalue' 'q_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i4, i2 } %call_ret5_i_i, 1" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 100 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.17>
ST_19 : Operation 101 [2/2] (2.17ns)   --->   "%call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_4_i_i, i2 %r_V_4) nounwind" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 101 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.33>
ST_20 : Operation 102 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_4_i_i, i2 %r_V_4) nounwind" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 102 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%q_chunk_V_4 = extractvalue { i4, i2 } %call_ret6_i_i, 0" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 103 'extractvalue' 'q_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i4, i2 } %call_ret6_i_i, 1" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 104 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.17>
ST_21 : Operation 105 [2/2] (2.17ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp_14, i2 %r_V_5) nounwind" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 105 'call' 'call_ret_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.33>
ST_22 : Operation 106 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp_14, i2 %r_V_5) nounwind" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 106 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%q_chunk_V_5 = extractvalue { i4, i2 } %call_ret_i_i, 0" [test.cpp:64->test.cpp:72->test.cpp:129]   --->   Operation 107 'extractvalue' 'q_chunk_V_5' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.06>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i3.i4.i4.i4.i4.i4(i3 %tmp_15, i4 %q_chunk_V_1, i4 %q_chunk_V_2, i4 %q_chunk_V_3, i4 %q_chunk_V_4, i4 %q_chunk_V_5)" [test.cpp:129]   --->   Operation 108 'bitconcatenate' 'new_mant_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [test.cpp:130]   --->   Operation 109 'br' <Predicate = (!tmp_1)> <Delay = 1.06>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i23 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 110 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:81->test.cpp:131]   --->   Operation 111 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_s to float" [test.cpp:82->test.cpp:131]   --->   Operation 112 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:132]   --->   Operation 113 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 000000000000000000000000]
p_Val2_s          (bitcast       ) [ 001000000000000000000000]
p_Repl2_2         (bitselect     ) [ 001111111111111111111111]
new_exp_V         (partselect    ) [ 001000000000000000000000]
new_mant_V        (trunc         ) [ 001111111111111111111111]
tmp               (bitselect     ) [ 000000000000000000000000]
shift_V_cast_cast (select        ) [ 001100000000000000000000]
tmp_1             (icmp          ) [ 001111111111111111111111]
StgValue_32       (specbitsmap   ) [ 000000000000000000000000]
StgValue_33       (specbitsmap   ) [ 000000000000000000000000]
StgValue_34       (spectopmodule ) [ 000000000000000000000000]
xf_V_3_cast       (zext          ) [ 000100000000000000000000]
tmp_2             (icmp          ) [ 000000000000000000000000]
new_exp_V_1       (sub           ) [ 000000000000000000000000]
p_new_exp_V_1     (select        ) [ 000000000000000000000000]
tmp_8             (or            ) [ 000000000000000000000000]
p_Repl2_1         (select        ) [ 000111111111111111111111]
StgValue_41       (br            ) [ 001111111111111111111111]
tmp_4             (icmp          ) [ 000100000000000000000000]
tmp_5             (icmp          ) [ 000100000000000000000000]
tmp_12            (partselect    ) [ 000000000000000000000000]
icmp              (icmp          ) [ 000111111000000000000000]
shift_V           (sub           ) [ 000000000000000000000000]
shift_V_1         (add           ) [ 000000000000000000000000]
sel_tmp3_demorgan (or            ) [ 000000000000000000000000]
sel_tmp3          (xor           ) [ 000000000000000000000000]
sel_tmp4          (and           ) [ 000000000000000000000000]
shift_V_2         (select        ) [ 000000000000000000000000]
shift_V_3         (select        ) [ 000100000000000000000000]
sel_tmp7          (xor           ) [ 000000000000000000000000]
sel_tmp8          (and           ) [ 000000000000000000000000]
shift_V_4         (select        ) [ 000010000000000000000000]
tmp_9             (bitconcatenate) [ 000000000000000000000000]
xf_V_1            (select        ) [ 000011110000000000000000]
tmp_s             (zext          ) [ 000001110000000000000000]
tmp_3             (zext          ) [ 000001110000000000000000]
tmp_3_cast        (zext          ) [ 000001110000000000000000]
tmp_7             (lshr          ) [ 000000001000000000000000]
tmp_6             (shl           ) [ 000000001000000000000000]
tmp_10            (zext          ) [ 000000000000000000000000]
tmp_13            (trunc         ) [ 000000000000000000000000]
xf_V_2            (select        ) [ 000000000000000000000000]
xf_V              (add           ) [ 000000000000000000000000]
p_Result_i_i      (partselect    ) [ 000000000100000000000000]
p_Result_25_i_i   (partselect    ) [ 000000000111100000000000]
p_Result_25_1_i_i (partselect    ) [ 000000000111111000000000]
p_Result_25_2_i_i (partselect    ) [ 000000000111111110000000]
p_Result_25_3_i_i (partselect    ) [ 000000000111111111100000]
p_Result_25_4_i_i (partselect    ) [ 000000000111111111111000]
tmp_14            (trunc         ) [ 000000000111111111111110]
d_chunk_V         (zext          ) [ 000000000010000000000000]
call_ret1_i_i     (call          ) [ 000000000000000000000000]
r_V               (extractvalue  ) [ 000000000001100000000000]
call_ret2_i_i     (call          ) [ 000000000000000000000000]
q_chunk_V         (extractvalue  ) [ 000000000000000000000000]
r_V_1             (extractvalue  ) [ 000000000000011000000000]
tmp_15            (trunc         ) [ 000000000000011111111111]
call_ret3_i_i     (call          ) [ 000000000000000000000000]
q_chunk_V_1       (extractvalue  ) [ 000000000000000111111111]
r_V_2             (extractvalue  ) [ 000000000000000110000000]
call_ret4_i_i     (call          ) [ 000000000000000000000000]
q_chunk_V_2       (extractvalue  ) [ 000000000000000001111111]
r_V_3             (extractvalue  ) [ 000000000000000001100000]
call_ret5_i_i     (call          ) [ 000000000000000000000000]
q_chunk_V_3       (extractvalue  ) [ 000000000000000000011111]
r_V_4             (extractvalue  ) [ 000000000000000000011000]
call_ret6_i_i     (call          ) [ 000000000000000000000000]
q_chunk_V_4       (extractvalue  ) [ 000000000000000000000111]
r_V_5             (extractvalue  ) [ 000000000000000000000110]
call_ret_i_i      (call          ) [ 000000000000000000000000]
q_chunk_V_5       (extractvalue  ) [ 000000000000000000000001]
new_mant_V_1      (bitconcatenate) [ 000000000000000000000000]
StgValue_109      (br            ) [ 000000000000000000000000]
p_Repl2_s         (phi           ) [ 000000000000000000000001]
p_Result_s        (bitconcatenate) [ 000000000000000000000000]
out               (bitcast       ) [ 000000000000000000000000]
StgValue_113      (ret           ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div3_s"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div3_chunk"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i3.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="in_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="94" class="1005" name="p_Repl2_s_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="23" slack="2147483647"/>
<pin id="96" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_Repl2_s_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="23" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="23" slack="22"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/23 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_lut_div3_chunk_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="0"/>
<pin id="106" dir="0" index="2" bw="2" slack="0"/>
<pin id="107" dir="0" index="3" bw="1" slack="0"/>
<pin id="108" dir="0" index="4" bw="1" slack="0"/>
<pin id="109" dir="0" index="5" bw="1" slack="0"/>
<pin id="110" dir="0" index="6" bw="1" slack="0"/>
<pin id="111" dir="0" index="7" bw="1" slack="0"/>
<pin id="112" dir="0" index="8" bw="1" slack="0"/>
<pin id="113" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i_i/9 call_ret2_i_i/11 call_ret3_i_i/13 call_ret4_i_i/15 call_ret5_i_i/17 call_ret6_i_i/19 call_ret_i_i/21 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/10 r_V_1/12 r_V_2/14 r_V_3/16 r_V_4/18 r_V_5/20 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/12 q_chunk_V_1/14 q_chunk_V_2/16 q_chunk_V_3/18 q_chunk_V_4/20 q_chunk_V_5/22 "/>
</bind>
</comp>

<comp id="130" class="1005" name="reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="1"/>
<pin id="132" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_Val2_s_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_Repl2_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="6" slack="0"/>
<pin id="143" dir="1" index="3" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="new_exp_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="6" slack="0"/>
<pin id="151" dir="0" index="3" bw="6" slack="0"/>
<pin id="152" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="new_mant_V_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="shift_V_cast_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xf_V_3_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="23" slack="1"/>
<pin id="185" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_3_cast/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="0" index="1" bw="8" slack="1"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="new_exp_V_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="1"/>
<pin id="192" dir="0" index="1" bw="3" slack="1"/>
<pin id="193" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_new_exp_V_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_8_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Repl2_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="21"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_5_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="1"/>
<pin id="221" dir="0" index="1" bw="8" slack="1"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_12_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="0" index="3" bw="6" slack="0"/>
<pin id="228" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="7" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="shift_V_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="1"/>
<pin id="241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="shift_V_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="1"/>
<pin id="246" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sel_tmp3_demorgan_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp3_demorgan/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sel_tmp3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sel_tmp4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shift_V_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="shift_V_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sel_tmp7_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sel_tmp8_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="shift_V_4_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="2"/>
<pin id="295" dir="0" index="2" bw="8" slack="1"/>
<pin id="296" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_9_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="24" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="23" slack="2"/>
<pin id="302" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="xf_V_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="24" slack="1"/>
<pin id="308" dir="0" index="2" bw="24" slack="0"/>
<pin id="309" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_3_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="1"/>
<pin id="319" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="24" slack="1"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="24" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_10_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="24" slack="1"/>
<pin id="333" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_13_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="337" class="1004" name="xf_V_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="6"/>
<pin id="339" dir="0" index="1" bw="26" slack="0"/>
<pin id="340" dir="0" index="2" bw="26" slack="0"/>
<pin id="341" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_2/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="xf_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="26" slack="0"/>
<pin id="347" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_Result_i_i_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="26" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="0" index="3" bw="6" slack="0"/>
<pin id="355" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Result_25_i_i_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="26" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="0" index="3" bw="6" slack="0"/>
<pin id="365" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25_i_i/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_Result_25_1_i_i_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="26" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="0" index="3" bw="6" slack="0"/>
<pin id="375" dir="1" index="4" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25_1_i_i/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_Result_25_2_i_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="26" slack="0"/>
<pin id="383" dir="0" index="2" bw="5" slack="0"/>
<pin id="384" dir="0" index="3" bw="5" slack="0"/>
<pin id="385" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25_2_i_i/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_Result_25_3_i_i_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="26" slack="0"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="0" index="3" bw="5" slack="0"/>
<pin id="395" dir="1" index="4" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25_3_i_i/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_25_4_i_i_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="26" slack="0"/>
<pin id="403" dir="0" index="2" bw="4" slack="0"/>
<pin id="404" dir="0" index="3" bw="4" slack="0"/>
<pin id="405" dir="1" index="4" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25_4_i_i/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_14_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="26" slack="0"/>
<pin id="412" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="d_chunk_V_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="1"/>
<pin id="416" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_15_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="new_mant_V_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="23" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="11"/>
<pin id="425" dir="0" index="2" bw="4" slack="9"/>
<pin id="426" dir="0" index="3" bw="4" slack="7"/>
<pin id="427" dir="0" index="4" bw="4" slack="5"/>
<pin id="428" dir="0" index="5" bw="4" slack="3"/>
<pin id="429" dir="0" index="6" bw="4" slack="1"/>
<pin id="430" dir="1" index="7" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V_1/23 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_Result_s_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="22"/>
<pin id="436" dir="0" index="2" bw="8" slack="21"/>
<pin id="437" dir="0" index="3" bw="23" slack="0"/>
<pin id="438" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/23 "/>
</bind>
</comp>

<comp id="441" class="1004" name="out_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/23 "/>
</bind>
</comp>

<comp id="445" class="1005" name="p_Val2_s_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="450" class="1005" name="p_Repl2_2_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="22"/>
<pin id="452" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="455" class="1005" name="new_exp_V_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V "/>
</bind>
</comp>

<comp id="465" class="1005" name="new_mant_V_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="23" slack="1"/>
<pin id="467" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="472" class="1005" name="shift_V_cast_cast_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_cast_cast "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="486" class="1005" name="xf_V_3_cast_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="24" slack="1"/>
<pin id="488" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_3_cast "/>
</bind>
</comp>

<comp id="491" class="1005" name="p_Repl2_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="21"/>
<pin id="493" dir="1" index="1" bw="8" slack="21"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_4_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_5_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="507" class="1005" name="icmp_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="2"/>
<pin id="509" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="512" class="1005" name="shift_V_3_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_3 "/>
</bind>
</comp>

<comp id="517" class="1005" name="shift_V_4_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="523" class="1005" name="xf_V_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="24" slack="1"/>
<pin id="525" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_s_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp_3_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="539" class="1005" name="tmp_3_cast_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="24" slack="1"/>
<pin id="541" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_7_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="24" slack="1"/>
<pin id="546" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_6_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="554" class="1005" name="p_Result_i_i_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="1"/>
<pin id="556" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i_i "/>
</bind>
</comp>

<comp id="559" class="1005" name="p_Result_25_i_i_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="3"/>
<pin id="561" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_25_i_i "/>
</bind>
</comp>

<comp id="564" class="1005" name="p_Result_25_1_i_i_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="5"/>
<pin id="566" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="p_Result_25_1_i_i "/>
</bind>
</comp>

<comp id="569" class="1005" name="p_Result_25_2_i_i_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="7"/>
<pin id="571" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_25_2_i_i "/>
</bind>
</comp>

<comp id="574" class="1005" name="p_Result_25_3_i_i_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="9"/>
<pin id="576" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="p_Result_25_3_i_i "/>
</bind>
</comp>

<comp id="579" class="1005" name="p_Result_25_4_i_i_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="11"/>
<pin id="581" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="p_Result_25_4_i_i "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_14_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="13"/>
<pin id="586" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="589" class="1005" name="d_chunk_V_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="1"/>
<pin id="591" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_15_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="3" slack="11"/>
<pin id="596" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="599" class="1005" name="q_chunk_V_1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="9"/>
<pin id="601" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="q_chunk_V_1 "/>
</bind>
</comp>

<comp id="604" class="1005" name="q_chunk_V_2_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="7"/>
<pin id="606" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="q_chunk_V_2 "/>
</bind>
</comp>

<comp id="609" class="1005" name="q_chunk_V_3_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="5"/>
<pin id="611" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="q_chunk_V_3 "/>
</bind>
</comp>

<comp id="614" class="1005" name="q_chunk_V_4_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="3"/>
<pin id="616" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="q_chunk_V_4 "/>
</bind>
</comp>

<comp id="619" class="1005" name="q_chunk_V_5_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="1"/>
<pin id="621" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="114"><net_src comp="80" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="82" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="103" pin=4"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="103" pin=5"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="103" pin=6"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="103" pin=7"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="103" pin=8"/></net>

<net id="125"><net_src comp="103" pin="9"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="103" pin="9"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="122" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="138"><net_src comp="88" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="135" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="160"><net_src comp="135" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="135" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="147" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="186" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="194" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="190" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="236"><net_src comp="223" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="214" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="219" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="232" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="238" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="243" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="214" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="266" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="311" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="314" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="342"><net_src comp="331" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="337" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="56" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="58" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="344" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="62" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="344" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="386"><net_src comp="60" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="344" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="344" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="72" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="74" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="344" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="76" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="78" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="413"><net_src comp="344" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="421"><net_src comp="126" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="431"><net_src comp="84" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="422" pin="7"/><net_sink comp="97" pin=0"/></net>

<net id="439"><net_src comp="86" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="97" pin="4"/><net_sink comp="433" pin=3"/></net>

<net id="444"><net_src comp="433" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="135" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="453"><net_src comp="139" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="458"><net_src comp="147" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="468"><net_src comp="157" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="475"><net_src comp="169" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="483"><net_src comp="177" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="489"><net_src comp="183" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="494"><net_src comp="206" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="499"><net_src comp="214" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="505"><net_src comp="219" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="510"><net_src comp="232" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="515"><net_src comp="274" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="520"><net_src comp="292" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="526"><net_src comp="305" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="532"><net_src comp="311" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="537"><net_src comp="314" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="542"><net_src comp="317" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="547"><net_src comp="320" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="552"><net_src comp="325" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="557"><net_src comp="350" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="562"><net_src comp="360" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="567"><net_src comp="370" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="572"><net_src comp="380" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="577"><net_src comp="390" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="582"><net_src comp="400" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="587"><net_src comp="410" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="592"><net_src comp="414" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="597"><net_src comp="418" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="602"><net_src comp="126" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="607"><net_src comp="126" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="422" pin=3"/></net>

<net id="612"><net_src comp="126" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="617"><net_src comp="126" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="422" pin=5"/></net>

<net id="622"><net_src comp="126" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="422" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div3 : in_r | {1 }
	Port: operator_float_div3 : r0 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div3 : r1 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div3 : q0 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div3 : q1 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div3 : q2 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div3 : q3 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V : 1
		tmp : 1
		shift_V_cast_cast : 2
		tmp_1 : 2
	State 2
		tmp_8 : 1
		p_Repl2_1 : 1
		icmp : 1
		sel_tmp3_demorgan : 1
		sel_tmp3 : 1
		sel_tmp4 : 1
		shift_V_2 : 1
		shift_V_3 : 2
	State 3
		xf_V_1 : 1
	State 4
		tmp_7 : 1
		tmp_6 : 1
	State 5
	State 6
	State 7
	State 8
		xf_V_2 : 1
		xf_V : 2
		p_Result_i_i : 3
		p_Result_25_i_i : 3
		p_Result_25_1_i_i : 3
		p_Result_25_2_i_i : 3
		p_Result_25_3_i_i : 3
		p_Result_25_4_i_i : 3
		tmp_14 : 3
	State 9
		call_ret1_i_i : 1
	State 10
		r_V : 1
	State 11
	State 12
		q_chunk_V : 1
		r_V_1 : 1
		tmp_15 : 2
	State 13
	State 14
		q_chunk_V_1 : 1
		r_V_2 : 1
	State 15
	State 16
		q_chunk_V_2 : 1
		r_V_3 : 1
	State 17
	State 18
		q_chunk_V_3 : 1
		r_V_4 : 1
	State 19
	State 20
		q_chunk_V_4 : 1
		r_V_5 : 1
	State 21
	State 22
		q_chunk_V_5 : 1
	State 23
		p_Repl2_s : 1
		p_Result_s : 2
		out : 3
		StgValue_113 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |         grp_fu_320        |    0    |   190   |   137   |
|----------|---------------------------|---------|---------|---------|
|    shl   |         grp_fu_325        |    0    |   190   |   137   |
|----------|---------------------------|---------|---------|---------|
|          |  shift_V_cast_cast_fu_169 |    0    |    0    |    8    |
|          |    p_new_exp_V_1_fu_194   |    0    |    0    |    8    |
|          |      p_Repl2_1_fu_206     |    0    |    0    |    8    |
|  select  |      shift_V_2_fu_266     |    0    |    0    |    8    |
|          |      shift_V_3_fu_274     |    0    |    0    |    8    |
|          |      shift_V_4_fu_292     |    0    |    0    |    8    |
|          |       xf_V_1_fu_305       |    0    |    0    |    24   |
|          |       xf_V_2_fu_337       |    0    |    0    |    26   |
|----------|---------------------------|---------|---------|---------|
|   call   | grp_lut_div3_chunk_fu_103 |  6.366  |    36   |    54   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_1_fu_177       |    0    |    0    |    11   |
|          |        tmp_2_fu_186       |    0    |    0    |    11   |
|   icmp   |        tmp_4_fu_214       |    0    |    0    |    11   |
|          |        tmp_5_fu_219       |    0    |    0    |    11   |
|          |        icmp_fu_232        |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|    add   |      shift_V_1_fu_243     |    0    |    0    |    15   |
|          |        xf_V_fu_344        |    0    |    0    |    33   |
|----------|---------------------------|---------|---------|---------|
|    sub   |     new_exp_V_1_fu_190    |    0    |    0    |    15   |
|          |       shift_V_fu_238      |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|    or    |        tmp_8_fu_201       |    0    |    0    |    6    |
|          |  sel_tmp3_demorgan_fu_248 |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      sel_tmp3_fu_254      |    0    |    0    |    6    |
|          |      sel_tmp7_fu_282      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    and   |      sel_tmp4_fu_260      |    0    |    0    |    6    |
|          |      sel_tmp8_fu_287      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|   read   |     in_read_read_fu_88    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|extractvalue|         grp_fu_122        |    0    |    0    |    0    |
|          |         grp_fu_126        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_139     |    0    |    0    |    0    |
|          |         tmp_fu_161        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      new_exp_V_fu_147     |    0    |    0    |    0    |
|          |       tmp_12_fu_223       |    0    |    0    |    0    |
|          |    p_Result_i_i_fu_350    |    0    |    0    |    0    |
|partselect|   p_Result_25_i_i_fu_360  |    0    |    0    |    0    |
|          |  p_Result_25_1_i_i_fu_370 |    0    |    0    |    0    |
|          |  p_Result_25_2_i_i_fu_380 |    0    |    0    |    0    |
|          |  p_Result_25_3_i_i_fu_390 |    0    |    0    |    0    |
|          |  p_Result_25_4_i_i_fu_400 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     new_mant_V_fu_157     |    0    |    0    |    0    |
|   trunc  |       tmp_13_fu_334       |    0    |    0    |    0    |
|          |       tmp_14_fu_410       |    0    |    0    |    0    |
|          |       tmp_15_fu_418       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     xf_V_3_cast_fu_183    |    0    |    0    |    0    |
|          |        tmp_s_fu_311       |    0    |    0    |    0    |
|   zext   |        tmp_3_fu_314       |    0    |    0    |    0    |
|          |     tmp_3_cast_fu_317     |    0    |    0    |    0    |
|          |       tmp_10_fu_331       |    0    |    0    |    0    |
|          |      d_chunk_V_fu_414     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_9_fu_298       |    0    |    0    |    0    |
|bitconcatenate|    new_mant_V_1_fu_422    |    0    |    0    |    0    |
|          |     p_Result_s_fu_433     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  6.366  |   416   |   595   |
|----------|---------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| q3 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    d_chunk_V_reg_589    |    4   |
|       icmp_reg_507      |    1   |
|    new_exp_V_reg_455    |    8   |
|    new_mant_V_reg_465   |   23   |
|    p_Repl2_1_reg_491    |    8   |
|    p_Repl2_2_reg_450    |    1   |
|     p_Repl2_s_reg_94    |   23   |
|p_Result_25_1_i_i_reg_564|    4   |
|p_Result_25_2_i_i_reg_569|    4   |
|p_Result_25_3_i_i_reg_574|    4   |
|p_Result_25_4_i_i_reg_579|    4   |
| p_Result_25_i_i_reg_559 |    4   |
|   p_Result_i_i_reg_554  |    2   |
|     p_Val2_s_reg_445    |   32   |
|   q_chunk_V_1_reg_599   |    4   |
|   q_chunk_V_2_reg_604   |    4   |
|   q_chunk_V_3_reg_609   |    4   |
|   q_chunk_V_4_reg_614   |    4   |
|   q_chunk_V_5_reg_619   |    4   |
|         reg_130         |    2   |
|    shift_V_3_reg_512    |    8   |
|    shift_V_4_reg_517    |    8   |
|shift_V_cast_cast_reg_472|    8   |
|      tmp_14_reg_584     |    4   |
|      tmp_15_reg_594     |    3   |
|      tmp_1_reg_480      |    1   |
|    tmp_3_cast_reg_539   |   24   |
|      tmp_3_reg_534      |   32   |
|      tmp_4_reg_496      |    1   |
|      tmp_5_reg_502      |    1   |
|      tmp_6_reg_549      |   32   |
|      tmp_7_reg_544      |   24   |
|      tmp_s_reg_529      |   32   |
|      xf_V_1_reg_523     |   24   |
|   xf_V_3_cast_reg_486   |   24   |
+-------------------------+--------+
|          Total          |   370  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div3_chunk_fu_103 |  p1  |   8  |   4  |   32   ||    41   |
| grp_lut_div3_chunk_fu_103 |  p2  |   2  |   2  |    4   ||    9    |
|         grp_fu_320        |  p1  |   2  |   8  |   16   ||    9    |
|         grp_fu_325        |  p0  |   2  |  24  |   48   ||    9    |
|         grp_fu_325        |  p1  |   2  |   8  |   16   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   116  ||  5.631  ||    77   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |   416  |   595  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    5   |    -   |   77   |
|  Register |    -   |    -   |   370  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   11   |   792  |   678  |
+-----------+--------+--------+--------+--------+
