Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Feb 25 23:30:29 2025
| Host         : haex-G3-3579 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
SYNTH-9    Warning   Small multiplier                          10          
TIMING-18  Warning   Missing input or output delay             24          
XDCH-2     Warning   Same min and max delay values on IO port  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (24)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.426        0.000                      0                   40        0.669        0.000                      0                   40       18.184        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
aclk   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aclk                8.426        0.000                      0                   40        0.669        0.000                      0                   40       18.184        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      aclk          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        8.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 output_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output[22]
                            (output port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (aclk rise@20.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 2.752ns (53.022%)  route 2.438ns (46.978%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.370     4.719 r  output_reg/P[22]
                         net (fo=1, routed)           2.438     7.157    output_OBUF[22]
    R14                  OBUF (Prop_obuf_I_O)         2.382     9.539 r  output[22]_INST_0/O
                         net (fo=0)                   0.000     9.539    output[22]
    R14                                                               r  output[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.439ns  (required time - arrival time)
  Source:                 output_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output[21]
                            (output port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (aclk rise@20.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 2.752ns (53.170%)  route 2.424ns (46.830%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.370     4.719 r  output_reg/P[21]
                         net (fo=1, routed)           2.424     7.143    output_OBUF[21]
    R15                  OBUF (Prop_obuf_I_O)         2.382     9.526 r  output[21]_INST_0/O
                         net (fo=0)                   0.000     9.526    output[21]
    R15                                                               r  output[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  8.439    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 output_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output[20]
                            (output port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (aclk rise@20.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 2.746ns (53.304%)  route 2.406ns (46.696%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.370     4.719 r  output_reg/P[20]
                         net (fo=1, routed)           2.406     7.125    output_OBUF[20]
    P14                  OBUF (Prop_obuf_I_O)         2.376     9.501 r  output[20]_INST_0/O
                         net (fo=0)                   0.000     9.501    output[20]
    P14                                                               r  output[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 output_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output[23]
                            (output port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (aclk rise@20.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 2.699ns (52.757%)  route 2.417ns (47.243%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.370     4.719 r  output_reg/P[23]
                         net (fo=1, routed)           2.417     7.136    output_OBUF[23]
    M19                  OBUF (Prop_obuf_I_O)         2.329     9.465 r  output[23]_INST_0/O
                         net (fo=0)                   0.000     9.465    output[23]
    M19                                                               r  output[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  8.500    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 output_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output[17]
                            (output port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (aclk rise@20.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 2.736ns (54.989%)  route 2.239ns (45.011%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.370     4.719 r  output_reg/P[17]
                         net (fo=1, routed)           2.239     6.959    output_OBUF[17]
    P16                  OBUF (Prop_obuf_I_O)         2.366     9.325 r  output[17]_INST_0/O
                         net (fo=0)                   0.000     9.325    output[17]
    P16                                                               r  output[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 output_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output[16]
                            (output port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (aclk rise@20.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 2.720ns (54.976%)  route 2.227ns (45.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.370     4.719 r  output_reg/P[16]
                         net (fo=1, routed)           2.227     6.947    output_OBUF[16]
    N16                  OBUF (Prop_obuf_I_O)         2.350     9.297 r  output[16]_INST_0/O
                         net (fo=0)                   0.000     9.297    output[16]
    N16                                                               r  output[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 output_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output[18]
                            (output port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (aclk rise@20.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 2.740ns (55.989%)  route 2.154ns (44.011%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.370     4.719 r  output_reg/P[18]
                         net (fo=1, routed)           2.154     6.873    output_OBUF[18]
    P15                  OBUF (Prop_obuf_I_O)         2.370     9.244 r  output[18]_INST_0/O
                         net (fo=0)                   0.000     9.244    output[18]
    P15                                                               r  output[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 output_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output[19]
                            (output port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (aclk rise@20.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.749ns (56.389%)  route 2.126ns (43.611%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.370     4.719 r  output_reg/P[19]
                         net (fo=1, routed)           2.126     6.845    output_OBUF[19]
    N14                  OBUF (Prop_obuf_I_O)         2.379     9.224 r  output[19]_INST_0/O
                         net (fo=0)                   0.000     9.224    output[19]
    N14                                                               r  output[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  8.741    

Slack (MET) :             8.767ns  (required time - arrival time)
  Source:                 output_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output[9]
                            (output port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (aclk rise@20.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 2.774ns (57.213%)  route 2.075ns (42.787%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.370     4.719 r  output_reg/P[9]
                         net (fo=1, routed)           2.075     6.794    output_OBUF[9]
    K26                  OBUF (Prop_obuf_I_O)         2.404     9.198 r  output[9]_INST_0/O
                         net (fo=0)                   0.000     9.198    output[9]
    K26                                                               r  output[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  8.767    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 output_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output[10]
                            (output port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (aclk rise@20.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 2.761ns (57.097%)  route 2.074ns (42.903%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.370     4.719 r  output_reg/P[10]
                         net (fo=1, routed)           2.074     6.794    output_OBUF[10]
    K25                  OBUF (Prop_obuf_I_O)         2.391     9.184 r  output[10]_INST_0/O
                         net (fo=0)                   0.000     9.184    output[10]
    K25                                                               r  output[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  8.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 A[6]
                            (input port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.962ns (31.504%)  route 2.091ns (68.496%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    R18                                               0.000     2.000 r  A[6] (IN)
                         net (fo=0)                   0.000     2.000    A[6]
    R18                  IBUF (Prop_ibuf_I_O)         0.722     2.722 r  A_IBUF[6]_inst/O
                         net (fo=20, routed)          1.694     4.416    A_IBUF[6]
    SLICE_X11Y127        LUT6 (Prop_lut6_I4_O)        0.084     4.500 r  output_reg_i_11/O
                         net (fo=1, routed)           0.000     4.500    output_reg_i_11_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.156     4.656 r  output_reg_i_2/O[3]
                         net (fo=1, routed)           0.397     5.053    output_temp10[14]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.385    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[14])
                                                      0.000     4.385    output_reg
  -------------------------------------------------------------------
                         required time                         -4.385    
                         arrival time                           5.053    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 A[7]
                            (input port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 1.006ns (31.967%)  route 2.142ns (68.033%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    R23                                               0.000     2.000 r  A[7] (IN)
                         net (fo=0)                   0.000     2.000    A[7]
    R23                  IBUF (Prop_ibuf_I_O)         0.765     2.765 r  A_IBUF[7]_inst/O
                         net (fo=14, routed)          1.771     4.536    A_IBUF[7]
    SLICE_X11Y127        LUT5 (Prop_lut5_I3_O)        0.084     4.620 r  output_reg_i_12/O
                         net (fo=1, routed)           0.000     4.620    output_reg_i_12_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.157     4.777 r  output_reg_i_2/O[2]
                         net (fo=1, routed)           0.371     5.149    output_temp10[13]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.385    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                      0.003     4.388    output_reg
  -------------------------------------------------------------------
                         required time                         -4.388    
                         arrival time                           5.149    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 A[7]
                            (input port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 1.007ns (31.838%)  route 2.157ns (68.162%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    R23                                               0.000     2.000 r  A[7] (IN)
                         net (fo=0)                   0.000     2.000    A[7]
    R23                  IBUF (Prop_ibuf_I_O)         0.765     2.765 r  A_IBUF[7]_inst/O
                         net (fo=14, routed)          1.750     4.515    A_IBUF[7]
    SLICE_X11Y128        LUT4 (Prop_lut4_I0_O)        0.084     4.599 r  output_reg_i_6/O
                         net (fo=1, routed)           0.000     4.599    output_reg_i_6_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.158     4.757 r  output_reg_i_1/O[0]
                         net (fo=1, routed)           0.407     5.164    output_temp10[15]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.385    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[15])
                                                      0.007     4.392    output_reg
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           5.164    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 A[6]
                            (input port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.033ns (28.168%)  route 2.634ns (71.832%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    R18                                               0.000     2.000 r  A[6] (IN)
                         net (fo=0)                   0.000     2.000    A[6]
    R18                  IBUF (Prop_ibuf_I_O)         0.722     2.722 r  A_IBUF[6]_inst/O
                         net (fo=20, routed)          1.981     4.703    A_IBUF[6]
    SLICE_X10Y127        LUT5 (Prop_lut5_I4_O)        0.084     4.787 r  output_reg_i_45/O
                         net (fo=1, routed)           0.187     4.974    output_reg_i_45_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I2_O)        0.084     5.058 r  output_reg_i_13/O
                         net (fo=1, routed)           0.000     5.058    output_reg_i_13_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.143     5.201 r  output_reg_i_2/O[1]
                         net (fo=1, routed)           0.466     5.667    output_temp10[12]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.385    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[12])
                                                      0.006     4.391    output_reg
  -------------------------------------------------------------------
                         required time                         -4.391    
                         arrival time                           5.667    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.484ns  (arrival time - required time)
  Source:                 A[6]
                            (input port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.387ns (35.847%)  route 2.482ns (64.153%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    R18                                               0.000     2.000 f  A[6] (IN)
                         net (fo=0)                   0.000     2.000    A[6]
    R18                  IBUF (Prop_ibuf_I_O)         0.722     2.722 f  A_IBUF[6]_inst/O
                         net (fo=20, routed)          1.607     4.329    A_IBUF[6]
    SLICE_X12Y125        LUT4 (Prop_lut4_I1_O)        0.084     4.413 r  output_reg_i_93/O
                         net (fo=1, routed)           0.000     4.413    output_reg_i_93_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.144     4.557 r  output_reg_i_71/O[1]
                         net (fo=2, routed)           0.288     4.845    output_reg_i_71_n_6
    SLICE_X13Y126        LUT4 (Prop_lut4_I1_O)        0.197     5.042 r  output_reg_i_41/O
                         net (fo=3, routed)           0.223     5.265    output_reg_i_41_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I5_O)        0.084     5.349 r  output_reg_i_19/O
                         net (fo=1, routed)           0.000     5.349    output_reg_i_19_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.156     5.505 r  output_reg_i_3/O[3]
                         net (fo=1, routed)           0.364     5.869    output_temp10[10]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.385    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                      0.000     4.385    output_reg
  -------------------------------------------------------------------
                         required time                         -4.385    
                         arrival time                           5.869    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.594ns  (arrival time - required time)
  Source:                 A[6]
                            (input port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.310ns (32.870%)  route 2.675ns (67.130%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    R18                                               0.000     2.000 r  A[6] (IN)
                         net (fo=0)                   0.000     2.000    A[6]
    R18                  IBUF (Prop_ibuf_I_O)         0.722     2.722 r  A_IBUF[6]_inst/O
                         net (fo=20, routed)          1.556     4.278    A_IBUF[6]
    SLICE_X12Y124        LUT6 (Prop_lut6_I2_O)        0.084     4.362 r  output_reg_i_62/O
                         net (fo=1, routed)           0.000     4.362    output_reg_i_62_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.161     4.523 r  output_reg_i_24/O[3]
                         net (fo=3, routed)           0.838     5.361    output_reg_i_24_n_4
    SLICE_X11Y126        LUT6 (Prop_lut6_I4_O)        0.200     5.561 r  output_reg_i_21/O
                         net (fo=1, routed)           0.000     5.561    output_reg_i_21_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.143     5.704 r  output_reg_i_3/O[1]
                         net (fo=1, routed)           0.281     5.985    output_temp10[8]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.385    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                      0.006     4.391    output_reg
  -------------------------------------------------------------------
                         required time                         -4.391    
                         arrival time                           5.985    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 A[6]
                            (input port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 1.604ns (39.204%)  route 2.487ns (60.796%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    R18                                               0.000     2.000 f  A[6] (IN)
                         net (fo=0)                   0.000     2.000    A[6]
    R18                  IBUF (Prop_ibuf_I_O)         0.722     2.722 f  A_IBUF[6]_inst/O
                         net (fo=20, routed)          1.607     4.329    A_IBUF[6]
    SLICE_X12Y125        LUT4 (Prop_lut4_I1_O)        0.084     4.413 r  output_reg_i_93/O
                         net (fo=1, routed)           0.000     4.413    output_reg_i_93_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.144     4.557 r  output_reg_i_71/O[1]
                         net (fo=2, routed)           0.288     4.845    output_reg_i_71_n_6
    SLICE_X13Y126        LUT4 (Prop_lut4_I1_O)        0.197     5.042 r  output_reg_i_41/O
                         net (fo=3, routed)           0.223     5.265    output_reg_i_41_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I5_O)        0.084     5.349 r  output_reg_i_19/O
                         net (fo=1, routed)           0.000     5.349    output_reg_i_19_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.252     5.601 r  output_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.601    output_reg_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.121     5.722 r  output_reg_i_2/O[0]
                         net (fo=1, routed)           0.369     6.091    output_temp10[11]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.385    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.007     4.392    output_reg
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           6.091    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.701ns  (arrival time - required time)
  Source:                 A[6]
                            (input port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.522ns (37.227%)  route 2.566ns (62.773%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    R18                                               0.000     2.000 f  A[6] (IN)
                         net (fo=0)                   0.000     2.000    A[6]
    R18                  IBUF (Prop_ibuf_I_O)         0.722     2.722 f  A_IBUF[6]_inst/O
                         net (fo=20, routed)          1.607     4.329    A_IBUF[6]
    SLICE_X12Y125        LUT4 (Prop_lut4_I1_O)        0.084     4.413 r  output_reg_i_93/O
                         net (fo=1, routed)           0.000     4.413    output_reg_i_93_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.144     4.557 r  output_reg_i_71/O[1]
                         net (fo=2, routed)           0.288     4.845    output_reg_i_71_n_6
    SLICE_X13Y126        LUT4 (Prop_lut4_I3_O)        0.200     5.045 r  output_reg_i_48/O
                         net (fo=3, routed)           0.305     5.350    output_reg_i_48_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.215     5.565 r  output_reg_i_20/O
                         net (fo=1, routed)           0.000     5.565    output_reg_i_20_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.157     5.722 r  output_reg_i_3/O[2]
                         net (fo=1, routed)           0.366     6.088    output_temp10[9]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.385    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                      0.003     4.388    output_reg
  -------------------------------------------------------------------
                         required time                         -4.388    
                         arrival time                           6.088    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 A[6]
                            (input port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.317ns (31.976%)  route 2.802ns (68.024%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    R18                                               0.000     2.000 r  A[6] (IN)
                         net (fo=0)                   0.000     2.000    A[6]
    R18                  IBUF (Prop_ibuf_I_O)         0.722     2.722 r  A_IBUF[6]_inst/O
                         net (fo=20, routed)          1.738     4.460    A_IBUF[6]
    SLICE_X12Y124        LUT6 (Prop_lut6_I4_O)        0.084     4.544 r  output_reg_i_63/O
                         net (fo=1, routed)           0.000     4.544    output_reg_i_63_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.157     4.701 r  output_reg_i_24/O[2]
                         net (fo=6, routed)           0.694     5.395    output_reg_i_24_n_5
    SLICE_X11Y126        LUT5 (Prop_lut5_I4_O)        0.196     5.591 r  output_reg_i_22/O
                         net (fo=1, routed)           0.000     5.591    output_reg_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.158     5.749 r  output_reg_i_3/O[0]
                         net (fo=1, routed)           0.369     6.118    output_temp10[7]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.385    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                      0.007     4.392    output_reg
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           6.118    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.755ns  (arrival time - required time)
  Source:                 A[6]
                            (input port clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            output_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 1.315ns (31.760%)  route 2.825ns (68.240%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    R18                                               0.000     2.000 r  A[6] (IN)
                         net (fo=0)                   0.000     2.000    A[6]
    R18                  IBUF (Prop_ibuf_I_O)         0.722     2.722 r  A_IBUF[6]_inst/O
                         net (fo=20, routed)          1.738     4.460    A_IBUF[6]
    SLICE_X12Y124        LUT6 (Prop_lut6_I4_O)        0.084     4.544 r  output_reg_i_63/O
                         net (fo=1, routed)           0.000     4.544    output_reg_i_63_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.157     4.701 r  output_reg_i_24/O[2]
                         net (fo=6, routed)           0.723     5.424    output_reg_i_24_n_5
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.196     5.620 r  output_reg_i_25/O
                         net (fo=1, routed)           0.000     5.620    output_reg_i_25_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.156     5.776 r  output_reg_i_4/O[3]
                         net (fo=1, routed)           0.364     6.140    output_temp10[6]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.564     4.349    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.385    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                      0.000     4.385    output_reg
  -------------------------------------------------------------------
                         required time                         -4.385    
                         arrival time                           6.140    
  -------------------------------------------------------------------
                         slack                                  1.755    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { aclk }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     DSP48E1/CLK  n/a            1.816         20.000      18.184     DSP48_X0Y50    output_reg/CLK
Min Period  n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  aclk_IBUF_BUFG_inst/I



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  aclk

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            output_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.228ns  (logic 2.907ns (35.328%)  route 5.321ns (64.672%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T22                  IBUF (Prop_ibuf_I_O)         0.898     0.898 f  B_IBUF[2]_inst/O
                         net (fo=16, routed)          2.708     3.606    B_IBUF[2]
    SLICE_X13Y127        LUT2 (Prop_lut2_I1_O)        0.105     3.711 r  output_reg_i_89/O
                         net (fo=1, routed)           0.614     4.325    output_reg_i_89_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.105     4.430 r  output_reg_i_64/O
                         net (fo=1, routed)           0.000     4.430    output_reg_i_64_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.874 r  output_reg_i_24/CO[3]
                         net (fo=1, routed)           0.008     4.882    output_reg_i_24_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.139 r  output_reg_i_71/O[1]
                         net (fo=2, routed)           0.347     5.486    output_reg_i_71_n_6
    SLICE_X13Y126        LUT4 (Prop_lut4_I3_O)        0.248     5.734 f  output_reg_i_48/O
                         net (fo=3, routed)           0.823     6.558    output_reg_i_48_n_0
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.267     6.825 r  output_reg_i_15/O
                         net (fo=1, routed)           0.281     7.105    output_reg_i_15_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.423 r  output_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.423    output_reg_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.688 r  output_reg_i_2/O[1]
                         net (fo=1, routed)           0.540     8.228    output_temp10[12]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.458     4.016    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            output_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.163ns  (logic 2.920ns (35.765%)  route 5.244ns (64.235%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T22                  IBUF (Prop_ibuf_I_O)         0.898     0.898 f  B_IBUF[2]_inst/O
                         net (fo=16, routed)          2.708     3.606    B_IBUF[2]
    SLICE_X13Y127        LUT2 (Prop_lut2_I1_O)        0.105     3.711 r  output_reg_i_89/O
                         net (fo=1, routed)           0.614     4.325    output_reg_i_89_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.105     4.430 r  output_reg_i_64/O
                         net (fo=1, routed)           0.000     4.430    output_reg_i_64_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.874 r  output_reg_i_24/CO[3]
                         net (fo=1, routed)           0.008     4.882    output_reg_i_24_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.139 r  output_reg_i_71/O[1]
                         net (fo=2, routed)           0.347     5.486    output_reg_i_71_n_6
    SLICE_X13Y126        LUT4 (Prop_lut4_I3_O)        0.248     5.734 f  output_reg_i_48/O
                         net (fo=3, routed)           0.823     6.558    output_reg_i_48_n_0
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.267     6.825 r  output_reg_i_15/O
                         net (fo=1, routed)           0.281     7.105    output_reg_i_15_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.423 r  output_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.423    output_reg_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.521 r  output_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.521    output_reg_i_2_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.701 r  output_reg_i_1/O[0]
                         net (fo=1, routed)           0.462     8.163    output_temp10[15]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.458     4.016    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            output_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 2.902ns (35.641%)  route 5.240ns (64.359%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T22                  IBUF (Prop_ibuf_I_O)         0.898     0.898 f  B_IBUF[2]_inst/O
                         net (fo=16, routed)          2.708     3.606    B_IBUF[2]
    SLICE_X13Y127        LUT2 (Prop_lut2_I1_O)        0.105     3.711 r  output_reg_i_89/O
                         net (fo=1, routed)           0.614     4.325    output_reg_i_89_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.105     4.430 r  output_reg_i_64/O
                         net (fo=1, routed)           0.000     4.430    output_reg_i_64_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.874 r  output_reg_i_24/CO[3]
                         net (fo=1, routed)           0.008     4.882    output_reg_i_24_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.139 r  output_reg_i_71/O[1]
                         net (fo=2, routed)           0.347     5.486    output_reg_i_71_n_6
    SLICE_X13Y126        LUT4 (Prop_lut4_I3_O)        0.248     5.734 f  output_reg_i_48/O
                         net (fo=3, routed)           0.823     6.558    output_reg_i_48_n_0
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.267     6.825 r  output_reg_i_15/O
                         net (fo=1, routed)           0.281     7.105    output_reg_i_15_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.423 r  output_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.423    output_reg_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.683 r  output_reg_i_2/O[3]
                         net (fo=1, routed)           0.458     8.141    output_temp10[14]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.458     4.016    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            output_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.051ns  (logic 2.842ns (35.298%)  route 5.209ns (64.702%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T22                  IBUF (Prop_ibuf_I_O)         0.898     0.898 f  B_IBUF[2]_inst/O
                         net (fo=16, routed)          2.708     3.606    B_IBUF[2]
    SLICE_X13Y127        LUT2 (Prop_lut2_I1_O)        0.105     3.711 r  output_reg_i_89/O
                         net (fo=1, routed)           0.614     4.325    output_reg_i_89_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.105     4.430 r  output_reg_i_64/O
                         net (fo=1, routed)           0.000     4.430    output_reg_i_64_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.874 r  output_reg_i_24/CO[3]
                         net (fo=1, routed)           0.008     4.882    output_reg_i_24_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.139 r  output_reg_i_71/O[1]
                         net (fo=2, routed)           0.347     5.486    output_reg_i_71_n_6
    SLICE_X13Y126        LUT4 (Prop_lut4_I3_O)        0.248     5.734 f  output_reg_i_48/O
                         net (fo=3, routed)           0.823     6.558    output_reg_i_48_n_0
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.267     6.825 r  output_reg_i_15/O
                         net (fo=1, routed)           0.281     7.105    output_reg_i_15_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.423 r  output_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.423    output_reg_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.623 r  output_reg_i_2/O[2]
                         net (fo=1, routed)           0.427     8.051    output_temp10[13]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.458     4.016    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            output_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 2.822ns (35.150%)  route 5.206ns (64.850%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T22                  IBUF (Prop_ibuf_I_O)         0.898     0.898 f  B_IBUF[2]_inst/O
                         net (fo=16, routed)          2.708     3.606    B_IBUF[2]
    SLICE_X13Y127        LUT2 (Prop_lut2_I1_O)        0.105     3.711 r  output_reg_i_89/O
                         net (fo=1, routed)           0.614     4.325    output_reg_i_89_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.105     4.430 r  output_reg_i_64/O
                         net (fo=1, routed)           0.000     4.430    output_reg_i_64_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.874 r  output_reg_i_24/CO[3]
                         net (fo=1, routed)           0.008     4.882    output_reg_i_24_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.139 r  output_reg_i_71/O[1]
                         net (fo=2, routed)           0.347     5.486    output_reg_i_71_n_6
    SLICE_X13Y126        LUT4 (Prop_lut4_I3_O)        0.248     5.734 f  output_reg_i_48/O
                         net (fo=3, routed)           0.823     6.558    output_reg_i_48_n_0
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.267     6.825 r  output_reg_i_15/O
                         net (fo=1, routed)           0.281     7.105    output_reg_i_15_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.423 r  output_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.423    output_reg_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.603 r  output_reg_i_2/O[0]
                         net (fo=1, routed)           0.424     8.027    output_temp10[11]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.458     4.016    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            output_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.642ns  (logic 2.608ns (34.122%)  route 5.034ns (65.878%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T22                  IBUF (Prop_ibuf_I_O)         0.898     0.898 f  B_IBUF[2]_inst/O
                         net (fo=16, routed)          2.708     3.606    B_IBUF[2]
    SLICE_X13Y127        LUT2 (Prop_lut2_I1_O)        0.105     3.711 r  output_reg_i_89/O
                         net (fo=1, routed)           0.614     4.325    output_reg_i_89_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.105     4.430 r  output_reg_i_64/O
                         net (fo=1, routed)           0.000     4.430    output_reg_i_64_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.874 r  output_reg_i_24/CO[3]
                         net (fo=1, routed)           0.008     4.882    output_reg_i_24_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     5.060 r  output_reg_i_71/O[0]
                         net (fo=2, routed)           0.316     5.376    output_reg_i_71_n_7
    SLICE_X13Y126        LUT4 (Prop_lut4_I3_O)        0.241     5.617 f  output_reg_i_50/O
                         net (fo=4, routed)           0.553     6.171    output_reg_i_50_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.275     6.446 r  output_reg_i_16/O
                         net (fo=1, routed)           0.416     6.862    output_reg_i_16_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362     7.224 r  output_reg_i_3/O[3]
                         net (fo=1, routed)           0.418     7.642    output_temp10[10]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.458     4.016    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            output_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.551ns  (logic 2.450ns (32.444%)  route 5.101ns (67.556%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T22                  IBUF (Prop_ibuf_I_O)         0.898     0.898 f  B_IBUF[2]_inst/O
                         net (fo=16, routed)          2.708     3.606    B_IBUF[2]
    SLICE_X13Y127        LUT2 (Prop_lut2_I1_O)        0.105     3.711 r  output_reg_i_89/O
                         net (fo=1, routed)           0.614     4.325    output_reg_i_89_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.105     4.430 r  output_reg_i_64/O
                         net (fo=1, routed)           0.000     4.430    output_reg_i_64_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     4.964 r  output_reg_i_24/O[3]
                         net (fo=3, routed)           0.873     5.837    output_reg_i_24_n_4
    SLICE_X10Y126        LUT4 (Prop_lut4_I3_O)        0.250     6.087 r  output_reg_i_57/O
                         net (fo=1, routed)           0.485     6.572    output_reg_i_57_n_0
    SLICE_X11Y126        LUT5 (Prop_lut5_I0_O)        0.105     6.677 r  output_reg_i_22/O
                         net (fo=1, routed)           0.000     6.677    output_reg_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.130 r  output_reg_i_3/O[2]
                         net (fo=1, routed)           0.420     7.551    output_temp10[9]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.458     4.016    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            output_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.339ns  (logic 2.340ns (31.879%)  route 5.000ns (68.121%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T22                  IBUF (Prop_ibuf_I_O)         0.898     0.898 f  B_IBUF[2]_inst/O
                         net (fo=16, routed)          2.708     3.606    B_IBUF[2]
    SLICE_X13Y127        LUT2 (Prop_lut2_I1_O)        0.105     3.711 r  output_reg_i_89/O
                         net (fo=1, routed)           0.614     4.325    output_reg_i_89_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.105     4.430 r  output_reg_i_64/O
                         net (fo=1, routed)           0.000     4.430    output_reg_i_64_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     4.964 r  output_reg_i_24/O[3]
                         net (fo=3, routed)           0.873     5.837    output_reg_i_24_n_4
    SLICE_X10Y126        LUT4 (Prop_lut4_I3_O)        0.250     6.087 r  output_reg_i_57/O
                         net (fo=1, routed)           0.485     6.572    output_reg_i_57_n_0
    SLICE_X11Y126        LUT5 (Prop_lut5_I0_O)        0.105     6.677 r  output_reg_i_22/O
                         net (fo=1, routed)           0.000     6.677    output_reg_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     7.020 r  output_reg_i_3/O[1]
                         net (fo=1, routed)           0.319     7.339    output_temp10[8]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.458     4.016    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            output_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.309ns  (logic 2.204ns (30.151%)  route 5.105ns (69.849%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T22                  IBUF (Prop_ibuf_I_O)         0.898     0.898 f  B_IBUF[2]_inst/O
                         net (fo=16, routed)          2.708     3.606    B_IBUF[2]
    SLICE_X13Y127        LUT2 (Prop_lut2_I1_O)        0.105     3.711 r  output_reg_i_89/O
                         net (fo=1, routed)           0.614     4.325    output_reg_i_89_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.105     4.430 r  output_reg_i_64/O
                         net (fo=1, routed)           0.000     4.430    output_reg_i_64_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     4.964 r  output_reg_i_24/O[3]
                         net (fo=3, routed)           0.873     5.837    output_reg_i_24_n_4
    SLICE_X10Y126        LUT4 (Prop_lut4_I3_O)        0.250     6.087 r  output_reg_i_57/O
                         net (fo=1, routed)           0.485     6.572    output_reg_i_57_n_0
    SLICE_X11Y126        LUT5 (Prop_lut5_I0_O)        0.105     6.677 r  output_reg_i_22/O
                         net (fo=1, routed)           0.000     6.677    output_reg_i_22_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.884 r  output_reg_i_3/O[0]
                         net (fo=1, routed)           0.424     7.309    output_temp10[7]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.458     4.016    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            output_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.644ns  (logic 2.038ns (30.668%)  route 4.607ns (69.332%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T22                  IBUF (Prop_ibuf_I_O)         0.898     0.898 f  B_IBUF[2]_inst/O
                         net (fo=16, routed)          2.708     3.606    B_IBUF[2]
    SLICE_X13Y127        LUT2 (Prop_lut2_I1_O)        0.105     3.711 r  output_reg_i_89/O
                         net (fo=1, routed)           0.614     4.325    output_reg_i_89_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.105     4.430 r  output_reg_i_64/O
                         net (fo=1, routed)           0.000     4.430    output_reg_i_64_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     4.910 r  output_reg_i_24/O[2]
                         net (fo=6, routed)           0.866     5.776    output_reg_i_24_n_5
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.244     6.020 r  output_reg_i_25/O
                         net (fo=1, routed)           0.000     6.020    output_reg_i_25_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     6.226 r  output_reg_i_4/O[3]
                         net (fo=1, routed)           0.418     6.644    output_temp10[6]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.458     4.016    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D[7]
                            (input port)
  Destination:            output_reg/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.190ns (24.079%)  route 0.599ns (75.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  D[7] (IN)
                         net (fo=0)                   0.000     0.000    D[7]
    M22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  D_IBUF[7]_inst/O
                         net (fo=1, routed)           0.599     0.789    D_IBUF[7]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.965     2.126    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 C[7]
                            (input port)
  Destination:            output_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.161ns (19.180%)  route 0.680ns (80.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  C[7] (IN)
                         net (fo=0)                   0.000     0.000    C[7]
    N19                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  C_IBUF[7]_inst/O
                         net (fo=1, routed)           0.680     0.841    C_IBUF[7]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.965     2.126    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 D[6]
                            (input port)
  Destination:            output_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.179ns (20.655%)  route 0.688ns (79.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  D[6] (IN)
                         net (fo=0)                   0.000     0.000    D[6]
    N21                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  D_IBUF[6]_inst/O
                         net (fo=1, routed)           0.688     0.867    D_IBUF[6]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.965     2.126    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 D[4]
                            (input port)
  Destination:            output_reg/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.167ns (18.981%)  route 0.711ns (81.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  D[4] (IN)
                         net (fo=0)                   0.000     0.000    D[4]
    P20                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  D_IBUF[4]_inst/O
                         net (fo=1, routed)           0.711     0.877    D_IBUF[4]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.965     2.126    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 D[0]
                            (input port)
  Destination:            output_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.162ns (18.186%)  route 0.727ns (81.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  D[0] (IN)
                         net (fo=0)                   0.000     0.000    D[0]
    P19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  D_IBUF[0]_inst/O
                         net (fo=1, routed)           0.727     0.888    D_IBUF[0]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.965     2.126    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 D[5]
                            (input port)
  Destination:            output_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.180ns (20.082%)  route 0.715ns (79.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  D[5] (IN)
                         net (fo=0)                   0.000     0.000    D[5]
    N22                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  D_IBUF[5]_inst/O
                         net (fo=1, routed)           0.715     0.895    D_IBUF[5]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.965     2.126    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 D[3]
                            (input port)
  Destination:            output_reg/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.171ns (18.705%)  route 0.744ns (81.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  D[3] (IN)
                         net (fo=0)                   0.000     0.000    D[3]
    P21                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  D_IBUF[3]_inst/O
                         net (fo=1, routed)           0.744     0.916    D_IBUF[3]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.965     2.126    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 D[1]
                            (input port)
  Destination:            output_reg/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.196ns (20.848%)  route 0.744ns (79.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N24                                               0.000     0.000 r  D[1] (IN)
                         net (fo=0)                   0.000     0.000    D[1]
    N24                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  D_IBUF[1]_inst/O
                         net (fo=1, routed)           0.744     0.940    D_IBUF[1]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.965     2.126    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 D[2]
                            (input port)
  Destination:            output_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.194ns (20.357%)  route 0.761ns (79.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  D[2] (IN)
                         net (fo=0)                   0.000     0.000    D[2]
    N23                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  D_IBUF[2]_inst/O
                         net (fo=1, routed)           0.761     0.955    D_IBUF[2]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.965     2.126    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK

Slack:                    inf
  Source:                 C[3]
                            (input port)
  Destination:            output_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.177ns (18.404%)  route 0.784ns (81.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  C[3] (IN)
                         net (fo=0)                   0.000     0.000    C[3]
    R21                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  C_IBUF[3]_inst/O
                         net (fo=1, routed)           0.784     0.961    C_IBUF[3]
    DSP48_X0Y50          DSP48E1                                      r  output_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    M2                                                0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.965     2.126    aclk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  output_reg/CLK





