# Tasks
1. try to finish the PTB paper's memory side modeling
2. try to do the conclusion on three different paper

## timeline-schedule
1. 19:55-20:10 bit part
2. 20:15-20:30 bit part
3. 20:35-20:50 bit part
4. 20:55-21:10 Architecture one section
