verilog work ../../Clk_65M.v
verilog work ../example_design/Clk_65M_exdes.v
