// Seed: 1517748857
module module_0;
  wire id_1;
  always id_1 = id_1;
  assign module_2.type_7 = 0;
  wire id_2;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    output tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input uwire id_7
);
  wire id_9;
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    input uwire id_0,
    output uwire id_1,
    output supply1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri0 id_5
);
  module_0 modCall_1 ();
endmodule
