\hypertarget{struct_s_c_b___mem_map}{}\section{S\+C\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_c_b___mem_map}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_s_c_b___mem_map_ab5b3e978eb3ceb8a2aadaeeab28db00b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_afffeb2c080fb652c45dcccbc9432945c}{A\+C\+T\+LR}
\item 
uint8\+\_\+t \hyperlink{struct_s_c_b___mem_map_ab9f88fe5f82d75e61ca9e017c80bcca7}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}3316\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a1e5baee14946bb64bd1e68e481f6d6b0}{C\+P\+U\+ID}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a66ceabdaf0762f2f5935c87b80e0b246}{I\+C\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a3799e3af2b9f5d2f0740354953ba509d}{V\+T\+OR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_ad69a7e2aba70bd9fa6924533a23a062a}{A\+I\+R\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_ae6694fb5a69483450401814d4d2aadae}{S\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a9f5754479885a80651e6ce99ce44fbeb}{C\+CR}
\item 
uint8\+\_\+t \hyperlink{struct_s_c_b___mem_map_acc19a07675d1806592b3ed4a92f91e1c}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a4fa6448cb8510e61433afa5f024a1579}{S\+H\+P\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_aa7e2c4b036de2b98b1b578b4e638978c}{S\+H\+P\+R3}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_aabb6b7677f7a0a50ce6fae3b63eb943d}{S\+H\+C\+SR}
\item 
uint8\+\_\+t \hyperlink{struct_s_c_b___mem_map_a86684537b595133db57a7bcc73843d2a}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_ae8d2d700d6a9735423a52a48a62b50b6}{D\+F\+SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+CB -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_c_b___mem_map_afffeb2c080fb652c45dcccbc9432945c}\label{struct_s_c_b___mem_map_afffeb2c080fb652c45dcccbc9432945c}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!A\+C\+T\+LR@{A\+C\+T\+LR}}
\index{A\+C\+T\+LR@{A\+C\+T\+LR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{A\+C\+T\+LR}{ACTLR}}
{\footnotesize\ttfamily uint32\+\_\+t A\+C\+T\+LR}

Auxiliary Control Register,, offset\+: 0x8 \mbox{\Hypertarget{struct_s_c_b___mem_map_ad69a7e2aba70bd9fa6924533a23a062a}\label{struct_s_c_b___mem_map_ad69a7e2aba70bd9fa6924533a23a062a}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!A\+I\+R\+CR@{A\+I\+R\+CR}}
\index{A\+I\+R\+CR@{A\+I\+R\+CR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{A\+I\+R\+CR}{AIRCR}}
{\footnotesize\ttfamily uint32\+\_\+t A\+I\+R\+CR}

Application Interrupt and Reset Control Register, offset\+: 0x\+D0C \mbox{\Hypertarget{struct_s_c_b___mem_map_a9f5754479885a80651e6ce99ce44fbeb}\label{struct_s_c_b___mem_map_a9f5754479885a80651e6ce99ce44fbeb}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+CR}{CCR}}
{\footnotesize\ttfamily uint32\+\_\+t C\+CR}

Configuration and Control Register, offset\+: 0x\+D14 \mbox{\Hypertarget{struct_s_c_b___mem_map_a1e5baee14946bb64bd1e68e481f6d6b0}\label{struct_s_c_b___mem_map_a1e5baee14946bb64bd1e68e481f6d6b0}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+P\+U\+ID@{C\+P\+U\+ID}}
\index{C\+P\+U\+ID@{C\+P\+U\+ID}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+P\+U\+ID}{CPUID}}
{\footnotesize\ttfamily uint32\+\_\+t C\+P\+U\+ID}

C\+P\+U\+ID Base Register, offset\+: 0x\+D00 \mbox{\Hypertarget{struct_s_c_b___mem_map_ae8d2d700d6a9735423a52a48a62b50b6}\label{struct_s_c_b___mem_map_ae8d2d700d6a9735423a52a48a62b50b6}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!D\+F\+SR@{D\+F\+SR}}
\index{D\+F\+SR@{D\+F\+SR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+F\+SR}{DFSR}}
{\footnotesize\ttfamily uint32\+\_\+t D\+F\+SR}

Debug Fault Status Register, offset\+: 0x\+D30 \mbox{\Hypertarget{struct_s_c_b___mem_map_a66ceabdaf0762f2f5935c87b80e0b246}\label{struct_s_c_b___mem_map_a66ceabdaf0762f2f5935c87b80e0b246}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!I\+C\+SR@{I\+C\+SR}}
\index{I\+C\+SR@{I\+C\+SR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{I\+C\+SR}{ICSR}}
{\footnotesize\ttfamily uint32\+\_\+t I\+C\+SR}

Interrupt Control and State Register, offset\+: 0x\+D04 \mbox{\Hypertarget{struct_s_c_b___mem_map_ab5b3e978eb3ceb8a2aadaeeab28db00b}\label{struct_s_c_b___mem_map_ab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_s_c_b___mem_map_ab9f88fe5f82d75e61ca9e017c80bcca7}\label{struct_s_c_b___mem_map_ab9f88fe5f82d75e61ca9e017c80bcca7}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}3316\mbox{]}}

\mbox{\Hypertarget{struct_s_c_b___mem_map_acc19a07675d1806592b3ed4a92f91e1c}\label{struct_s_c_b___mem_map_acc19a07675d1806592b3ed4a92f91e1c}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_s_c_b___mem_map_a86684537b595133db57a7bcc73843d2a}\label{struct_s_c_b___mem_map_a86684537b595133db57a7bcc73843d2a}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+3\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_s_c_b___mem_map_ae6694fb5a69483450401814d4d2aadae}\label{struct_s_c_b___mem_map_ae6694fb5a69483450401814d4d2aadae}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+CR}{SCR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+CR}

System Control Register, offset\+: 0x\+D10 \mbox{\Hypertarget{struct_s_c_b___mem_map_aabb6b7677f7a0a50ce6fae3b63eb943d}\label{struct_s_c_b___mem_map_aabb6b7677f7a0a50ce6fae3b63eb943d}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+C\+SR@{S\+H\+C\+SR}}
\index{S\+H\+C\+SR@{S\+H\+C\+SR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+H\+C\+SR}{SHCSR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+H\+C\+SR}

System Handler Control and State Register, offset\+: 0x\+D24 \mbox{\Hypertarget{struct_s_c_b___mem_map_a4fa6448cb8510e61433afa5f024a1579}\label{struct_s_c_b___mem_map_a4fa6448cb8510e61433afa5f024a1579}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+P\+R2@{S\+H\+P\+R2}}
\index{S\+H\+P\+R2@{S\+H\+P\+R2}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+H\+P\+R2}{SHPR2}}
{\footnotesize\ttfamily uint32\+\_\+t S\+H\+P\+R2}

System Handler Priority Register 2, offset\+: 0x\+D1C \mbox{\Hypertarget{struct_s_c_b___mem_map_aa7e2c4b036de2b98b1b578b4e638978c}\label{struct_s_c_b___mem_map_aa7e2c4b036de2b98b1b578b4e638978c}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+P\+R3@{S\+H\+P\+R3}}
\index{S\+H\+P\+R3@{S\+H\+P\+R3}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+H\+P\+R3}{SHPR3}}
{\footnotesize\ttfamily uint32\+\_\+t S\+H\+P\+R3}

System Handler Priority Register 3, offset\+: 0x\+D20 \mbox{\Hypertarget{struct_s_c_b___mem_map_a3799e3af2b9f5d2f0740354953ba509d}\label{struct_s_c_b___mem_map_a3799e3af2b9f5d2f0740354953ba509d}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!V\+T\+OR@{V\+T\+OR}}
\index{V\+T\+OR@{V\+T\+OR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{V\+T\+OR}{VTOR}}
{\footnotesize\ttfamily uint32\+\_\+t V\+T\+OR}

Vector Table Offset Register, offset\+: 0x\+D08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
