@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: FX493 |Applying initial value "0" on instance i_mlp_multi.i_dp_16_8x8.last_del[0].
@N: FX493 |Applying initial value "0" on instance i_mlp_multi.i_dp_16_8x8.last_del[1].
@N: FX493 |Applying initial value "0" on instance i_mlp_multi.i_dp_16_8x8.last_del[2].
@N: MT204 |Auto Constrain mode is disabled because the following clocks are already defined:
@N: MO106 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/out_fifo.sv":207:44:207:63|Found ROM i_out_fifo.un9_nap_out\.awaddr[0:1] (in view: work.mlp_conv2d_top(verilog)) with 4 words by 2 bits.
@N: MO231 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/out_fifo.sv":258:4:258:9|Found counter in view:work.mlp_conv2d_top(verilog) instance i_out_fifo.exp_id[7:0] 
@N: MO231 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/out_fifo.sv":187:4:187:9|Found counter in view:work.mlp_conv2d_top(verilog) instance i_out_fifo.nap_out\.awid[7:0] 
@N: MO231 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/line_fifo.sv":53:4:53:9|Found counter in view:work.mlp_conv2d_top(verilog) instance i_in_fifo.wr_addr[9:0] 
@N: MO231 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Found counter in view:work.dataflow_control_Z3017380(verilog) instance bram_sel[5:0] 
@N: MO231 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Found counter in view:work.dataflow_control_Z3017380(verilog) instance nap_in\.arid[7:0] 
@N: MO231 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":333:4:333:9|Found counter in view:work.dataflow_control_Z3017380(verilog) instance bram_wr_addr[9:0] 
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_m1_0_mod[0] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_m1_0_mod[1] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_ps_0_mod[0] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_ps_0_mod[1] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_0_mod[0] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_m1_mod[2] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_m1_mod[3] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_m1_mod[4] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_m1_mod[5] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_m1_mod[6] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_m1_mod[7] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_m1_mod[8] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_m1_mod[9] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_m1_mod[10] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_m1_mod[11] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_ps_mod[2] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_ps_mod[3] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_ps_mod[4] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_ps_mod[5] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_ps_mod[6] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_ps_mod[7] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_ps_mod[8] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_ps_mod[9] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_ps_mod[10] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":345:4:345:9|Removing sequential instance i_control.lines_to_load_ps_mod[11] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_0_mod[1] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_0_mod[2] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_0_mod[3] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_0_mod[4] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_0_mod[5] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_0_mod[6] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_0_mod[7] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_0_mod[8] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_0_mod[9] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_0_mod[10] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_0_mod[11] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_mod[1] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_mod[2] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_mod[3] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_mod[4] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_mod[5] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_mod[6] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_mod[7] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_mod[8] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_mod[9] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_mod[10] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":236:4:236:9|Removing sequential instance i_control.lines_to_go_mod[11] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod[1] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod[2] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod[3] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod[4] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod[5] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod[6] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod[7] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod[8] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod[9] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod[10] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod[11] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod_0[1] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod_0[2] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod_0[3] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod_0[4] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod_0[5] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod_0[6] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod_0[7] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod_0[8] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod_0[9] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod_0[10] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":195:4:195:9|Removing sequential instance i_control.lines_to_go_dec_mod_0[11] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":473:4:473:9|Removing sequential instance i_control.mlp_matrix_addr[6] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":473:4:473:9|Removing sequential instance i_control.mlp_matrix_addr_d[6] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":473:4:473:9|Removing sequential instance i_control.mlp_matrix_addr_2d[6] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dot_product_16_8x8_multi.sv":90:4:90:9|Removing sequential instance i_mlp_multi.i_dp_16_8x8.rdaddr_del[6] (in view: work.mlp_conv2d_top(verilog)) because it does not drive other instances.
@N: FX271 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":167:4:167:9|Replicating instance i_control.load_kernel_state (in view: work.mlp_conv2d_top(verilog)) with 66 loads 3 times to improve timing.
@N: MF322 |Retiming summary: 248 registers retimed to 295 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock clk with period 1.66ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
