DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "25.1"
appVersion "2012.2a (Build 3)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 41,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 109,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "amm_address"
t "std_logic_vector"
b "(31 downto 0)"
o 12
suid 1,0
)
)
uid 91,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "amm_wait_request"
t "std_logic"
o 3
suid 3,0
)
)
uid 95,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 4
suid 4,0
)
)
uid 97,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "read_write_sel"
t "std_logic"
o 9
suid 5,0
)
)
uid 99,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 10
suid 6,0
)
)
uid 101,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "ddr_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 5
suid 7,0
)
)
uid 103,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "wait_req"
t "std_logic"
o 19
suid 9,0
)
)
uid 267,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "ddr_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 6
suid 16,0
)
)
uid 366,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "write"
t "std_logic"
o 11
suid 17,0
)
)
uid 368,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "amm_write_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 16
suid 20,0
)
)
uid 380,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "amm_write"
t "std_logic"
o 15
suid 21,0
)
)
uid 382,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "read"
t "std_logic"
o 8
suid 23,0
)
)
uid 389,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "amm_read"
t "std_logic"
o 13
suid 25,0
)
)
uid 420,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "amm_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 1
suid 27,0
)
)
uid 518,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "amm_read_data_valid"
t "std_logic"
o 2
suid 28,0
)
)
uid 520,0
)
*29 (LogPort
port (LogicalPort
m 1
decl (Decl
n "amm_read_data_out"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 14
suid 30,0
)
)
uid 522,0
)
*30 (LogPort
port (LogicalPort
m 1
decl (Decl
n "pcie_amm_read_data_valid"
t "std_logic"
o 17
suid 31,0
)
)
uid 524,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "proc_amm_read_data_valid"
t "std_logic"
o 18
suid 32,0
)
)
uid 526,0
)
*32 (LogPort
port (LogicalPort
decl (Decl
n "pcie_proc_sel"
t "std_logic"
o 7
suid 34,0
)
)
uid 533,0
)
*33 (LogPort
port (LogicalPort
m 1
decl (Decl
n "amm_burstcount"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 20
suid 39,0
)
)
uid 674,0
)
*34 (LogPort
port (LogicalPort
m 1
decl (Decl
n "amm_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 21
suid 40,0
)
)
uid 676,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 122,0
optionalChildren [
*35 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *36 (MRCItem
litem &1
pos 21
dimension 20
)
uid 124,0
optionalChildren [
*37 (MRCItem
litem &2
pos 0
dimension 20
uid 125,0
)
*38 (MRCItem
litem &3
pos 1
dimension 23
uid 126,0
)
*39 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 127,0
)
*40 (MRCItem
litem &14
pos 0
dimension 20
uid 92,0
)
*41 (MRCItem
litem &15
pos 1
dimension 20
uid 96,0
)
*42 (MRCItem
litem &16
pos 2
dimension 20
uid 98,0
)
*43 (MRCItem
litem &17
pos 3
dimension 20
uid 100,0
)
*44 (MRCItem
litem &18
pos 4
dimension 20
uid 102,0
)
*45 (MRCItem
litem &19
pos 5
dimension 20
uid 104,0
)
*46 (MRCItem
litem &20
pos 6
dimension 20
uid 268,0
)
*47 (MRCItem
litem &21
pos 7
dimension 20
uid 367,0
)
*48 (MRCItem
litem &22
pos 8
dimension 20
uid 369,0
)
*49 (MRCItem
litem &23
pos 9
dimension 20
uid 381,0
)
*50 (MRCItem
litem &24
pos 10
dimension 20
uid 383,0
)
*51 (MRCItem
litem &25
pos 11
dimension 20
uid 390,0
)
*52 (MRCItem
litem &26
pos 12
dimension 20
uid 421,0
)
*53 (MRCItem
litem &27
pos 13
dimension 20
uid 519,0
)
*54 (MRCItem
litem &28
pos 14
dimension 20
uid 521,0
)
*55 (MRCItem
litem &29
pos 15
dimension 20
uid 523,0
)
*56 (MRCItem
litem &30
pos 16
dimension 20
uid 525,0
)
*57 (MRCItem
litem &31
pos 17
dimension 20
uid 527,0
)
*58 (MRCItem
litem &32
pos 18
dimension 20
uid 534,0
)
*59 (MRCItem
litem &33
pos 19
dimension 20
uid 675,0
)
*60 (MRCItem
litem &34
pos 20
dimension 20
uid 677,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 128,0
optionalChildren [
*61 (MRCItem
litem &5
pos 0
dimension 20
uid 129,0
)
*62 (MRCItem
litem &7
pos 1
dimension 50
uid 130,0
)
*63 (MRCItem
litem &8
pos 2
dimension 100
uid 131,0
)
*64 (MRCItem
litem &9
pos 3
dimension 50
uid 132,0
)
*65 (MRCItem
litem &10
pos 4
dimension 100
uid 133,0
)
*66 (MRCItem
litem &11
pos 5
dimension 100
uid 134,0
)
*67 (MRCItem
litem &12
pos 6
dimension 50
uid 135,0
)
*68 (MRCItem
litem &13
pos 7
dimension 80
uid 136,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 123,0
vaOverrides [
]
)
]
)
uid 108,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *69 (LEmptyRow
)
uid 138,0
optionalChildren [
*70 (RefLabelRowHdr
)
*71 (TitleRowHdr
)
*72 (FilterRowHdr
)
*73 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*74 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*75 (GroupColHdr
tm "GroupColHdrMgr"
)
*76 (NameColHdr
tm "GenericNameColHdrMgr"
)
*77 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*78 (InitColHdr
tm "GenericValueColHdrMgr"
)
*79 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*80 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 150,0
optionalChildren [
*81 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *82 (MRCItem
litem &69
pos 0
dimension 20
)
uid 152,0
optionalChildren [
*83 (MRCItem
litem &70
pos 0
dimension 20
uid 153,0
)
*84 (MRCItem
litem &71
pos 1
dimension 23
uid 154,0
)
*85 (MRCItem
litem &72
pos 2
hidden 1
dimension 20
uid 155,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 156,0
optionalChildren [
*86 (MRCItem
litem &73
pos 0
dimension 20
uid 157,0
)
*87 (MRCItem
litem &75
pos 1
dimension 50
uid 158,0
)
*88 (MRCItem
litem &76
pos 2
dimension 100
uid 159,0
)
*89 (MRCItem
litem &77
pos 3
dimension 100
uid 160,0
)
*90 (MRCItem
litem &78
pos 4
dimension 50
uid 161,0
)
*91 (MRCItem
litem &79
pos 5
dimension 50
uid 162,0
)
*92 (MRCItem
litem &80
pos 6
dimension 80
uid 163,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 151,0
vaOverrides [
]
)
]
)
uid 137,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\NEW_DDRIF2_GANGED\\DDRIF2\\ddrif2_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\NEW_DDRIF2_GANGED\\DDRIF2\\ddrif2_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\NEW_DDRIF2_GANGED\\DDRIF2\\ddrif2_lib\\hds\\ddrif2_ddr_mux\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\NEW_DDRIF2_GANGED\\DDRIF2\\ddrif2_lib\\hds\\ddrif2_ddr_mux\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\NEW_DDRIF2_GANGED\\DDRIF2\\ddrif2_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\NEW_DDRIF2_GANGED\\DDRIF2\\ddrif2_lib\\hds\\ddrif2_ddr_mux"
)
(vvPair
variable "d_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\NEW_DDRIF2_GANGED\\DDRIF2\\ddrif2_lib\\hds\\ddrif2_ddr_mux"
)
(vvPair
variable "date"
value "02/09/2022"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "02"
)
(vvPair
variable "entity_name"
value "ddrif2_ddr_mux"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "droogm"
)
(vvPair
variable "graphical_source_date"
value "09/02/22"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "10:44:29"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT17"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ddrif2_lib"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/ddrif2_lib/work"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "ddrif2_ddr_mux"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\NEW_DDRIF2_GANGED\\DDRIF2\\ddrif2_lib\\hds\\ddrif2_ddr_mux\\symbol.sb"
)
(vvPair
variable "p_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\NEW_DDRIF2_GANGED\\DDRIF2\\ddrif2_lib\\hds\\ddrif2_ddr_mux\\symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ddrif2"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "10:44:29"
)
(vvPair
variable "unit"
value "ddrif2_ddr_mux"
)
(vvPair
variable "user"
value "droogm"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 107,0
optionalChildren [
*93 (SymbolBody
uid 8,0
optionalChildren [
*94 (CptPort
uid 51,0
ps "OnEdgeStrategy"
shape (Triangle
uid 52,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "37000,9625,37750,10375"
)
tg (CPTG
uid 53,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54,0
va (VaSet
)
xt "27300,9500,36000,10500"
st "amm_address : (31:0)"
ju 2
blo "36000,10300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 55,0
va (VaSet
)
xt "44000,13000,66200,14000"
st "amm_address              : out    std_logic_vector (31 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_address"
t "std_logic_vector"
b "(31 downto 0)"
o 12
suid 1,0
)
)
)
*95 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "37000,4625,37750,5375"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "28700,4500,36000,5500"
st "amm_wait_request"
ju 2
blo "36000,5300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 65,0
va (VaSet
)
xt "44000,4000,59500,5000"
st "amm_wait_request         : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "amm_wait_request"
t "std_logic"
o 3
suid 3,0
)
)
)
*96 (CptPort
uid 66,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,5625,15000,6375"
)
tg (CPTG
uid 68,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69,0
va (VaSet
)
xt "16000,5500,18900,6500"
st "clk_ddr"
blo "16000,6300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 70,0
va (VaSet
)
xt "44000,5000,57300,6000"
st "clk_ddr                  : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 4
suid 4,0
)
)
)
*97 (CptPort
uid 71,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 73,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 74,0
va (VaSet
)
xt "16000,7500,21800,8500"
st "read_write_sel"
blo "16000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 75,0
va (VaSet
)
xt "44000,10000,58400,11000"
st "read_write_sel           : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "read_write_sel"
t "std_logic"
o 9
suid 5,0
)
)
)
*98 (CptPort
uid 76,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,3625,15000,4375"
)
tg (CPTG
uid 78,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79,0
va (VaSet
)
xt "16000,3500,19600,4500"
st "rst_ddr_n"
blo "16000,4300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 80,0
va (VaSet
)
xt "44000,11000,57600,12000"
st "rst_ddr_n                : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 10
suid 6,0
)
)
)
*99 (CptPort
uid 81,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,-15375,15000,-14625"
)
tg (CPTG
uid 83,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "16000,-15500,22400,-14500"
st "ddr_addr : (31:0)"
blo "16000,-14700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 85,0
va (VaSet
)
xt "44000,6000,64700,7000"
st "ddr_addr                 : in     std_logic_vector (31 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "ddr_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 5
suid 7,0
)
)
)
*100 (CptPort
uid 257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 258,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,-9375,15000,-8625"
)
tg (CPTG
uid 259,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 260,0
va (VaSet
)
xt "16000,-9500,19300,-8500"
st "wait_req"
blo "16000,-8700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 261,0
va (VaSet
)
xt "44000,22000,57300,23000"
st "wait_req                 : out    std_logic "
)
thePort (LogicalPort
m 1
decl (Decl
n "wait_req"
t "std_logic"
o 19
suid 9,0
)
)
)
*101 (CptPort
uid 352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 353,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,-17375,15000,-16625"
)
tg (CPTG
uid 354,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 355,0
va (VaSet
)
xt "16000,-17500,22700,-16500"
st "ddr_data : (511:0)"
blo "16000,-16700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 356,0
va (VaSet
)
xt "44000,7000,66300,8000"
st "ddr_data                 : in     std_logic_vector (511 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "ddr_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 6
suid 16,0
)
)
)
*102 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,-13375,15000,-12625"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "16000,-13500,18100,-12500"
st "write"
blo "16000,-12700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 361,0
va (VaSet
)
xt "44000,12000,56900,13000"
st "write                    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_logic"
o 11
suid 17,0
)
)
)
*103 (CptPort
uid 370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 371,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "37000,-16375,37750,-15625"
)
tg (CPTG
uid 372,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 373,0
va (VaSet
)
xt "26100,-16500,36000,-15500"
st "amm_write_data : (511:0)"
ju 2
blo "36000,-15700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 374,0
va (VaSet
)
xt "44000,19000,68100,20000"
st "amm_write_data           : out    std_logic_vector (511 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_write_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 16
suid 20,0
)
)
)
*104 (CptPort
uid 375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 376,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "37000,-14375,37750,-13625"
)
tg (CPTG
uid 377,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 378,0
va (VaSet
)
xt "31700,-14500,36000,-13500"
st "amm_write"
ju 2
blo "36000,-13700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 379,0
va (VaSet
)
xt "44000,18000,58500,19000"
st "amm_write                : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_write"
t "std_logic"
o 15
suid 21,0
)
)
)
*105 (CptPort
uid 384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 385,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,-11375,15000,-10625"
)
tg (CPTG
uid 386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 387,0
va (VaSet
)
xt "16000,-11500,17900,-10500"
st "read"
blo "16000,-10700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 388,0
va (VaSet
)
xt "44000,9000,56900,10000"
st "read                     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_logic"
o 8
suid 23,0
)
)
)
*106 (CptPort
uid 415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 416,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "37000,13625,37750,14375"
)
tg (CPTG
uid 417,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 418,0
va (VaSet
)
xt "31900,13500,36000,14500"
st "amm_read"
ju 2
blo "36000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 419,0
va (VaSet
)
xt "44000,16000,58500,17000"
st "amm_read                 : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_read"
t "std_logic"
o 13
suid 25,0
)
)
)
*107 (CptPort
uid 493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 494,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "37000,17625,37750,18375"
)
tg (CPTG
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 496,0
va (VaSet
)
xt "26300,17500,36000,18500"
st "amm_read_data : (511:0)"
ju 2
blo "36000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 497,0
va (VaSet
)
xt "44000,2000,67900,3000"
st "amm_read_data            : in     std_logic_vector (511 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "amm_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 1
suid 27,0
)
)
)
*108 (CptPort
uid 498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 499,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "37000,21625,37750,22375"
)
tg (CPTG
uid 500,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 501,0
va (VaSet
)
xt "27700,21500,36000,22500"
st "amm_read_data_valid"
ju 2
blo "36000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 502,0
va (VaSet
)
xt "44000,3000,59900,4000"
st "amm_read_data_valid      : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "amm_read_data_valid"
t "std_logic"
o 2
suid 28,0
)
)
)
*109 (CptPort
uid 503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 504,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,21625,15000,22375"
)
tg (CPTG
uid 505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 506,0
va (VaSet
)
xt "16000,21500,27100,22500"
st "amm_read_data_out : (511:0)"
blo "16000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 507,0
va (VaSet
)
xt "44000,17000,68700,18000"
st "amm_read_data_out        : out    std_logic_vector (511 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_read_data_out"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 14
suid 30,0
)
)
)
*110 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,16625,15000,17375"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
)
xt "16000,16500,26500,17500"
st "pcie_amm_read_data_valid"
blo "16000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 512,0
va (VaSet
)
xt "44000,20000,60900,21000"
st "pcie_amm_read_data_valid : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "pcie_amm_read_data_valid"
t "std_logic"
o 17
suid 31,0
)
)
)
*111 (CptPort
uid 513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 514,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 516,0
va (VaSet
)
xt "16000,18500,26600,19500"
st "proc_amm_read_data_valid"
blo "16000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 517,0
va (VaSet
)
xt "44000,21000,61000,22000"
st "proc_amm_read_data_valid : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "proc_amm_read_data_valid"
t "std_logic"
o 18
suid 32,0
)
)
)
*112 (CptPort
uid 528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 529,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,6625,15000,7375"
)
tg (CPTG
uid 530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
)
xt "16000,6500,21500,7500"
st "pcie_proc_sel"
blo "16000,7300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 532,0
va (VaSet
)
xt "44000,8000,58300,9000"
st "pcie_proc_sel            : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "pcie_proc_sel"
t "std_logic"
o 7
suid 34,0
)
)
)
*113 (CptPort
uid 664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 665,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "37000,-24375,37750,-23625"
)
tg (CPTG
uid 666,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 667,0
va (VaSet
)
xt "26900,-24500,36000,-23500"
st "amm_burstcount : (6:0)"
ju 2
blo "36000,-23700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 668,0
va (VaSet
)
xt "44000,14000,67300,15000"
st "amm_burstcount           : out    std_logic_vector (6 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_burstcount"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 20
suid 39,0
)
)
)
*114 (CptPort
uid 669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 670,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "37000,-22375,37750,-21625"
)
tg (CPTG
uid 671,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 672,0
va (VaSet
)
xt "27400,-22500,36000,-21500"
st "amm_byte_en : (63:0)"
ju 2
blo "36000,-21700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 673,0
va (VaSet
)
xt "44000,15000,67400,16000"
st "amm_byte_en              : out    std_logic_vector (63 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 21
suid 40,0
)
)
)
]
shape (Rectangle
uid 794,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,-27000,37000,25000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "18150,-5500,22450,-4500"
st "ddrif2_lib"
blo "18150,-4700"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "18150,-4500,24850,-3500"
st "ddrif2_ddr_mux"
blo "18150,-3700"
)
)
gi *115 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "-6500,11500,5000,12300"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
portVis (PortSigDisplay
)
)
*116 (Grouping
uid 16,0
optionalChildren [
*117 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,46300,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*118 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*119 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*120 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*121 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62600,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*122 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,59500,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*123 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "39000,44500,46000,45500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*124 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*125 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*126 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,48700,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *127 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 49,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*129 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,10400,4000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "0,0,1281,768"
viewArea "-5200,-30100,76497,19796"
cachedDiagramExtent "-6500,-27000,73000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-7000,-49000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,41000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "26200,15000,29800,16000"
st "<library>"
blo "26200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "26200,16000,28800,17000"
st "<cell>"
blo "26200,16800"
)
)
gi *130 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
sF 0
)
portVis (PortSigDisplay
sIVOD 1
sF 0
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *131 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "42000,23000,44400,24000"
st "User:"
blo "42000,23800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,24000,44000,24000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 794,0
activeModelName "Symbol"
)
