Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Feb 15 22:10:38 2024
| Host         : alexei-jeip running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file red_pitaya_top_control_sets_placed.rpt
| Design       : red_pitaya_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    94 |
|    Minimum number of control sets                        |    94 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   301 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    94 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     7 |
| >= 16              |    54 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3700 |          706 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |             270 |           89 |
| Yes          | No                    | No                     |             814 |          285 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             648 |          211 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                    Enable Signal                                                                   |                                                     Set/Reset Signal                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ext_clk_in                                    |                                                                                                                                                    |                                                                                                                         |                1 |              2 |         2.00 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/i_seqgen/pid_mute_mode_mem                                                                                                          |                                                                                                                         |                1 |              2 |         2.00 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/i_seqgen/pid_mute_mode_mem                                                                                                          |                                                                                                                         |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                         |                1 |              2 |         2.00 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe0                                  |                                                                                                                         |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe0                                  |                                                                                                                         |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                3 |              4 |         1.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                4 |              4 |         1.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_XADC_CORE_I/D[6]                                                                                                         | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                 |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                           |                2 |              5 |         2.50 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/ack_cnt[5]_i_2_n_0                                                                                                                | ps/axi_slave_gp0/ack_cnt[5]                                                                                             |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  pll/inst/clk_adc                              | i_seqpid_instr/p_0_in                                                                                                                              |                                                                                                                         |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                       | ps/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                     |                1 |              6 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                      |                2 |              7 |         3.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                2 |              8 |         4.00 |
|  ext_clk_in                                    |                                                                                                                                                    | ext_clk_detect/clear                                                                                                    |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                5 |             10 |         2.00 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/i_seqgen/timeSlice[30]_i_2__0_n_0                                                                                                   | i_seqpid_ch[0]/i_seqgen/timeSlice[30]_i_1__0_n_0                                                                        |                3 |             10 |         3.33 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/i_seqgen/timeSlice[30]_i_2_n_0                                                                                                      | i_seqpid_ch[1]/i_seqgen/timeSlice[30]_i_1_n_0                                                                           |                4 |             10 |         2.50 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rst_reg_reg                                                                                                                       | ps/axi_slave_gp0/rd_araddr_reg[18]_2                                                                                    |                3 |             10 |         3.33 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rst_reg_reg_1                                                                                                                     | ps/axi_slave_gp0/rd_araddr_reg[19]_3                                                                                    |                5 |             11 |         2.20 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | ps/axi_slave_gp0/adc_rstn_reg                                                                                           |                4 |             11 |         2.75 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/i_seqgen/addrStep[10]_i_2_n_0                                                                                                       | i_seqpid_ch[0]/i_seqgen/addrStep[10]_i_1__0_n_0                                                                         |                3 |             11 |         3.67 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/i_seqgen/addrStep[10]_i_2__0_n_0                                                                                                    | i_seqpid_ch[1]/i_seqgen/addrStep[10]_i_1_n_0                                                                            |                3 |             11 |         3.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                         |                4 |             12 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                         |                4 |             12 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                         |                4 |             12 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                         |                5 |             12 |         2.40 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_seqpid_ch[1]/i_seqgen/out_sum_reg[15]_16                                                                              |                2 |             13 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                         |                4 |             13 |         3.25 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_seqpid_ch[0]/i_seqgen/out_sum_reg[15]_3                                                                               |                3 |             13 |         4.33 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/i_seqgen/countBurst[17]_i_2__0_n_0                                                                                                  |                                                                                                                         |                3 |             14 |         4.67 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/i_seqgen/addrSlice[13]_i_1_n_0                                                                                                      |                                                                                                                         |                5 |             14 |         2.80 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/i_seqgen/countBurst[17]_i_2_n_0                                                                                                     |                                                                                                                         |                3 |             14 |         4.67 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/i_seqgen/addrSlice[13]_i_1__0_n_0                                                                                                   |                                                                                                                         |                6 |             14 |         2.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                         |                2 |             14 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                         |                2 |             14 |         7.00 |
|  int_clk_buf                                   |                                                                                                                                                    |                                                                                                                         |                5 |             15 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                |                3 |             16 |         5.33 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_seqpid_ch[1]/i_pidlim/p_satsigned_out/possat__0                                                                       |               11 |             16 |         1.45 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                         |                3 |             16 |         5.33 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_4[0]                                                                                                                    |                                                                                                                         |                7 |             16 |         2.29 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/i_seqgen/out_sum[15]_i_1__0_n_0                                                                                                     |                                                                                                                         |                8 |             16 |         2.00 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_seqpid_ch[0]/i_pidlim/p_satsigned_out/possat__0                                                                       |                9 |             16 |         1.78 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_1[0]                                                                                                                    |                                                                                                                         |                3 |             16 |         5.33 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/i_seqgen/out_sum[15]_i_1_n_0                                                                                                        |                                                                                                                         |               10 |             16 |         1.60 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                            | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                 |                5 |             17 |         3.40 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | rst_reg                                                                                                                 |                8 |             17 |         2.12 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/i_seqgen/countBurst[17]_i_2__0_n_0                                                                                                  | i_seqpid_ch[0]/i_seqgen/countBurst[17]_i_1__0_n_0                                                                       |                5 |             18 |         3.60 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_3[0]                                                                                                                    | rst_reg                                                                                                                 |               11 |             18 |         1.64 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/i_seqgen/seqRunning_reg_n_0                                                                                                         | i_seqpid_ch[1]/i_seqgen/countBurst[17]_i_1_n_0                                                                          |                7 |             18 |         2.57 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/i_seqgen/countBurst[17]_i_2_n_0                                                                                                     | i_seqpid_ch[1]/i_seqgen/countBurst[17]_i_1_n_0                                                                          |                5 |             18 |         3.60 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/i_seqgen/seqRunning_reg_n_0                                                                                                         | i_seqpid_ch[0]/i_seqgen/countBurst[17]_i_1__0_n_0                                                                       |                7 |             18 |         2.57 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_0[0]                                                                                                                    | rst_reg                                                                                                                 |                7 |             18 |         2.57 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                             | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                4 |             20 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                         |               10 |             20 |         2.00 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/i_seqgen/timeSlice[20]_i_1_n_0                                                                                                      |                                                                                                                         |               14 |             21 |         1.50 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/i_seqgen/timeSliceBuf                                                                                                               |                                                                                                                         |                8 |             21 |         2.62 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/i_seqgen/timeSliceBuf                                                                                                               |                                                                                                                         |               12 |             21 |         1.75 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rst_reg_reg_1                                                                                                                     |                                                                                                                         |               11 |             21 |         1.91 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/i_seqgen/timeSlice[20]_i_1__0_n_0                                                                                                   |                                                                                                                         |               12 |             21 |         1.75 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rst_reg_reg                                                                                                                       |                                                                                                                         |               10 |             22 |         2.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                         |               11 |             24 |         2.18 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                         |                8 |             24 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                           | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                            |               11 |             25 |         2.27 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                6 |             26 |         4.33 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[4]_1[0]                                                                                                             | rst_reg                                                                                                                 |               10 |             28 |         2.80 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[4]_3[0]                                                                                                             | rst_reg                                                                                                                 |               11 |             28 |         2.55 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[4]_4[0]                                                                                                             | rst_reg                                                                                                                 |                8 |             28 |         3.50 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[4]_2[0]                                                                                                             | rst_reg                                                                                                                 |               10 |             28 |         2.80 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/E[0]                                                                                                                              |                                                                                                                         |                5 |             29 |         5.80 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rst_reg_reg_0[0]                                                                                                                  |                                                                                                                         |               10 |             29 |         2.90 |
|  pll/inst/clk_dac_1x                           |                                                                                                                                                    |                                                                                                                         |               15 |             29 |         1.93 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                         |                6 |             32 |         5.33 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_2[0]                                                                                                                    | rst_reg                                                                                                                 |                9 |             32 |         3.56 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                         |               10 |             32 |         3.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                         |                8 |             32 |         4.00 |
|  pll/inst/clk_adc                              | rstn                                                                                                                                               | ps/axi_slave_gp0/axi\\.RDATA[31]_i_1_n_0                                                                                |               10 |             32 |         3.20 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[2]_1[0]                                                                                                             | rst_reg                                                                                                                 |               15 |             32 |         2.13 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                         |                9 |             32 |         3.56 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/wr_awid                                                                                                                           |                                                                                                                         |               10 |             33 |         3.30 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_arid                                                                                                                           |                                                                                                                         |               10 |             33 |         3.30 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                         |                7 |             33 |         4.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                         |                7 |             33 |         4.71 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/i_seqgen/out_step[14]_i_1_n_0                                                                                                       |                                                                                                                         |               18 |             34 |         1.89 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/i_seqgen/out_step[14]_i_1__0_n_0                                                                                                    |                                                                                                                         |               14 |             34 |         2.43 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/wr_wdata                                                                                                                          |                                                                                                                         |               13 |             40 |         3.08 |
|  pll/inst/clk_adc                              | i_seqpid_ch[1]/i_seqgen/CEP                                                                                                                        | i_seqpid_ch[1]/i_pidlim/i_LP_filter_Diff/SR[0]                                                                          |               23 |             87 |         3.78 |
|  pll/inst/clk_adc                              | i_seqpid_ch[0]/i_seqgen/CEP                                                                                                                        | i_seqpid_ch[0]/i_pidlim/i_LP_filter_Diff/SR[0]                                                                          |               23 |             87 |         3.78 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                 |               29 |            115 |         3.97 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    |                                                                                                                         |               39 |            117 |         3.00 |
|  pll/inst/clk_adc                              |                                                                                                                                                    |                                                                                                                         |              647 |           3542 |         5.47 |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


