{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "60ec9d9f",
   "metadata": {},
   "source": [
    "# Replacing Pattern Occurrences in a circuit graph\n",
    "This notebook contains some examples on how to use the Netlist Carpentry framework for replacing patterns occurrences in netlists.\n",
    "In this example, chains of `OR` gates are identified in the given netlist and replaced by a tree-like structure.\n",
    "This notebook shows, how to find chains in a given digital circuit and replace them with tree structures, based on a given pattern.\n",
    "The given pattern consists of 3 `OR` gate instances, forming a chain.\n",
    "The replacement structure also consists of 3 `OR` gate instances, but connected in a tree form.\n",
    "The match pattern and the replacement pattern are both specified in Verilog, which can be found in `pattern_matching_files/or_pattern_find.v` and `pattern_matching_files/or_pattern_replace.v`.\n",
    "\n",
    "![Example of the replacement of a chain of OR gates with a tree](../docs/src/assets/or_example.png)\n",
    "\n",
    "## Importing the required modules and loading the example\n",
    "- To find and replace occurrences in a given digital circuit, a circuit, a match pattern and a replacement pattern are required.\n",
    "- Both the circuit and the patterns may be specified in Verilog.\n",
    "- The Verilog files for this example are located in the `pattern_matching_files` folder.\n",
    "- Execute the cell below to initialize the framework and set up all stuff required for the pattern replacement procedure."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b65b32d3",
   "metadata": {},
   "outputs": [],
   "source": [
    "import netlist_carpentry\n",
    "\n",
    "circuit = netlist_carpentry.read(\"files/decentral_mux.v\", top=\"decentral_mux\")\n",
    "module = circuit.top\n",
    "module_graph = module.graph()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3cf51c03",
   "metadata": {},
   "source": [
    "- The creation of a pattern to find matches and replace them is similar to the one shown in the pattern matching notebook\n",
    "- Here, an additional path for the replacement structure is provided."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a404b3c9",
   "metadata": {},
   "outputs": [],
   "source": [
    "from netlist_carpentry.core.graph.constraint import CASCADING_OR_CONSTRAINT\n",
    "from netlist_carpentry.core.graph.pattern_generator import PatternGenerator\n",
    "\n",
    "find_pattern_path = \"files/or_pattern_find.v\"\n",
    "replace_pattern_path = \"files/or_pattern_replace.v\"\n",
    "pattern = PatternGenerator.build_from_verilog(find_pattern_path, replace_pattern_path, constraints=[CASCADING_OR_CONSTRAINT])"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dc60b402",
   "metadata": {},
   "source": [
    "- Execute the replacement procedure by callinging `Pattern.replace` with the module to be modified.\n",
    "- This will replace all occurrences of the pattern in the given module with the structure specified in the Verilog file for replacement.\n",
    "\n",
    "<div class=\"admonition info alert alert-info\">\n",
    "  <strong>Info:</strong> The printed number of replacements may vary over different cell executions.\n",
    "  This is due to overlapping of pattern occurrences in the circuit.\n",
    "  Whenever a pattern occurrence has been found, it is immediately replaced with the replacement structure, interrupting other previously matched patterns.\n",
    "  These interrupted pattern occurrences might then no longer match the pattern and will not be considered in subsequent iterations.\n",
    "  Depending on the order of the replacements (which is partly random), this may result in a different number of replacements over multiple executions.\n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "347ae938",
   "metadata": {},
   "outputs": [],
   "source": [
    "nr_replacements = pattern.replace(module)\n",
    "print(f\"Executed {nr_replacements} replacements of the found pattern in module {module.name}!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f387f0df",
   "metadata": {},
   "source": [
    "- After replacement, the modified circuit can then be written into a new Verilog file using `netlist_carpentry.write`.\n",
    "- Execute the cell below to write the modified circuit into a new Verilog file at `output/decentral_mux_replaced.v`, overwriting any previously created files with the same name."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "fbc35c30",
   "metadata": {},
   "outputs": [],
   "source": [
    "netlist_carpentry.write(circuit, output_file_path='output/decentral_mux_replaced.v', overwrite=True)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bdb3dc96",
   "metadata": {},
   "source": [
    "## Alternative: a Dedicated Function for Pattern Replacement\n",
    "- The previously introduced pattern replacement algorithm can be compressed into a dedicated function.\n",
    "- This has the advantage of being easily reused in other scripts.\n",
    "- The dedicated function takes the path to an existing Verilog file as well as the name of the top-level module as input parameters, plus a path to an output file, into which the modified circuit is written.\n",
    "- Execute the cell below to execute the pattern replacement procedure again, but this time using the dedicated function, which again saves a Verilog file in the specified location, being `output/decentral_mux_replaced_function.v`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ecef88af",
   "metadata": {},
   "outputs": [],
   "source": [
    "from pathlib import Path\n",
    "\n",
    "\n",
    "def cascading_or_replacement(netlist_path: str, top: str, output_path: str):\n",
    "    out_v_path = Path(output_path)\n",
    "\n",
    "    # Create the pattern with the find and replace structures and the cascading OR gate constraints\n",
    "    find_pattern_file = 'files/or_pattern_find.json'\n",
    "    replace_pattern_file = 'files/or_pattern_replace.json'\n",
    "    pattern = PatternGenerator.build_from_yosys_netlists(find_pattern_file, replace_pattern_file, constraints=[CASCADING_OR_CONSTRAINT])\n",
    "\n",
    "    # Replace all occurrences of the structure to find with the replacement structure in each module of the circuit\n",
    "    circuit = netlist_carpentry.read(netlist_path, top=top)\n",
    "    for module in circuit:\n",
    "        pattern.replace(module)\n",
    "    netlist_carpentry.write(circuit, out_v_path, overwrite=True)\n",
    "\n",
    "# Execute the previously defined function with the appropriate parameters\n",
    "cascading_or_replacement(\"files/decentral_mux.v\", top=\"decentral_mux\", output_path=\"output/decentral_mux_replaced_function.v\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "netlist-carpentry",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
