 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : lenet_2set
Version: G-2012.06-SP5
Date   : Fri Jan  5 23:42:52 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lenet_2set         140000                saed32hvt_ss0p95v125c
  conv_top_mydesign_0
                     70000                 saed32hvt_ss0p95v125c
  conv_control_mydesign_0
                     16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  1.7100     1.7100 f
  srstn (in)                                            0.0000     1.7100 f
  lenet_1/srstn (lenet_mydesign_0)                      0.0000     1.7100 f
  lenet_1/conv_top/srstn (conv_top_mydesign_0)          0.0000     1.7100 f
  lenet_1/conv_top/U2/Y (DELLN2X2_HVT)                  0.4229     2.1329 f
  lenet_1/conv_top/conv_control/srstn (conv_control_mydesign_0)
                                                        0.0000     2.1329 f
  lenet_1/conv_top/conv_control/U405/Y (NBUFFX4_HVT)    0.0881     2.2209 f
  lenet_1/conv_top/conv_control/U404/Y (INVX2_HVT)      0.0663     2.2873 r
  lenet_1/conv_top/conv_control/U256/Y (INVX1_HVT)      0.0650     2.3523 f
  lenet_1/conv_top/conv_control/U357/Y (NAND2X2_HVT)    0.1312     2.4835 r
  lenet_1/conv_top/conv_control/U403/Y (AO21X1_HVT)     0.0711     2.5546 r
  lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_23)
                                                        0.0000     2.5546 r
  lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/D (LATCHX1_HVT)
                                                        0.0000     2.5546 r
  data arrival time                                                2.5546

  clock clk' (rise edge)                                1.7100     1.7100
  clock network delay (ideal)                           0.0000     1.7100
  lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/CLK (LATCHX1_HVT)
                                                        0.0000     1.7100 r
  time borrowed from endpoint                           0.8446     2.5546
  data required time                                               2.5546
  --------------------------------------------------------------------------
  data required time                                               2.5546
  data arrival time                                               -2.5546
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                      1.7100   
  library setup time                                   -0.1067   
  --------------------------------------------------------------
  max time borrow                                       1.6033   
  actual time borrow                                    0.8446   
  --------------------------------------------------------------


1
