<testsuite name="testsuite" errors="0" failures="0" skipped="0" tests="4" hostname="xps-9320"><testcase classname="lib.axil_to_bus_tb" name="basic" time="1.5"><system-out># vsim -modelsimini /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/vunit_out/modelsim/modelsim.ini -wlf /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/vunit_out/test_output/lib.axil_to_bus_tb.basic_43329556fe371b50440d7f256ba406253f1ae8f9/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.axil_to_bus_tb(tb) -L vunit_lib -L osvvm -L lib -g/axil_to_bus_tb/runner_cfg="active python runner : true,enabled_test_cases : basic,output path : /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/vunit_out/test_output/lib.axil_to_bus_tb.basic_43329556fe371b50440d7f256ba406253f1ae8f9/,tb path : /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/,use_color : true" 
# Start time: 12:53:27 on Jul 04,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd(456): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Warning: /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd(533): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
#             0 ps - default                      -    INFO - Resetting DUT ...
#        160000 ps - default                      -    INFO - Starting test...
#        345000 ps - default                      -    INFO - Test done
# Break in Subprogram stop at /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
</system-out></testcase><testcase classname="lib.axil_to_bus_tb" name="reads_no_stalls" time="1.2"><system-out># End time: 12:53:28 on Jul 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vsim -modelsimini /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/vunit_out/modelsim/modelsim.ini -wlf /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/vunit_out/test_output/lib.axil_to_bus_tb.reads_no_stalls_a4ca4124768eb9256f297d8c470cb9f3d9319f80/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.axil_to_bus_tb(tb) -L vunit_lib -L osvvm -L lib -g/axil_to_bus_tb/runner_cfg="active python runner : true,enabled_test_cases : reads_no_stalls,output path : /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/vunit_out/test_output/lib.axil_to_bus_tb.reads_no_stalls_a4ca4124768eb9256f297d8c470cb9f3d9319f80/,tb path : /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/,use_color : true" 
# Start time: 12:53:28 on Jul 04,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd(456): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Warning: /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd(533): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
#             0 ps - default                      -    INFO - Resetting DUT ...
#        160000 ps - default                      -    INFO - Starting test...
#        195000 ps - default                      -    INFO - Test done
# Break in Subprogram stop at /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
</system-out></testcase><testcase classname="lib.axil_to_bus_tb" name="writes_no_stalls" time="1.2"><system-out># End time: 12:53:29 on Jul 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vsim -modelsimini /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/vunit_out/modelsim/modelsim.ini -wlf /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/vunit_out/test_output/lib.axil_to_bus_tb.writes_no_stalls_3c7dafd5c810fc5ba93ac2c1d93a7dddf9152cea/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.axil_to_bus_tb(tb) -L vunit_lib -L osvvm -L lib -g/axil_to_bus_tb/runner_cfg="active python runner : true,enabled_test_cases : writes_no_stalls,output path : /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/vunit_out/test_output/lib.axil_to_bus_tb.writes_no_stalls_3c7dafd5c810fc5ba93ac2c1d93a7dddf9152cea/,tb path : /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/,use_color : true" 
# Start time: 12:53:29 on Jul 04,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd(456): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Warning: /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd(533): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
#             0 ps - default                      -    INFO - Resetting DUT ...
#        160000 ps - default                      -    INFO - Starting test...
#        165000 ps - default                      -    INFO - Test done
# Break in Subprogram stop at /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
</system-out></testcase><testcase classname="lib.axil_pipe_tb" name="basic" time="1.2"><system-out># End time: 12:53:30 on Jul 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vsim -modelsimini /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/vunit_out/modelsim/modelsim.ini -wlf /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/vunit_out/test_output/lib.axil_pipe_tb.basic_9a79f30a7f16f3dae9baeab8e36159f17fe1c0cb/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.axil_pipe_tb(tb) -L vunit_lib -L osvvm -L lib -g/axil_pipe_tb/runner_cfg="active python runner : true,enabled_test_cases : basic,output path : /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/vunit_out/test_output/lib.axil_pipe_tb.basic_9a79f30a7f16f3dae9baeab8e36159f17fe1c0cb/,tb path : /home/david/SynologyDrive/cloud_drive/prj/dev/vhdl_lib/axil_utils/sim/,use_color : true" 
# Start time: 12:53:30 on Jul 04,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Warning: /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd(456): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Warning: /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd(533): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# ** Warning: (vsim-8684) No drivers exist on out port /axil_pipe_tb/u_axil_pipe/o_m_axil.wstrb(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /axil_pipe_tb/axil_s_req.wstrb(3).
# ** Warning: (vsim-8684) No drivers exist on out port /axil_pipe_tb/u_axil_pipe/o_m_axil.wstrb(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /axil_pipe_tb/axil_s_req.wstrb(2).
# ** Warning: (vsim-8684) No drivers exist on out port /axil_pipe_tb/u_axil_pipe/o_m_axil.wstrb(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /axil_pipe_tb/axil_s_req.wstrb(1).
# ** Warning: (vsim-8684) No drivers exist on out port /axil_pipe_tb/u_axil_pipe/o_m_axil.wstrb(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /axil_pipe_tb/axil_s_req.wstrb(0).
#          5000 ps - default                      -    INFO - Resetting DUT ...
#        165000 ps - default                      -    INFO - Starting test...
#        175000 ps - default                      -    INFO - Test done
# Break in Subprogram stop at /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/david/.local/lib/python3.10/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
</system-out></testcase></testsuite>