<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element alt_xcvr_reconfig_0
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clock_cross_dma_to_pcie
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clock_cross_dma_to_pcie.s0
   {
      datum baseAddress
      {
         value = "137438953472";
         type = "String";
      }
   }
   element clock_cross_kernel_mem_0
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clock_cross_pcie_to_dma_0
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clock_cross_pcie_to_dma_0.s0
   {
      datum baseAddress
      {
         value = "51200";
         type = "String";
      }
   }
   element clock_cross_pcie_to_dma_1
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clock_cross_pcie_to_dma_1.s0
   {
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element config_clk
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element ddr3a
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element dma_0
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element dma_0.csr
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element dma_0.s_nondma
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element global_reset
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element global_reset_in
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element kernel_clk
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element kernel_clk_gen
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element kernel_clk_gen.ctrl
   {
      datum baseAddress
      {
         value = "49152";
         type = "String";
      }
   }
   element kernel_interface
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element kernel_interface.ctrl
   {
      datum baseAddress
      {
         value = "16384";
         type = "String";
      }
   }
   element memory_bank_divider_0
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element no_reset_for_uniphy
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element npor_export
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_ram
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_ram.s1
   {
      datum baseAddress
      {
         value = "45056";
         type = "String";
      }
   }
   element pcie
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pcie_reconfig_driver_0
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pipe_stage_ddr3a_dimm
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pipe_stage_host_ctrl
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pll_0
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element por_reset_counter
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element reset_controller_ddr3a
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element reset_controller_global
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element reset_controller_pcie
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element uniphy_status_0
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element uniphy_status_0.s
   {
      datum baseAddress
      {
         value = "53216";
         type = "String";
      }
   }
   element version_id_0
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element version_id_0.s
   {
      datum baseAddress
      {
         value = "53184";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CGXFC9D6F27C7" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="7_H6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="2" />
 <parameter name="projectName" value="top.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="acl_internal_snoop"
   internal="memory_bank_divider_0.acl_bsp_snoop"
   type="avalon_streaming"
   dir="start" />
 <interface name="config_clk" internal="config_clk.in_clk" type="clock" dir="end" />
 <interface name="ddr3a" internal="ddr3a.memory" type="conduit" dir="end" />
 <interface name="ddr3a_pll_ref" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="global_reset"
   internal="global_reset_in.in_reset"
   type="reset"
   dir="end">
  <port name="reset_n" internal="in_reset_n" />
 </interface>
 <interface name="kernel_clk" internal="kernel_clk.clk" type="clock" dir="start" />
 <interface
   name="kernel_clk2x"
   internal="kernel_clk_gen.kernel_clk2x"
   type="clock"
   dir="start" />
 <interface
   name="kernel_cra"
   internal="kernel_interface.kernel_cra"
   type="avalon"
   dir="start" />
 <interface
   name="kernel_irq"
   internal="kernel_interface.kernel_irq_from_kernel"
   type="interrupt"
   dir="start" />
 <interface
   name="kernel_mem0"
   internal="clock_cross_kernel_mem_0.s0"
   type="avalon"
   dir="end" />
 <interface
   name="kernel_pll_refclk"
   internal="kernel_clk_gen.pll_refclk"
   type="clock"
   dir="end" />
 <interface
   name="kernel_reset"
   internal="kernel_clk.clk_reset"
   type="reset"
   dir="start" />
 <interface name="mem_export_export" internal=".export" />
 <interface name="mem_export_irq_export" internal=".irq_export" />
 <interface name="octa" internal="ddr3a.oct" type="conduit" dir="end" />
 <interface
   name="pcie_hip_ctrl"
   internal="pcie.hip_ctrl"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hip_serial"
   internal="pcie.hip_serial"
   type="conduit"
   dir="end" />
 <interface name="pcie_npor" internal="pcie.npor" type="conduit" dir="end" />
 <interface
   name="pcie_npor_out"
   internal="npor_export.out_reset"
   type="reset"
   dir="start" />
 <interface name="pcie_refclk" internal="pcie.refclk" type="clock" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <module
   name="alt_xcvr_reconfig_0"
   kind="alt_xcvr_reconfig"
   version="16.1"
   enabled="1">
  <parameter name="ber_en" value="0" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="enable_adce" value="0" />
  <parameter name="enable_analog" value="1" />
  <parameter name="enable_dcd" value="0" />
  <parameter name="enable_dcd_power_up" value="1" />
  <parameter name="enable_dfe" value="0" />
  <parameter name="enable_eyemon" value="0" />
  <parameter name="enable_mif" value="0" />
  <parameter name="enable_offset" value="1" />
  <parameter name="gui_cal_status_port" value="false" />
  <parameter name="gui_enable_pll" value="0" />
  <parameter name="gui_split_sizes" value="" />
  <parameter name="number_of_reconfig_interfaces" value="5" />
 </module>
 <module name="clk_0" kind="clock_source" version="16.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="DEASSERT" />
 </module>
 <module
   name="clock_cross_dma_to_pcie"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="16.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="20" />
  <parameter name="COMMAND_FIFO_DEPTH" value="16" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="MAX_BURST_SIZE" value="16" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="64" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="20" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
 </module>
 <module
   name="clock_cross_kernel_mem_0"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="16.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="32" />
  <parameter name="COMMAND_FIFO_DEPTH" value="16" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="MAX_BURST_SIZE" value="16" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="512" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="30" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="clock_cross_pcie_to_dma_0"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="16.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="10" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="10" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
 </module>
 <module
   name="clock_cross_pcie_to_dma_1"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="16.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="16" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="16" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
 </module>
 <module
   name="config_clk"
   kind="altera_clock_bridge"
   version="16.1"
   enabled="1">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   name="ddr3a"
   kind="altera_mem_if_ddr3_emif"
   version="16.1"
   enabled="1">
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXFC9D6F27C7" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="256,32,32,32,32,32" />
  <parameter name="AVL_MAX_SIZE" value="16" />
  <parameter name="BYTE_ENABLE" value="false" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="CFG_REORDER_DATA" value="false" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="EXPORT" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="true" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="true" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="8" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="FORCE_DQS_TRACKING" value="DISABLED" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="LRDIMM_EXTENDED_CONFIG">0x000000000000000000</parameter>
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRAS_NS" value="37.5" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="300.0" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="MEM_TRRD_NS" value="13.2" />
  <parameter name="MEM_TRTP_NS" value="13.2" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="MEM_WTCL" value="5" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="RATE" value="Full" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.017840331" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="-0.001076354" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="-0.003747657" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.307845356" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.203650039" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.055954396" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.1595076" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.1041954" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.015848394" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_TDH" value="150" />
  <parameter name="TIMING_TDQSCK" value="400" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSQ" value="200" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDS" value="75" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="275" />
  <parameter name="TIMING_TIS" value="200" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="TIMING_TQSH" value="0.38" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="TREFI" value="35100" />
  <parameter name="TRFC" value="350" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
 </module>
 <module name="dma_0" kind="acl_dma" version="1.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="17" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="17" />
  <parameter name="AUTO_DEVICE" value="5CGXFC9D6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_M_ADDRESS_MAP"><![CDATA[<address-map><slave name='memory_bank_divider_0.s' start='0x0' end='0x40000000' /><slave name='pcie.Txs' start='0x2000000000' end='0x2000100000' /></address-map>]]></parameter>
  <parameter name="AUTO_M_ADDRESS_WIDTH" value="AddressWidth = 38" />
  <parameter name="AUTO_UNIQUE_ID" value="$${FILENAME}_dma_0" />
  <parameter name="BURST_SIZE" value="16" />
  <parameter name="BYTE_ADDR_WIDTH" value="38" />
  <parameter name="DATA_WIDTH" value="256" />
 </module>
 <module
   name="global_reset"
   kind="altera_reset_bridge"
   version="16.1"
   enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="deassert" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <module
   name="global_reset_in"
   kind="altera_reset_bridge"
   version="16.1"
   enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="none" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <module name="kernel_clk" kind="clock_source" version="16.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="false" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="DEASSERT" />
 </module>
 <module name="kernel_clk_gen" kind="acl_kernel_clk" version="1.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC9D6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_PLL_REFCLK_CLOCK_DOMAIN" value="6" />
  <parameter name="AUTO_PLL_REFCLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_PLL_REFCLK_RESET_DOMAIN" value="6" />
  <parameter name="AUTO_UNIQUE_ID">$${FILENAME}_kernel_clk_gen</parameter>
  <parameter name="KERNEL_TARGET_CLOCK_RATE" value="380" />
  <parameter name="REF_CLK_RATE" value="50" />
 </module>
 <module
   name="kernel_interface"
   kind="kernel_interface"
   version="15.1"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="5CGXFC9D6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="ENABLE_ROM_RECONFIGURE" value="0" />
  <parameter name="NUM_GLOBAL_MEMS" value="1" />
 </module>
 <module
   name="memory_bank_divider_0"
   kind="acl_memory_bank_divider"
   version="1.0"
   enabled="1">
  <parameter name="ADDRESS_WIDTH" value="30" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="17" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="17" />
  <parameter name="AUTO_DEVICE" value="5CGXFC9D6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="AUTO_KERNEL_CLK_CLOCK_DOMAIN" value="13" />
  <parameter name="AUTO_KERNEL_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_KERNEL_CLK_RESET_DOMAIN" value="13" />
  <parameter name="BURST_SIZE" value="16" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MAX_PENDING_READS" value="64" />
  <parameter name="NUM_BANKS" value="1" />
  <parameter name="PIPELINE_OUTPUTS" value="false" />
  <parameter name="SEPARATE_RW_PORTS" value="false" />
  <parameter name="SPLIT_ON_BURSTBOUNDARY" value="false" />
 </module>
 <module name="no_reset_for_uniphy" kind="no_reset" version="10.0" enabled="1" />
 <module
   name="npor_export"
   kind="altera_reset_bridge"
   version="16.1"
   enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="none" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <module
   name="onchip_ram"
   kind="altera_avalon_onchip_memory2"
   version="16.1"
   enabled="1">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName">$${FILENAME}_onchip_ram</parameter>
  <parameter name="blockType" value="AUTO" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dualPort" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_ram.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="1024" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module name="pcie" kind="altera_pcie_cv_hip_avmm" version="16.1" enabled="1">
  <parameter name="AST_LITE" value="0" />
  <parameter name="AVALON_ADDR_WIDTH" value="32" />
  <parameter name="AddressPage">0\,1\,2\,3\,4\,5\,6\,7\,8\,9\,10\,11\,12\,13\,14\,15</parameter>
  <parameter name="BYPASSS_A2P_TRANSLATION" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="256" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="12" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="CB_PCIE_MODE" value="0" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="CB_RP_S_ADDR_WIDTH" value="32" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="0" />
  <parameter name="CG_ENABLE_ADVANCED_INTERRUPT" value="0" />
  <parameter name="CG_ENABLE_HIP_STATUS" value="1" />
  <parameter name="CG_ENABLE_HIP_STATUS_EXTENSION" value="0" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="1" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="PCIeAddress31_0">0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000</parameter>
  <parameter name="PCIeAddress63_32">0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000</parameter>
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="18" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="TX_S_ADDR_WIDTH" value="32" />
  <parameter name="advanced_default_parameter_override" value="0" />
  <parameter name="altpcie_avmm_hwtcl" value="1" />
  <parameter name="atomic_malformed_hwtcl" value="true" />
  <parameter name="atomic_op_completer_32bit_hwtcl" value="false" />
  <parameter name="atomic_op_completer_64bit_hwtcl" value="false" />
  <parameter name="atomic_op_routing_hwtcl" value="false" />
  <parameter name="avmm_width_hwtcl" value="64" />
  <parameter name="bar0_type_hwtcl" value="1" />
  <parameter name="bar1_type_hwtcl" value="0" />
  <parameter name="bar2_type_hwtcl" value="0" />
  <parameter name="bar3_type_hwtcl" value="0" />
  <parameter name="bar4_type_hwtcl" value="0" />
  <parameter name="bar5_type_hwtcl" value="0" />
  <parameter name="bridge_port_ssid_support_hwtcl" value="false" />
  <parameter name="bridge_port_vga_enable_hwtcl" value="false" />
  <parameter name="bypass_cdc_hwtcl" value="false" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="cas_completer_128bit_hwtcl" value="false" />
  <parameter name="cdc_dummy_insert_limit_advanced_default_hwtcl" value="11" />
  <parameter name="class_code_hwtcl" value="16711680" />
  <parameter name="completion_timeout_hwtcl" value="ABCD" />
  <parameter name="coreclkout_hip_phaseshift_hwtcl" value="0 ps" />
  <parameter name="d0_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d1_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d1_support_advanced_default_hwtcl" value="false" />
  <parameter name="d2_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d2_support_advanced_default_hwtcl" value="false" />
  <parameter name="d3_cold_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d3_hot_pme_advanced_default_hwtcl" value="false" />
  <parameter name="data_pack_rx_hwtcl" value="disable" />
  <parameter name="deemphasis_enable_advanced_default_hwtcl" value="false" />
  <parameter name="deskew_comma_hwtcl" value="skp_eieos_deskw" />
  <parameter name="device_id_hwtcl" value="55296" />
  <parameter name="device_number_advanced_default_hwtcl" value="0" />
  <parameter name="diffclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="disable_link_x2_support_advanced_default_hwtcl" value="false" />
  <parameter name="disable_snoop_packet_hwtcl" value="false" />
  <parameter name="dll_active_report_support_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_hwtcl" value="0" />
  <parameter name="ecrc_gen_capable_hwtcl" value="0" />
  <parameter name="ei_delay_powerdown_count_advanced_default_hwtcl" value="10" />
  <parameter name="eie_before_nfts_count_advanced_default_hwtcl" value="4" />
  <parameter name="enable_completion_timeout_disable_hwtcl" value="1" />
  <parameter name="enable_function_msix_support_hwtcl" value="0" />
  <parameter name="enable_l0s_aspm_hwtcl" value="true" />
  <parameter name="enable_l1_aspm_advanced_default_hwtcl" value="false" />
  <parameter name="enable_rx_buffer_checking_advanced_default_hwtcl" value="false" />
  <parameter name="enable_slot_register_hwtcl" value="0" />
  <parameter name="endpoint_l0_latency_hwtcl" value="0" />
  <parameter name="endpoint_l1_latency_hwtcl" value="0" />
  <parameter name="expansion_base_address_register_hwtcl" value="0" />
  <parameter name="extend_tag_field_hwtcl" value="32" />
  <parameter name="extended_format_field_hwtcl" value="true" />
  <parameter name="extended_tag_reset_hwtcl" value="false" />
  <parameter name="fc_init_timer_advanced_default_hwtcl" value="1024" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="flow_control_timeout_count_advanced_default_hwtcl" value="200" />
  <parameter name="flow_control_update_count_advanced_default_hwtcl" value="30" />
  <parameter name="flr_capability_hwtcl" value="0" />
  <parameter name="force_hrc" value="0" />
  <parameter name="force_src" value="0" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen1 (2.5 Gbps)" />
  <parameter name="gen2_diffclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="gen2_sameclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="gen3_rxfreqlock_counter_hwtcl" value="0" />
  <parameter name="hip_reconfig_hwtcl" value="0" />
  <parameter name="hot_plug_support_advanced_default_hwtcl" value="0" />
  <parameter name="in_cvp_mode_hwtcl" value="0" />
  <parameter name="indicator_advanced_default_hwtcl" value="0" />
  <parameter name="interrupt_pin_hwtcl" value="inta" />
  <parameter name="io_window_addr_width_hwtcl" value="0" />
  <parameter name="l01_entry_latency_advanced_default_hwtcl" value="31" />
  <parameter name="l0_exit_latency_diffclock_advanced_default_hwtcl" value="6" />
  <parameter name="l0_exit_latency_sameclock_advanced_default_hwtcl" value="6" />
  <parameter name="l1_exit_latency_diffclock_advanced_default_hwtcl" value="0" />
  <parameter name="l1_exit_latency_sameclock_advanced_default_hwtcl" value="0" />
  <parameter name="l2_async_logic_advanced_default_hwtcl" value="disable" />
  <parameter name="lane_mask_hwtcl" value="x4" />
  <parameter name="low_priority_vc_advanced_default_hwtcl" value="single_vc" />
  <parameter name="ltr_mechanism_hwtcl" value="false" />
  <parameter name="ltssm_1ms_timeout_hwtcl" value="disable" />
  <parameter name="ltssm_freqlocked_check_hwtcl" value="disable" />
  <parameter name="max_payload_size_hwtcl" value="256" />
  <parameter name="maximum_current_hwtcl" value="0" />
  <parameter name="msi_64bit_addressing_capable_hwtcl" value="true" />
  <parameter name="msi_masking_capable_hwtcl" value="false" />
  <parameter name="msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="msi_support_hwtcl" value="true" />
  <parameter name="msix_pba_bir_hwtcl" value="0" />
  <parameter name="msix_pba_offset_hwtcl" value="0" />
  <parameter name="msix_table_bir_hwtcl" value="0" />
  <parameter name="msix_table_offset_hwtcl" value="0" />
  <parameter name="msix_table_size_hwtcl" value="0" />
  <parameter name="no_command_completed_advanced_default_hwtcl" value="false" />
  <parameter name="no_soft_reset_advanced_default_hwtcl" value="false" />
  <parameter name="override_rxbuffer_cred_preset" value="0" />
  <parameter name="override_tbpartner_driver_setting_hwtcl" value="0" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="pclk_out_sel_advanced_default_hwtcl" value="pclk" />
  <parameter name="pipex1_debug_sel_advanced_default_hwtcl" value="disable" />
  <parameter name="pldclk_hip_phase_shift_hwtcl" value="0 ps" />
  <parameter name="pll_refclk_freq_hwtcl" value="100 MHz" />
  <parameter name="port_link_number_hwtcl" value="1" />
  <parameter name="port_type_hwtcl" value="Native endpoint" />
  <parameter name="prefetchable_mem_window_addr_width_hwtcl" value="0" />
  <parameter name="register_pipe_signals_advanced_default_hwtcl" value="true" />
  <parameter name="reserved_debug_advanced_default_hwtcl" value="0" />
  <parameter
     name="retry_buffer_last_active_address_advanced_default_hwtcl"
     value="255" />
  <parameter name="revision_id_hwtcl" value="1" />
  <parameter name="rpre_emph_a_val_hwtcl" value="11" />
  <parameter name="rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="rpre_emph_c_val_hwtcl" value="22" />
  <parameter name="rpre_emph_d_val_hwtcl" value="12" />
  <parameter name="rpre_emph_e_val_hwtcl" value="21" />
  <parameter name="rvod_sel_a_val_hwtcl" value="50" />
  <parameter name="rvod_sel_b_val_hwtcl" value="34" />
  <parameter name="rvod_sel_c_val_hwtcl" value="50" />
  <parameter name="rvod_sel_d_val_hwtcl" value="50" />
  <parameter name="rvod_sel_e_val_hwtcl" value="9" />
  <parameter name="rx_cdc_almost_full_advanced_default_hwtcl" value="12" />
  <parameter name="rx_l0s_count_idl_advanced_default_hwtcl" value="0" />
  <parameter name="rxbuffer_rxreq_hwtcl" value="Low" />
  <parameter name="sameclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="serial_sim_hwtcl" value="0" />
  <parameter name="set_pld_clk_x1_625MHz_hwtcl" value="0" />
  <parameter name="skp_os_gen3_count_hwtcl" value="0" />
  <parameter name="skp_os_schedule_count_advanced_default_hwtcl" value="0" />
  <parameter name="slot_number_hwtcl" value="0" />
  <parameter name="slot_power_limit_hwtcl" value="0" />
  <parameter name="slot_power_scale_hwtcl" value="0" />
  <parameter name="slotclkcfg_hwtcl" value="1" />
  <parameter name="ssid_hwtcl" value="0" />
  <parameter name="ssvid_hwtcl" value="0" />
  <parameter name="subsystem_device_id_hwtcl" value="5" />
  <parameter name="subsystem_vendor_id_hwtcl" value="4466" />
  <parameter name="surprise_down_error_support_hwtcl" value="0" />
  <parameter name="tph_completer_hwtcl" value="false" />
  <parameter name="tx_cdc_almost_empty_advanced_default_hwtcl" value="5" />
  <parameter name="tx_cdc_almost_full_advanced_default_hwtcl" value="11" />
  <parameter name="use_aer_hwtcl" value="0" />
  <parameter name="use_ast_parity" value="0" />
  <parameter name="use_crc_forwarding_hwtcl" value="0" />
  <parameter name="use_rx_st_be_hwtcl" value="0" />
  <parameter name="use_tl_cfg_sync_advanced_default_hwtcl" value="1" />
  <parameter name="user_id_hwtcl" value="0" />
  <parameter name="vc0_clk_enable_advanced_default_hwtcl" value="true" />
  <parameter name="vendor_id_hwtcl" value="4466" />
  <parameter name="vsec_id_hwtcl" value="40960" />
  <parameter name="vsec_rev_hwtcl" value="0" />
  <parameter name="wrong_device_id_hwtcl" value="disable" />
 </module>
 <module
   name="pcie_reconfig_driver_0"
   kind="altera_pcie_reconfig_driver"
   version="16.1"
   enabled="1">
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="enable_cal_busy_hwtcl" value="0" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen2 (5.0 Gbps)" />
  <parameter name="number_of_reconfig_interfaces" value="5" />
 </module>
 <module
   name="pipe_stage_ddr3a_dimm"
   kind="altera_avalon_mm_bridge"
   version="16.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="32" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="16" />
  <parameter name="MAX_PENDING_RESPONSES" value="32" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="30" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module
   name="pipe_stage_host_ctrl"
   kind="altera_avalon_mm_bridge"
   version="16.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="18" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="1" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="17" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module name="pll_0" kind="altera_pll" version="16.1" enabled="1">
  <parameter name="debug_print_output" value="false" />
  <parameter name="debug_use_rbc_taf_method" value="false" />
  <parameter name="device" value="5CGXFC9D6F27C7" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_device_speed_grade" value="2" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_dsm_out_sel" value="1st_order" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_fractional_cout" value="32" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="gui_number_of_clocks" value="1" />
  <parameter name="gui_operation_mode" value="normal" />
  <parameter name="gui_output_clock_frequency0" value="100.0" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="gui_pll_cascading_mode">Create an adjpllin signal to connect with an upstream PLL</parameter>
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_reference_clock_frequency" value="400.0" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_switchover_mode">Automatic Switchover</parameter>
  <parameter name="gui_use_locked" value="false" />
 </module>
 <module name="por_reset_counter" kind="sw_reset" version="10.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="LOG2_RESET_CYCLES" value="10" />
  <parameter name="WIDTH" value="8" />
 </module>
 <module
   name="reset_controller_ddr3a"
   kind="altera_reset_controller"
   version="16.1"
   enabled="1">
  <parameter name="MIN_RST_ASSERTION_TIME" value="3" />
  <parameter name="NUM_RESET_INPUTS" value="1" />
  <parameter name="OUTPUT_RESET_SYNC_EDGES" value="deassert" />
  <parameter name="RESET_REQUEST_PRESENT" value="0" />
  <parameter name="RESET_REQ_EARLY_DSRT_TIME" value="1" />
  <parameter name="RESET_REQ_WAIT_TIME" value="1" />
  <parameter name="SYNC_DEPTH" value="2" />
  <parameter name="USE_RESET_REQUEST_IN0" value="0" />
  <parameter name="USE_RESET_REQUEST_IN1" value="0" />
  <parameter name="USE_RESET_REQUEST_IN10" value="0" />
  <parameter name="USE_RESET_REQUEST_IN11" value="0" />
  <parameter name="USE_RESET_REQUEST_IN12" value="0" />
  <parameter name="USE_RESET_REQUEST_IN13" value="0" />
  <parameter name="USE_RESET_REQUEST_IN14" value="0" />
  <parameter name="USE_RESET_REQUEST_IN15" value="0" />
  <parameter name="USE_RESET_REQUEST_IN2" value="0" />
  <parameter name="USE_RESET_REQUEST_IN3" value="0" />
  <parameter name="USE_RESET_REQUEST_IN4" value="0" />
  <parameter name="USE_RESET_REQUEST_IN5" value="0" />
  <parameter name="USE_RESET_REQUEST_IN6" value="0" />
  <parameter name="USE_RESET_REQUEST_IN7" value="0" />
  <parameter name="USE_RESET_REQUEST_IN8" value="0" />
  <parameter name="USE_RESET_REQUEST_IN9" value="0" />
  <parameter name="USE_RESET_REQUEST_INPUT" value="0" />
 </module>
 <module
   name="reset_controller_global"
   kind="altera_reset_controller"
   version="16.1"
   enabled="1">
  <parameter name="MIN_RST_ASSERTION_TIME" value="3" />
  <parameter name="NUM_RESET_INPUTS" value="2" />
  <parameter name="OUTPUT_RESET_SYNC_EDGES" value="deassert" />
  <parameter name="RESET_REQUEST_PRESENT" value="0" />
  <parameter name="RESET_REQ_EARLY_DSRT_TIME" value="1" />
  <parameter name="RESET_REQ_WAIT_TIME" value="1" />
  <parameter name="SYNC_DEPTH" value="2" />
  <parameter name="USE_RESET_REQUEST_IN0" value="0" />
  <parameter name="USE_RESET_REQUEST_IN1" value="0" />
  <parameter name="USE_RESET_REQUEST_IN10" value="0" />
  <parameter name="USE_RESET_REQUEST_IN11" value="0" />
  <parameter name="USE_RESET_REQUEST_IN12" value="0" />
  <parameter name="USE_RESET_REQUEST_IN13" value="0" />
  <parameter name="USE_RESET_REQUEST_IN14" value="0" />
  <parameter name="USE_RESET_REQUEST_IN15" value="0" />
  <parameter name="USE_RESET_REQUEST_IN2" value="0" />
  <parameter name="USE_RESET_REQUEST_IN3" value="0" />
  <parameter name="USE_RESET_REQUEST_IN4" value="0" />
  <parameter name="USE_RESET_REQUEST_IN5" value="0" />
  <parameter name="USE_RESET_REQUEST_IN6" value="0" />
  <parameter name="USE_RESET_REQUEST_IN7" value="0" />
  <parameter name="USE_RESET_REQUEST_IN8" value="0" />
  <parameter name="USE_RESET_REQUEST_IN9" value="0" />
  <parameter name="USE_RESET_REQUEST_INPUT" value="0" />
 </module>
 <module
   name="reset_controller_pcie"
   kind="altera_reset_controller"
   version="16.1"
   enabled="1">
  <parameter name="MIN_RST_ASSERTION_TIME" value="3" />
  <parameter name="NUM_RESET_INPUTS" value="1" />
  <parameter name="OUTPUT_RESET_SYNC_EDGES" value="deassert" />
  <parameter name="RESET_REQUEST_PRESENT" value="0" />
  <parameter name="RESET_REQ_EARLY_DSRT_TIME" value="1" />
  <parameter name="RESET_REQ_WAIT_TIME" value="1" />
  <parameter name="SYNC_DEPTH" value="2" />
  <parameter name="USE_RESET_REQUEST_IN0" value="0" />
  <parameter name="USE_RESET_REQUEST_IN1" value="0" />
  <parameter name="USE_RESET_REQUEST_IN10" value="0" />
  <parameter name="USE_RESET_REQUEST_IN11" value="0" />
  <parameter name="USE_RESET_REQUEST_IN12" value="0" />
  <parameter name="USE_RESET_REQUEST_IN13" value="0" />
  <parameter name="USE_RESET_REQUEST_IN14" value="0" />
  <parameter name="USE_RESET_REQUEST_IN15" value="0" />
  <parameter name="USE_RESET_REQUEST_IN2" value="0" />
  <parameter name="USE_RESET_REQUEST_IN3" value="0" />
  <parameter name="USE_RESET_REQUEST_IN4" value="0" />
  <parameter name="USE_RESET_REQUEST_IN5" value="0" />
  <parameter name="USE_RESET_REQUEST_IN6" value="0" />
  <parameter name="USE_RESET_REQUEST_IN7" value="0" />
  <parameter name="USE_RESET_REQUEST_IN8" value="0" />
  <parameter name="USE_RESET_REQUEST_IN9" value="0" />
  <parameter name="USE_RESET_REQUEST_INPUT" value="0" />
 </module>
 <module
   name="uniphy_status_0"
   kind="uniphy_status"
   version="10.0"
   enabled="1">
  <parameter name="NUM_UNIPHYS" value="1" />
  <parameter name="WIDTH" value="32" />
 </module>
 <module name="version_id_0" kind="version_id" version="10.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VERSION_ID" value="-1597521439" />
  <parameter name="WIDTH" value="32" />
 </module>
 <connection
   kind="avalon"
   version="16.1"
   start="pcie.Rxm_BAR0"
   end="pipe_stage_host_ctrl.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="memory_bank_divider_0.bank1"
   end="pipe_stage_ddr3a_dimm.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="dma_0.m"
   end="memory_bank_divider_0.s">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="dma_0.m"
   end="clock_cross_dma_to_pcie.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000002000000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="pipe_stage_host_ctrl.m0"
   end="pcie.Cra">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="clock_cross_dma_to_pcie.m0"
   end="pcie.Txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="pipe_stage_ddr3a_dimm.m0"
   end="ddr3a.avl_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="clock_cross_pcie_to_dma_0.m0"
   end="dma_0.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="pipe_stage_host_ctrl.m0"
   end="kernel_clk_gen.ctrl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xc000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="pipe_stage_host_ctrl.m0"
   end="kernel_interface.ctrl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x4000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="pipe_stage_host_ctrl.m0"
   end="uniphy_status_0.s">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xcfe0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="pipe_stage_host_ctrl.m0"
   end="version_id_0.s">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xcfc0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="clock_cross_kernel_mem_0.m0"
   end="pipe_stage_ddr3a_dimm.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="pipe_stage_host_ctrl.m0"
   end="clock_cross_pcie_to_dma_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xc800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="pipe_stage_host_ctrl.m0"
   end="clock_cross_pcie_to_dma_1.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="pipe_stage_host_ctrl.m0"
   end="onchip_ram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xb000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="clock_cross_pcie_to_dma_1.m0"
   end="dma_0.s_nondma">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="pcie_reconfig_driver_0.reconfig_mgmt"
   end="alt_xcvr_reconfig_0.reconfig_mgmt">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="16.1" start="ddr3a.afi_clk" end="pll_0.refclk" />
 <connection kind="clock" version="16.1" start="clk_0.clk" end="ddr3a.pll_ref_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pcie.coreclkout"
   end="reset_controller_pcie.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pcie.coreclkout"
   end="pipe_stage_host_ctrl.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pcie.coreclkout"
   end="version_id_0.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pcie.coreclkout"
   end="uniphy_status_0.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pcie.coreclkout"
   end="kernel_interface.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pcie.coreclkout"
   end="onchip_ram.clk1" />
 <connection
   kind="clock"
   version="16.1"
   start="pcie.coreclkout"
   end="clock_cross_dma_to_pcie.m0_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pcie.coreclkout"
   end="pcie_reconfig_driver_0.pld_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pcie.coreclkout"
   end="pcie_reconfig_driver_0.reconfig_xcvr_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pcie.coreclkout"
   end="clock_cross_pcie_to_dma_0.s0_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pcie.coreclkout"
   end="clock_cross_pcie_to_dma_1.s0_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="kernel_clk_gen.kernel_clk"
   end="kernel_clk.clk_in" />
 <connection
   kind="clock"
   version="16.1"
   start="kernel_clk_gen.kernel_clk"
   end="kernel_interface.kernel_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="kernel_clk_gen.kernel_clk"
   end="memory_bank_divider_0.kernel_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="kernel_clk_gen.kernel_clk"
   end="clock_cross_kernel_mem_0.s0_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="config_clk.out_clk"
   end="kernel_clk_gen.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="config_clk.out_clk"
   end="por_reset_counter.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="config_clk.out_clk"
   end="global_reset.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="config_clk.out_clk"
   end="reset_controller_global.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="config_clk.out_clk"
   end="reset_controller_ddr3a.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="config_clk.out_clk"
   end="alt_xcvr_reconfig_0.mgmt_clk_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="pipe_stage_ddr3a_dimm.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="memory_bank_divider_0.clk" />
 <connection kind="clock" version="16.1" start="pll_0.outclk0" end="dma_0.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="clock_cross_kernel_mem_0.m0_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="clock_cross_pcie_to_dma_1.m0_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="clock_cross_pcie_to_dma_0.m0_clk" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="ddr3a.mp_cmd_clk_0" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="ddr3a.mp_rfifo_clk_0" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="ddr3a.mp_rfifo_clk_1" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="ddr3a.mp_rfifo_clk_2" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="ddr3a.mp_rfifo_clk_3" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="ddr3a.mp_wfifo_clk_0" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="ddr3a.mp_wfifo_clk_1" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="ddr3a.mp_wfifo_clk_2" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="ddr3a.mp_wfifo_clk_3" />
 <connection
   kind="clock"
   version="16.1"
   start="pll_0.outclk0"
   end="clock_cross_dma_to_pcie.s0_clk" />
 <connection
   kind="conduit"
   version="16.1"
   start="pcie_reconfig_driver_0.hip_currentspeed"
   end="pcie.hip_currentspeed">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.1"
   start="alt_xcvr_reconfig_0.reconfig_from_xcvr"
   end="pcie.reconfig_from_xcvr">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.1"
   start="alt_xcvr_reconfig_0.reconfig_to_xcvr"
   end="pcie.reconfig_to_xcvr">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.1"
   start="ddr3a.status"
   end="uniphy_status_0.mem0_status">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="16.1"
   start="pcie.RxmIrq"
   end="dma_0.dma_irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="interrupt"
   version="16.1"
   start="pcie.RxmIrq"
   end="kernel_interface.kernel_irq_to_host">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="ddr3a.global_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="clock_cross_pcie_to_dma_1.m0_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="clock_cross_pcie_to_dma_0.m0_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="ddr3a.mp_cmd_reset_n_0" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="ddr3a.mp_rfifo_reset_n_0" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="ddr3a.mp_rfifo_reset_n_1" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="ddr3a.mp_rfifo_reset_n_2" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="ddr3a.mp_rfifo_reset_n_3" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="ddr3a.mp_wfifo_reset_n_0" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="ddr3a.mp_wfifo_reset_n_1" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="ddr3a.mp_wfifo_reset_n_2" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="ddr3a.mp_wfifo_reset_n_3" />
 <connection kind="reset" version="16.1" start="clk_0.clk_reset" end="pll_0.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="pipe_stage_ddr3a_dimm.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="memory_bank_divider_0.reset" />
 <connection kind="reset" version="16.1" start="clk_0.clk_reset" end="dma_0.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="clock_cross_dma_to_pcie.s0_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="ddr3a.soft_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="kernel_interface.kernel_reset"
   end="kernel_clk.clk_in_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="kernel_interface.kernel_reset"
   end="memory_bank_divider_0.kernel_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="kernel_interface.kernel_reset"
   end="clock_cross_kernel_mem_0.s0_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="pcie.nreset_status"
   end="pcie_reconfig_driver_0.reconfig_xcvr_rst" />
 <connection
   kind="reset"
   version="16.1"
   start="pcie.nreset_status"
   end="reset_controller_global.reset_in1" />
 <connection
   kind="reset"
   version="16.1"
   start="global_reset_in.out_reset"
   end="por_reset_counter.clk_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="global_reset.out_reset"
   end="uniphy_status_0.clk_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="global_reset.out_reset"
   end="version_id_0.clk_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="global_reset_in.out_reset"
   end="alt_xcvr_reconfig_0.mgmt_rst_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="global_reset.out_reset"
   end="kernel_clk_gen.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="global_reset.out_reset"
   end="reset_controller_pcie.reset_in0" />
 <connection
   kind="reset"
   version="16.1"
   start="global_reset.out_reset"
   end="reset_controller_ddr3a.reset_in0" />
 <connection
   kind="reset"
   version="16.1"
   start="reset_controller_global.reset_out"
   end="global_reset.in_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="reset_controller_pcie.reset_out"
   end="clock_cross_dma_to_pcie.m0_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="reset_controller_pcie.reset_out"
   end="pipe_stage_host_ctrl.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="reset_controller_pcie.reset_out"
   end="kernel_interface.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="reset_controller_pcie.reset_out"
   end="onchip_ram.reset1" />
 <connection
   kind="reset"
   version="16.1"
   start="reset_controller_pcie.reset_out"
   end="clock_cross_pcie_to_dma_0.s0_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="reset_controller_pcie.reset_out"
   end="clock_cross_pcie_to_dma_1.s0_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="reset_controller_pcie.reset_out"
   end="kernel_interface.sw_reset_in" />
 <connection
   kind="reset"
   version="16.1"
   start="por_reset_counter.sw_reset"
   end="npor_export.in_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="por_reset_counter.sw_reset"
   end="reset_controller_global.reset_in0" />
 <connection
   kind="reset"
   version="16.1"
   start="kernel_interface.sw_reset_export"
   end="clock_cross_kernel_mem_0.m0_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="2" />
 <interconnectRequirement
   for="new_target"
   name="new_requirement_name"
   value="new_requirement_value" />
 <interconnectRequirement
   for="new_target"
   name="new_requirement_name_0"
   value="new_requirement_value" />
</system>
