// Seed: 423874955
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output wand id_2
);
  assign id_2 = id_0 == id_0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input wor id_6
    , id_9,
    output wor id_7
);
  struct packed {logic [-1 'b0 ==  1 : 1 'd0] id_10;} [1 : ""] id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4
  );
endmodule
