Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]
Shekhar Borkar, Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278667]
Doug Burger , James R. Goodman , Alain Kägi, Memory bandwidth limitations of future microprocessors, Proceedings of the 23rd annual international symposium on Computer architecture, p.78-89, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232983]
Karthik Chandrasekar , Christian Weis , Benny Akesson , Norbert Wehn , Kees Goossens, System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Kevin Kai-Wei Chang, Donghyuk Lee, Zeshan Chishti, Alaa R. Alameldeen, Chris Wilkerson, Yoongu Kim, and Onur Mutlu. 2014. Improving DRAM performance by parallelizing refreshes with accesses. In HPCA.
David Chapman. 2013. DiRAM architecture overview. In MemCon.
Yuan Chou , Brian Fahs , Santosh Abraham, Microarchitecture Optimizations for Exploiting Memory-Level Parallelism, Proceedings of the 31st annual international symposium on Computer architecture, p.76, June 19-23, 2004, München, Germany
Howard David , Chris Fallin , Eugene Gorbatov , Ulf R. Hanebutte , Onur Mutlu, Memory power management via dynamic voltage/frequency scaling, Proceedings of the 8th ACM international conference on Autonomic computing, June 14-18, 2011, Karlsruhe, Germany[doi>10.1145/1998582.1998590]
Jeffrey Dean , Luiz André Barroso, The tail at scale, Communications of the ACM, v.56 n.2, February 2013[doi>10.1145/2408776.2408794]
Qingyuan Deng , David Meisner , Luiz Ramos , Thomas F. Wenisch , Ricardo Bianchini, MemScale: active low-power modes for main memory, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950392]
Stijn Eyerman , Lieven Eeckhout, System-Level Performance Metrics for Multiprogram Workloads, IEEE Micro, v.28 n.3, p.42-53, May 2008[doi>10.1109/MM.2008.44]
Qawi Harvard and R. Jacob Baker. 2011. A scalable I/O architecture for Wide I/O DRAM. In MWSCAS.
Wei Huang , Mircea R. Stan , Kevin Skadron , Karthik Sankaranarayanan , Shougata Ghosh , Sivakumar Velusam, Compact thermal modeling for temperature-aware design, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996800]
Cedric Huyghebaert, Jan Van Olmen, Okoro Chukwudi, Jens Coenen, Anne Jourdain, Marc Van Cauwenberghe, Rahul Agarwahl, Alain Phommahaxay, Michele Stucchi, and Philippe Soussan. 2010. Enabling 10μm pitch hybrid Cu-Cu IC stacking with through silicon vias. In ECTC.
Hybrid Memory Cube Consortium. 2013. HMC specification 1.1. (2013).
Hybrid Memory Cube Consortium. 2014. HMC specification 2.0. (2014).
ITRS. 2007. International Technology Roadmap for Semiconductors.
JEDEC. 2011. Wide I/O Single Data Rate (Wide I/O SDR). Standard No. JESD229. (2011).
JEDEC. 2012a. DDR3 SDRAM. Standard No. JESD79-3F. (2012).
JEDEC. 2012b. DDR4 SDRAM. Standard No. JESD79-4. (2012).
JEDEC. 2013a. High Bandwidth Memory (HBM) DRAM. Standard No. JESD235. (2013).
JEDEC. 2013b. Low Power Double Data Rate 3 (LPDDR3). Standard No. JESD209-3B. (2013).
JEDEC. 2014. Wide I/O 2 (WideIO2). Standard No. JESD229-2. (2014).
Uksong Kang, Hoe-Ju Chung, Seongmoo Heo, Soon-Hong Ahn, Hoon Lee, Soo-Ho Cha, Jaesung Ahn, DukMin Kwon, Jin-Ho Kim, Jae-Wook Lee, Han-Sung Joo, Woo-Seop Kim, Hyun-Kyung Kim, Eun-Mi Lee, So-Ra Kim, Keum-Hee Ma, Dong-Hyun Jang, Nam-Seog Kim, Man-Sik Choi, Sae-Jang Oh, Jung-Bae Lee, Tae-Kyung Jung, Jei-Hwan Yoo, and Changhyun Kim. 2009. 8Gb 3D DDR3 DRAM using through-silicon-via technology. In ISSCC.
Brent Keeth , R. Jacob Baker , Brian Johnson , Feng Lin, DRAM Circuit Design: Fundamental and High-Speed Topics, Wiley-IEEE Press, 2007
Samira Khan , Donghyuk Lee , Yoongu Kim , Alaa R. Alameldeen , Chris Wilkerson , Onur Mutlu, The efficacy of error mitigation techniques for DRAM retention failures: a comparative experimental study, The 2014 ACM international conference on Measurement and modeling of computer systems, June 16-20, 2014, Austin, Texas, USA[doi>10.1145/2591971.2592000]
Jung-Sik Kim, Chi Sung Oh, Hocheol Lee, Donghyuk Lee, Hyong-Ryol Hwang, Sooman Hwang, Byongwook Na, Joungwook Moon, Jin-Guk Kim, Hanna Park, Jang-Woo Ryu, Kiwon Park, Sang-Kyu Kang, So-Young Kim, Hoyoung Kim, Jong-Min Bang, Hyunyoon Cho, Minsoo Jang, Cheolmin Han, Jung-Bae Lee, Kyehyun Kyung, Joo-Sun Choi, and Young-Hyun Jun. 2011. A 1.2V 12.8GB/s 2Gb mobile Wide-I/O DRAM with 4x128 I/Os using TSV-based stacking. In ISSCC.
Yoongu Kim, Dongsu Han, Onur Mutlu, and Mor Harchol-Balter. 2010a. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In HPCA.
Yoongu Kim , Michael Papamichael , Onur Mutlu , Mor Harchol-Balter, Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.65-76, December 04-08, 2010[doi>10.1109/MICRO.2010.51]
Yoongu Kim , Vivek Seshadri , Donghyuk Lee , Jamie Liu , Onur Mutlu, A case for exploiting subarray-level parallelism (SALP) in DRAM, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Yoongu Kim, Weikun Yang, and Onur Mutlu. 2015. Ramulator: A fast and extensible dram simulator. IEEE CAL (2015).
Patrik Larsson. 1996. High-speed architecture for a programmable frequency divider and a dual-modulus prescaler. IEEE J. Solid-State Circuits 31, 5 (1996).
Chang Joo Lee, Veynu Narasiman, Eiman Ebrahimi, Onur Mutlu, and Yale N. Patt. 2010. DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems. Technical Report TR-HPS-2010-007. UT Austin HPS Group.
Donghyuk Lee, Yoongu Kim, Gennady Pekhimenko, Samira Khan, Vivek Seshadri, Kevin Chang, and Onur Mutlu. 2015a. Adaptive-latency DRAM: Optimizing dram timing for the common-case. In HPCA.
Donghyuk Lee , Yoongu Kim , Vivek Seshadri , Jamie Liu , Lavanya Subramanian , Onur Mutlu, Tiered-latency DRAM: A low latency and low cost DRAM architecture, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.615-626, February 23-27, 2013[doi>10.1109/HPCA.2013.6522354]
Donghyuk Lee, Gennady Pekhimenko, Samira Khan, Saugata Ghose, and Onur Mutlu. 2015b. Simultaneous multi layer access: A high bandwidth and low cost 3D-stacked memory interface. CoRR abs/1506.03160 (2015b).
Dong Uk Lee, Kyung Whan Kim, Kwan Weon Kim, Hongjung Kim, Ju Young Kim, Young Jun Park, Jae Hwan Kim, Dae Suk Kim, Heat Bit Park, Jin Wook Shin, Jang Hwan Cho, Ki Hun Kwon, Min Jeong Kim, Jaejin Lee, Kun Woo Park, Byongtae Chung, and Sungjoo Hong. 2014. 25.2 A 1.2V 8Gb 8-channel 128GB/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I/O test methods using 29nm process and TSV. In ISSCC.
Jamie Liu , Ben Jaiyen , Yoongu Kim , Chris Wilkerson , Onur Mutlu, An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485928]
Jamie Liu , Ben Jaiyen , Richard Veras , Onur Mutlu, RAIDR: Retention-Aware Intelligent DRAM Refresh, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]
Gabriel H. Loh, Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669139]
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Krishna T. Malladi , Benjamin C. Lee , Frank A. Nothaft , Christos Kozyrakis , Karthika Periyathambi , Mark Horowitz, Towards energy-proportional datacenter memory with mobile DRAM, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
John D. McCalpin. 2007. The STREAM benchmark. Retrieved from http://www.streambench.org.
Micron. 2010. DDR3 SDRAM system-power calculator. Retrieved from http://www.micron.com/support/dram/power_calc/.
Micron. 2014. 2Gb: x4, x8, x16 DDR3 SDRAM. Retrieved from http://www.micron.com∼/media/documents/products/data-sheet/dram/ddr3/2gb_ddr3_sdram.pdf.
Yuki Mori, Kiyonori Ohyu, Kensuke Okonogi, and Ren-Ichi Yamada. 2005. The origin of variable retention time in DRAM. In IEDM.
Sai Prashanth Muralidhara, Lavanya Subramanian, Onur Mutlu, Mahmut Kandemir, and Thomas Moscibroda. 2011. Reducing memory interference in multicore systems via application-aware memory channel partitioning. In MICRO.
Onur Mutlu. 2013. Memory scaling: A systems architecture perspective. In IMW.
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Onur Mutlu and Lavanya Subramanian. 2014. Research problems and opportunities in memory systems. SUPERFRI 1, 3 (2014).
Ilya I. Novof, John Austin, Ram Kelkar, Don Strayer, and Steve Wyatt. 1995. Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and 50ps jitter. IEEE J. Solid-State Circuits 30, 11 (1995).
Reum Oh, Byunghyun Lee, Sang-Woong Shin, Wonil Bae, Hundai Choi, Indal Song, Yun-Sang Lee, Jung-Hwan Choi, Chi-Wook Kim, Seong-Jin Jang, and Joo Sun Choi. 2014. Design technologies for a 1.2V 2.4Gb/s/pin high capacity DDR4 SDRAM with TSVs. In VLSIC.
Harish Patil , Robert Cohn , Mark Charney , Rajiv Kapoor , Andrew Sun , Anand Karunanidhi, Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic Instrumentation, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.81-92, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.28]
Moinuddin K. Qureshi , Dae-Hyun Kim , Samira Khan , Prashant J. Nair , Onur Mutlu, AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems, Proceedings of the 2015 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.427-437, June 22-25, 2015[doi>10.1109/DSN.2015.58]
Rambus. 2010. DRAM power model. Retrieved from http://www.rambus.com/energy.
Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, Inc., New York, NY, 2000
Phillip J. Restle, J. W. Park, and Brian F. Lloyd. 1992. DRAM variable retention time. In IEDM.
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Brian M. Rogers , Anil Krishna , Gordon B. Bell , Ken Vu , Xiaowei Jiang , Yan Solihin, Scaling the bandwidth wall: challenges in and avenues for CMP scaling, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555801]
Vivek Seshadri , Yoongu Kim , Chris Fallin , Donghyuk Lee , Rachata Ausavarungnirun , Gennady Pekhimenko , Yixin Luo , Onur Mutlu , Phillip B. Gibbons , Michael A. Kozuch , Todd C. Mowry, RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540725]
Vivek Seshadri , Thomas Mullins , Amirali Boroumand , Onur Mutlu , Phillip B. Gibbons , Michael A. Kozuch , Todd C. Mowry, Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii[doi>10.1145/2830772.2830820]
Manjunath Shevgoor , Jung-Sik Kim , Niladrish Chatterjee , Rajeev Balasubramonian , Al Davis , Aniruddha N. Udipi, Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540726]
Kenneth C. Smith, Alice Wang, and Laura C. Fujino. 2012. Through the looking glass: Trend tracking for ISSCC 2012. In IEEE Solid-State Circuits Mag. 4 (2012).
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]
SPEC. 2006. SPEC CPU2006 benchmark suite. Retrieved from http://www.spec.org/spec2006.
Jeffrey Stuecheli , Dimitris Kaseridis , David Daly , Hillery C. Hunter , Lizy K. John, The virtual write queue: coordinating DRAM and last-level cache policies, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815972]
TPC. 2015. TPC benchmarks. Retrieved from http://www.tpc.org.
Univ. of Tennessee. 2015. HPC challenge: GUPS. Retrieved from http://icl.cs.utk.edu/projectsfiles/hpcc/RandomAccess.
Thomas Vogelsang, Understanding the Energy Consumption of Dynamic Random Access Memories, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.363-374, December 04-08, 2010[doi>10.1109/MICRO.2010.42]
Jeff West, Youn Sung Choi, and Catherine Vartuli. 2012. Practical implications of via-middle Cu TSV-induced stress in a 28nm CMOS technology for Wide-IO logic-memory interconnect. In VLSIT.
Dong Hyuk Woo, Nak Hee Seong, Dean L. Lewis, and Hsien-Hsin S. Lee. 2010. An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth. In HPCA.
David S. Yaney, Chih-Yuan Lu, Ross A. Kohler, Michael J. Kelly, and James T. Nelson. 1987. A meta-stable leakage phenomenon in DRAM charge storage - variable hold time. In IEDM.
Hongzhong Zheng , Jiang Lin , Zhao Zhang , Eugene Gorbatov , Howard David , Zhichun Zhu, Mini-rank: Adaptive DRAM architecture for improving memory power efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.210-221, November 08-12, 2008[doi>10.1109/MICRO.2008.4771792]
Hongzhong Zheng , Jiang Lin , Zhao Zhang , Zhichun Zhu, Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555788]
