#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr  4 21:43:25 2019
# Process ID: 1740
# Current directory: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6228 C:\Users\admin\repo\Zybo-Z7-20-pcam-5c-26oct\proj\pcam-5c.xpr
# Log file: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/vivado.log
# Journal file: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Kits/Ti/beaglebone/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_MIPI_CSI_2_RX_0_0' generated file not found 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/ila_rxclk_lane.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_MIPI_CSI_2_RX_0_0' generated file not found 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/ila_rxclk.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_MIPI_CSI_2_RX_0_0' generated file not found 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/ila_vidclk.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_MIPI_CSI_2_RX_0_0' generated file not found 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_MIPI_CSI_2_RX_0_0/system_MIPI_CSI_2_RX_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_MIPI_CSI_2_RX_0_0' generated file not found 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_MIPI_CSI_2_RX_0_0/system_MIPI_CSI_2_RX_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_MIPI_CSI_2_RX_0_0' generated file not found 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_MIPI_CSI_2_RX_0_0/system_MIPI_CSI_2_RX_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_MIPI_CSI_2_RX_0_0' generated file not found 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_MIPI_CSI_2_RX_0_0/system_MIPI_CSI_2_RX_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_MIPI_CSI_2_RX_0_0' generated file not found 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_MIPI_CSI_2_RX_0_0/system_MIPI_CSI_2_RX_0_0_sim_netlist.vhdl'. Please regenerate to continue.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'ila_rxclk_lane'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
CRITICAL WARNING: [IP_Flow 19-3577] Failed to recreate IP instance 'system_MIPI_CSI_2_RX_0_0'. Error during subcore creation.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 913.297 ; gain = 246.824
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd}
Adding cell -- xilinx.com:module_ref:DVIClocking:1.0 - DVIClocking_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/DVIClocking_0'.
Given inputs for module-source, Top-module name : DVIClocking, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding cell -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_1
Adding cell -- digilentinc.com:user:AXI_GammaCorrection:1.0 - AXI_GammaCorrection_0
Adding cell -- digilentinc.com:ip:MIPI_CSI_2_RX:1.1 - MIPI_CSI_2_RX_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_MIPI_CSI_2_RX_0_0 
Adding cell -- digilentinc.com:ip:MIPI_D_PHY_RX:1.3 - MIPI_D_PHY_RX_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_vid_clk_dyn
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - video_dynclk
Adding cell -- xilinx.com:ip:v_tc:6.1 - vtg
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /rgb2dvi_0/PixelClk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /rst_vid_clk_dyn/slowest_sync_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /v_axi4s_vid_out_0/vid_io_out_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /vtg/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/locked(undef) and /rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/SerialClk(undef) and /rgb2dvi_0/SerialClk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_dynclk/pxl_clk_5x(clk) and /DVIClocking_0/PixelClk5X(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1038.355 ; gain = 121.422
startgroup
endgroup
generate_target all [get_files  C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd]
ERROR: [BD 41-1698] Source file(s) change detected for reference-cells in block-design 'system'. 
Please update source file(s) for these cells as per recommendations, if required. After that refresh these reference-cells in this block-design.

List of reference-cells which need to be refreshed are:
 * /DVIClocking_0
	Unable to resolve module 'DVIClocking'. Please check if valid designs-sources for this cell are available in current project.

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
report_ip_status -name ip_status 
validate_bd_design
ERROR: [BD 41-1698] Source file(s) change detected for reference-cells in block-design 'system'. 
Please update source file(s) for these cells as per recommendations, if required. After that refresh these reference-cells in this block-design.

List of reference-cells which need to be refreshed are:
 * /DVIClocking_0
	Unable to resolve module 'DVIClocking'. Please check if valid designs-sources for this cell are available in current project.

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:module_ref:DVIClocking:1.0 [get_ips  system_DVIClocking_0_0] -log ip_upgrade.log
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/repo'.
Upgrading 'C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_DVIClocking_0_0 from DVIClocking_v1_0 1.0 to DVIClocking_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_dynclk/pxl_clk_5x(clk) and /DVIClocking_0_upgraded_ipi/PixelClk5X(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/PixelClk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_vid_clk_dyn/slowest_sync_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vtg/clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/SerialClk(clk) and /DVIClocking_0_upgraded_ipi/SerialClk(undef)
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd> 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_DVIClocking_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd]
WARNING: [BD 41-721] Attempt to set value '50000000' on disabled parameter 'C_S_AXI_LITE_FREQ_HZ' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-721] Attempt to set value '200000000' on disabled parameter 'kRefClkFreqHz' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.1-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
WARNING: [BD 41-927] Following properties on pin /AXI_BayerToRGB_1/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/AxiLiteClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd> 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_BayerToRGB_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GammaCorrection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_D_PHY_RX_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vtg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVIClocking_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [IP_Flow 19-3422] Upgraded line_buffer (AXI4-Stream Data FIFO 1.1) from revision 18 to revision 16
INFO: [IP_Flow 19-3422] Upgraded ila_rxclk_lane (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 5
INFO: [IP_Flow 19-3422] Upgraded ila_rxclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 5
INFO: [IP_Flow 19-3422] Upgraded ila_vidclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 5
INFO: [IP_Flow 19-3422] Upgraded cdc_fifo (FIFO Generator 13.2) from revision 2 to revision 1
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_CSI_2_RX_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1379.219 ; gain = 290.625
catch { config_ip_cache -export [get_ips -all system_MIPI_CSI_2_RX_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 1da089622beeae35.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 63c43b74f20ab9a6.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 92e44ee0dc852cac.
export_ip_user_files -of_objects [get_files C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd]
launch_runs -jobs 2 {system_MIPI_CSI_2_RX_0_0_synth_1 system_DVIClocking_0_0_synth_1}
[Thu Apr  4 22:22:36 2019] Launched system_MIPI_CSI_2_RX_0_0_synth_1, system_DVIClocking_0_0_synth_1...
Run output will be captured here:
system_MIPI_CSI_2_RX_0_0_synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/system_MIPI_CSI_2_RX_0_0_synth_1/runme.log
system_DVIClocking_0_0_synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/system_DVIClocking_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd] -directory C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.ip_user_files -ipstatic_source_dir C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.cache/compile_simlib/modelsim} {questa=C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.cache/compile_simlib/questa} {riviera=C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ui/bd_c954508f.ui> 
validate_bd_design -force
ERROR: [BD 41-1698] Source file(s) change detected for reference-cells in block-design 'system'. 
Please update source file(s) for these cells as per recommendations, if required. After that refresh these reference-cells in this block-design.

List of reference-cells which need to be refreshed are:
 * /DVIClocking_0
	Detected change in top-Hdl file for block-Hdl based cell.

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
reset_run system_MIPI_CSI_2_RX_0_0_synth_1
reset_run system_DVIClocking_0_0_synth_1
update_module_reference system_DVIClocking_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/repo'.
Upgrading 'C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_DVIClocking_0_0 from DVIClocking_v1_0 1.0 to DVIClocking_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_dynclk/pxl_clk_5x(clk) and /DVIClocking_0_upgraded_ipi/PixelClk5X(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/PixelClk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_vid_clk_dyn/slowest_sync_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vtg/clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/SerialClk(clk) and /DVIClocking_0_upgraded_ipi/SerialClk(undef)
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd> 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1
WARNING: [BD 41-721] Attempt to set value '50000000' on disabled parameter 'C_S_AXI_LITE_FREQ_HZ' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-721] Attempt to set value '200000000' on disabled parameter 'kRefClkFreqHz' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.1-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
WARNING: [BD 41-927] Following properties on pin /AXI_BayerToRGB_1/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/AxiLiteClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd> 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_BayerToRGB_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GammaCorrection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_D_PHY_RX_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vtg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVIClocking_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_CSI_2_RX_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 1da089622beeae35.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 63c43b74f20ab9a6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 92e44ee0dc852cac.
[Thu Apr  4 22:59:14 2019] Launched system_MIPI_CSI_2_RX_0_0_synth_1, system_DVIClocking_0_0_synth_1, synth_1...
Run output will be captured here:
system_MIPI_CSI_2_RX_0_0_synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/system_MIPI_CSI_2_RX_0_0_synth_1/runme.log
system_DVIClocking_0_0_synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/system_DVIClocking_0_0_synth_1/runme.log
synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/synth_1/runme.log
[Thu Apr  4 22:59:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1598.078 ; gain = 72.578
reset_run synth_1
reset_run system_MIPI_CSI_2_RX_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Apr  4 22:59:38 2019] Launched system_MIPI_CSI_2_RX_0_0_synth_1, system_DVIClocking_0_0_synth_1, synth_1...
Run output will be captured here:
system_MIPI_CSI_2_RX_0_0_synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/system_MIPI_CSI_2_RX_0_0_synth_1/runme.log
system_DVIClocking_0_0_synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/system_DVIClocking_0_0_synth_1/runme.log
synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/synth_1/runme.log
[Thu Apr  4 22:59:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/impl_1/runme.log
update_module_reference system_DVIClocking_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/repo'.
Upgrading 'C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_DVIClocking_0_0 from DVIClocking_v1_0 1.0 to DVIClocking_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_dynclk/pxl_clk_5x(clk) and /DVIClocking_0_upgraded_ipi/PixelClk5X(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/PixelClk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_vid_clk_dyn/slowest_sync_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vtg/clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/SerialClk(clk) and /DVIClocking_0_upgraded_ipi/SerialClk(undef)
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd> 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ui/bd_c954508f.ui> 
regenerate_bd_layout
startgroup
endgroup
save_bd_design
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_MIPI_CSI_2_RX_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-721] Attempt to set value '50000000' on disabled parameter 'C_S_AXI_LITE_FREQ_HZ' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-721] Attempt to set value '200000000' on disabled parameter 'kRefClkFreqHz' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.1-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
WARNING: [BD 41-927] Following properties on pin /AXI_BayerToRGB_1/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/AxiLiteClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd> 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_BayerToRGB_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GammaCorrection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_D_PHY_RX_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vtg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVIClocking_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_CSI_2_RX_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 1da089622beeae35.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 63c43b74f20ab9a6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 92e44ee0dc852cac.
[Thu Apr  4 23:01:44 2019] Launched system_MIPI_CSI_2_RX_0_0_synth_1, system_DVIClocking_0_0_synth_1, synth_1...
Run output will be captured here:
system_MIPI_CSI_2_RX_0_0_synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/system_MIPI_CSI_2_RX_0_0_synth_1/runme.log
system_DVIClocking_0_0_synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/system_DVIClocking_0_0_synth_1/runme.log
synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/synth_1/runme.log
[Thu Apr  4 23:01:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1644.703 ; gain = 46.625
update_module_reference system_DVIClocking_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/repo'.
Upgrading 'C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_DVIClocking_0_0 from DVIClocking_v1_0 1.0 to DVIClocking_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_dynclk/pxl_clk_5x(clk) and /DVIClocking_0_upgraded_ipi/PixelClk5X(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/PixelClk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_vid_clk_dyn/slowest_sync_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vtg/clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/SerialClk(clk) and /DVIClocking_0_upgraded_ipi/SerialClk(undef)
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd> 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '50000000' on disabled parameter 'C_S_AXI_LITE_FREQ_HZ' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-721] Attempt to set value '200000000' on disabled parameter 'kRefClkFreqHz' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.1-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
WARNING: [BD 41-927] Following properties on pin /AXI_BayerToRGB_1/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/AxiLiteClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
validate_bd_design -force
WARNING: [BD 41-721] Attempt to set value '50000000' on disabled parameter 'C_S_AXI_LITE_FREQ_HZ' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-721] Attempt to set value '200000000' on disabled parameter 'kRefClkFreqHz' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.1-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
WARNING: [BD 41-927] Following properties on pin /AXI_BayerToRGB_1/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/AxiLiteClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:module_ref:DVIClocking:1.0 [get_ips  system_DVIClocking_0_0] -log ip_upgrade.log
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/repo'.
Upgrading 'C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_DVIClocking_0_0 from DVIClocking_v1_0 1.0 to DVIClocking_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_dynclk/pxl_clk_5x(clk) and /DVIClocking_0_upgraded_ipi/PixelClk5X(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/PixelClk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_vid_clk_dyn/slowest_sync_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vtg/clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/SerialClk(clk) and /DVIClocking_0_upgraded_ipi/SerialClk(undef)
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_DVIClocking_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd]
WARNING: [BD 41-721] Attempt to set value '50000000' on disabled parameter 'C_S_AXI_LITE_FREQ_HZ' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-721] Attempt to set value '200000000' on disabled parameter 'kRefClkFreqHz' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.1-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
WARNING: [BD 41-927] Following properties on pin /AXI_BayerToRGB_1/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/AxiLiteClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd> 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_BayerToRGB_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GammaCorrection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_D_PHY_RX_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vtg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVIClocking_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_CSI_2_RX_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1694.531 ; gain = 33.379
catch { config_ip_cache -export [get_ips -all system_MIPI_CSI_2_RX_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 1da089622beeae35.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 63c43b74f20ab9a6.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 92e44ee0dc852cac.
export_ip_user_files -of_objects [get_files C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd]
launch_runs  {system_MIPI_CSI_2_RX_0_0_synth_1 system_DVIClocking_0_0_synth_1}
[Thu Apr  4 23:15:33 2019] Launched system_MIPI_CSI_2_RX_0_0_synth_1, system_DVIClocking_0_0_synth_1...
Run output will be captured here:
system_MIPI_CSI_2_RX_0_0_synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/system_MIPI_CSI_2_RX_0_0_synth_1/runme.log
system_DVIClocking_0_0_synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/system_DVIClocking_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd] -directory C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.ip_user_files -ipstatic_source_dir C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.cache/compile_simlib/modelsim} {questa=C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.cache/compile_simlib/questa} {riviera=C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_module_reference system_DVIClocking_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/repo'.
Upgrading 'C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_DVIClocking_0_0 from DVIClocking_v1_0 1.0 to DVIClocking_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_dynclk/pxl_clk_5x(clk) and /DVIClocking_0_upgraded_ipi/PixelClk5X(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/PixelClk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_vid_clk_dyn/slowest_sync_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vtg/clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/SerialClk(clk) and /DVIClocking_0_upgraded_ipi/SerialClk(undef)
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd> 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ui/bd_c954508f.ui> 
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd]
WARNING: [BD 41-721] Attempt to set value '50000000' on disabled parameter 'C_S_AXI_LITE_FREQ_HZ' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-721] Attempt to set value '200000000' on disabled parameter 'kRefClkFreqHz' of cell '/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(150). Command ignored
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.1-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
WARNING: [BD 41-927] Following properties on pin /AXI_BayerToRGB_1/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/AxiLiteClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd> 
Wrote  : <C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_BayerToRGB_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GammaCorrection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_D_PHY_RX_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vtg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVIClocking_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_CSI_2_RX_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1745.867 ; gain = 28.977
catch { config_ip_cache -export [get_ips -all system_MIPI_CSI_2_RX_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 1da089622beeae35.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 63c43b74f20ab9a6.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 92e44ee0dc852cac.
export_ip_user_files -of_objects [get_files C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd]
launch_runs  {system_MIPI_CSI_2_RX_0_0_synth_1 system_DVIClocking_0_0_synth_1}
[Thu Apr  4 23:28:22 2019] Launched system_MIPI_CSI_2_RX_0_0_synth_1, system_DVIClocking_0_0_synth_1...
Run output will be captured here:
system_MIPI_CSI_2_RX_0_0_synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/system_MIPI_CSI_2_RX_0_0_synth_1/runme.log
system_DVIClocking_0_0_synth_1: C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.runs/system_DVIClocking_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/src/bd/system/system.bd] -directory C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.ip_user_files -ipstatic_source_dir C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.cache/compile_simlib/modelsim} {questa=C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.cache/compile_simlib/questa} {riviera=C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/repo/Zybo-Z7-20-pcam-5c-26oct/proj/pcam-5c.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 23:34:42 2019...
