
FreeRTOS_ThreadCreation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056d0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  080058d0  080058d0  000158d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059f8  080059f8  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  080059f8  080059f8  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  080059f8  080059f8  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080059f8  080059f8  000159f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08005a00  08005a00  00015a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08005a08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003f98  20000080  08005a88  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000c00  20004018  08005a88  00024018  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_line   00016e11  00000000  00000000  000200b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   0001b5af  00000000  00000000  00036ec7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000370d  00000000  00000000  00052476  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001610  00000000  00000000  00055b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001158ec  00000000  00000000  00057198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001488  00000000  00000000  0016ca88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00004d31  00000000  00000000  0016df10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00172c41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000612c  00000000  00000000  00172c94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	e000      	b.n	8000212 <__do_global_dtors_aux+0x12>
 8000210:	bf00      	nop
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000080 	.word	0x20000080
 800021c:	00000000 	.word	0x00000000
 8000220:	080058b4 	.word	0x080058b4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	e000      	b.n	8000232 <frame_dummy+0xe>
 8000230:	bf00      	nop
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000084 	.word	0x20000084
 800023c:	080058b4 	.word	0x080058b4

08000240 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000240:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000278 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000244:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000246:	e003      	b.n	8000250 <LoopCopyDataInit>

08000248 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000248:	4b0c      	ldr	r3, [pc, #48]	; (800027c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800024a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800024c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800024e:	3104      	adds	r1, #4

08000250 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000250:	480b      	ldr	r0, [pc, #44]	; (8000280 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000252:	4b0c      	ldr	r3, [pc, #48]	; (8000284 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000254:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000256:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000258:	d3f6      	bcc.n	8000248 <CopyDataInit>
	ldr	r2, =_sbss
 800025a:	4a0b      	ldr	r2, [pc, #44]	; (8000288 <LoopForever+0x12>)
	b	LoopFillZerobss
 800025c:	e002      	b.n	8000264 <LoopFillZerobss>

0800025e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800025e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000260:	f842 3b04 	str.w	r3, [r2], #4

08000264 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000264:	4b09      	ldr	r3, [pc, #36]	; (800028c <LoopForever+0x16>)
	cmp	r2, r3
 8000266:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000268:	d3f9      	bcc.n	800025e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800026a:	f000 fb3f 	bl	80008ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800026e:	f004 fe23 	bl	8004eb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000272:	f000 f80f 	bl	8000294 <main>

08000276 <LoopForever>:

LoopForever:
    b LoopForever
 8000276:	e7fe      	b.n	8000276 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000278:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 800027c:	08005a08 	.word	0x08005a08
	ldr	r0, =_sdata
 8000280:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000284:	20000080 	.word	0x20000080
	ldr	r2, =_sbss
 8000288:	20000080 	.word	0x20000080
	ldr	r3, = _ebss
 800028c:	20004018 	.word	0x20004018

08000290 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000290:	e7fe      	b.n	8000290 <ADC1_2_IRQHandler>
	...

08000294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b086      	sub	sp, #24
 8000298:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800029a:	f000 fbe5 	bl	8000a68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800029e:	f000 f83b 	bl	8000318 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* Initialize LEDs */
  BSP_LED_Init(LED9);
 80002a2:	2000      	movs	r0, #0
 80002a4:	f000 fa8c 	bl	80007c0 <BSP_LED_Init>
  BSP_LED_Init(LED10);
 80002a8:	2001      	movs	r0, #1
 80002aa:	f000 fa89 	bl	80007c0 <BSP_LED_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_ICACHE_Init();
 80002ae:	f000 f884 	bl	80003ba <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */
 
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80002b2:	f002 fa6d 	bl	8002790 <osKernelInitialize>
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of THREAD1 */
  //THREAD1Handle = osThreadNew(LED_Thread1, NULL, &THREAD1_attributes);
    status = xTaskCreate(LED_Thread1, "Task1", 200, "Hello World from Task-1", 2, &task1_handle);
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	9301      	str	r3, [sp, #4]
 80002ba:	2302      	movs	r3, #2
 80002bc:	9300      	str	r3, [sp, #0]
 80002be:	4b10      	ldr	r3, [pc, #64]	; (8000300 <main+0x6c>)
 80002c0:	22c8      	movs	r2, #200	; 0xc8
 80002c2:	4910      	ldr	r1, [pc, #64]	; (8000304 <main+0x70>)
 80002c4:	4810      	ldr	r0, [pc, #64]	; (8000308 <main+0x74>)
 80002c6:	f003 fc2a 	bl	8003b1e <xTaskCreate>
 80002ca:	60f8      	str	r0, [r7, #12]

    status1 = xTaskCreate(LED_Thread2, "Task2", 200, "Hello World from Task-2", 10, &task2_handle);
 80002cc:	463b      	mov	r3, r7
 80002ce:	9301      	str	r3, [sp, #4]
 80002d0:	230a      	movs	r3, #10
 80002d2:	9300      	str	r3, [sp, #0]
 80002d4:	4b0d      	ldr	r3, [pc, #52]	; (800030c <main+0x78>)
 80002d6:	22c8      	movs	r2, #200	; 0xc8
 80002d8:	490d      	ldr	r1, [pc, #52]	; (8000310 <main+0x7c>)
 80002da:	480e      	ldr	r0, [pc, #56]	; (8000314 <main+0x80>)
 80002dc:	f003 fc1f 	bl	8003b1e <xTaskCreate>
 80002e0:	60b8      	str	r0, [r7, #8]
    configASSERT(status == pdPASS);
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	2b01      	cmp	r3, #1
 80002e6:	d002      	beq.n	80002ee <main+0x5a>
 80002e8:	f002 ff56 	bl	8003198 <ulSetInterruptMask>
 80002ec:	e7fe      	b.n	80002ec <main+0x58>
    configASSERT(status1 == pdPASS);
 80002ee:	68bb      	ldr	r3, [r7, #8]
 80002f0:	2b01      	cmp	r3, #1
 80002f2:	d002      	beq.n	80002fa <main+0x66>
 80002f4:	f002 ff50 	bl	8003198 <ulSetInterruptMask>
 80002f8:	e7fe      	b.n	80002f8 <main+0x64>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80002fa:	f002 fa6d 	bl	80027d8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002fe:	e7fe      	b.n	80002fe <main+0x6a>
 8000300:	080058e0 	.word	0x080058e0
 8000304:	080058f8 	.word	0x080058f8
 8000308:	080003e1 	.word	0x080003e1
 800030c:	08005900 	.word	0x08005900
 8000310:	08005918 	.word	0x08005918
 8000314:	08000475 	.word	0x08000475

08000318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b098      	sub	sp, #96	; 0x60
 800031c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031e:	f107 0318 	add.w	r3, r7, #24
 8000322:	2248      	movs	r2, #72	; 0x48
 8000324:	2100      	movs	r1, #0
 8000326:	4618      	mov	r0, r3
 8000328:	f004 fdf7 	bl	8004f1a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032c:	1d3b      	adds	r3, r7, #4
 800032e:	2200      	movs	r2, #0
 8000330:	601a      	str	r2, [r3, #0]
 8000332:	605a      	str	r2, [r3, #4]
 8000334:	609a      	str	r2, [r3, #8]
 8000336:	60da      	str	r2, [r3, #12]
 8000338:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 800033a:	2000      	movs	r0, #0
 800033c:	f000 fe9e 	bl	800107c <HAL_PWREx_ControlVoltageScaling>
 8000340:	4603      	mov	r3, r0
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000346:	f000 f8e1 	bl	800050c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800034a:	2310      	movs	r3, #16
 800034c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800034e:	2301      	movs	r3, #1
 8000350:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000352:	2300      	movs	r3, #0
 8000354:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000356:	2360      	movs	r3, #96	; 0x60
 8000358:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800035a:	2302      	movs	r3, #2
 800035c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800035e:	2301      	movs	r3, #1
 8000360:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000362:	2301      	movs	r3, #1
 8000364:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 8000366:	2337      	movs	r3, #55	; 0x37
 8000368:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800036a:	2307      	movs	r3, #7
 800036c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800036e:	2302      	movs	r3, #2
 8000370:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000372:	2302      	movs	r3, #2
 8000374:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000376:	f107 0318 	add.w	r3, r7, #24
 800037a:	4618      	mov	r0, r3
 800037c:	f000 ff1e 	bl	80011bc <HAL_RCC_OscConfig>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000386:	f000 f8c1 	bl	800050c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800038a:	230f      	movs	r3, #15
 800038c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800038e:	2303      	movs	r3, #3
 8000390:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000392:	2300      	movs	r3, #0
 8000394:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000396:	2300      	movs	r3, #0
 8000398:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800039a:	2300      	movs	r3, #0
 800039c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800039e:	1d3b      	adds	r3, r7, #4
 80003a0:	2105      	movs	r1, #5
 80003a2:	4618      	mov	r0, r3
 80003a4:	f001 fbe0 	bl	8001b68 <HAL_RCC_ClockConfig>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80003ae:	f000 f8ad 	bl	800050c <Error_Handler>
  }
}
 80003b2:	bf00      	nop
 80003b4:	3760      	adds	r7, #96	; 0x60
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}

080003ba <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80003ba:	b580      	push	{r7, lr}
 80003bc:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80003be:	2000      	movs	r0, #0
 80003c0:	f000 fe1e 	bl	8001000 <HAL_ICACHE_ConfigAssociativityMode>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80003ca:	f000 f89f 	bl	800050c <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80003ce:	f000 fe37 	bl	8001040 <HAL_ICACHE_Enable>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80003d8:	f000 f898 	bl	800050c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80003dc:	bf00      	nop
 80003de:	bd80      	pop	{r7, pc}

080003e0 <LED_Thread1>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_LED_Thread1 */
void LED_Thread1(void *argument)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b084      	sub	sp, #16
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint32_t count = 0;
 80003e8:	2300      	movs	r3, #0
 80003ea:	60fb      	str	r3, [r7, #12]
  (void) argument;
  /* Infinite loop */
  for (;;)
  {
    count = osKernelGetTickCount() + 5000;
 80003ec:	f002 fa1a 	bl	8002824 <osKernelGetTickCount>
 80003f0:	4603      	mov	r3, r0
 80003f2:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80003f6:	3308      	adds	r3, #8
 80003f8:	60fb      	str	r3, [r7, #12]

    /* Toggle LED9 every 200 ms for 5 s */
    while (count > osKernelGetTickCount())
 80003fa:	e005      	b.n	8000408 <LED_Thread1+0x28>
    {
      BSP_LED_Toggle(LED9);
 80003fc:	2000      	movs	r0, #0
 80003fe:	f000 fa59 	bl	80008b4 <BSP_LED_Toggle>
      printf("Task1\n");
 8000402:	4818      	ldr	r0, [pc, #96]	; (8000464 <LED_Thread1+0x84>)
 8000404:	f004 fe00 	bl	8005008 <puts>
    while (count > osKernelGetTickCount())
 8000408:	f002 fa0c 	bl	8002824 <osKernelGetTickCount>
 800040c:	4602      	mov	r2, r0
 800040e:	68fb      	ldr	r3, [r7, #12]
 8000410:	4293      	cmp	r3, r2
 8000412:	d8f3      	bhi.n	80003fc <LED_Thread1+0x1c>
      //osDelay(500);
    }

    /* Turn off LED9 */
    BSP_LED_Off(LED9);
 8000414:	2000      	movs	r0, #0
 8000416:	f000 fa31 	bl	800087c <BSP_LED_Off>

    /* Suspend Thread 1 */
    OsStatus = osThreadSuspend(THREAD1Handle);
 800041a:	4b13      	ldr	r3, [pc, #76]	; (8000468 <LED_Thread1+0x88>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	4618      	mov	r0, r3
 8000420:	f002 fa15 	bl	800284e <osThreadSuspend>
 8000424:	4603      	mov	r3, r0
 8000426:	461a      	mov	r2, r3
 8000428:	4b10      	ldr	r3, [pc, #64]	; (800046c <LED_Thread1+0x8c>)
 800042a:	601a      	str	r2, [r3, #0]

    count = osKernelGetTickCount() + 5000;
 800042c:	f002 f9fa 	bl	8002824 <osKernelGetTickCount>
 8000430:	4603      	mov	r3, r0
 8000432:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8000436:	3308      	adds	r3, #8
 8000438:	60fb      	str	r3, [r7, #12]

    /* Toggle LED9 every 500 ms for 5 s */
    while (count > osKernelGetTickCount())
 800043a:	e002      	b.n	8000442 <LED_Thread1+0x62>
    {
      BSP_LED_Toggle(LED9);
 800043c:	2000      	movs	r0, #0
 800043e:	f000 fa39 	bl	80008b4 <BSP_LED_Toggle>
    while (count > osKernelGetTickCount())
 8000442:	f002 f9ef 	bl	8002824 <osKernelGetTickCount>
 8000446:	4602      	mov	r2, r0
 8000448:	68fb      	ldr	r3, [r7, #12]
 800044a:	4293      	cmp	r3, r2
 800044c:	d8f6      	bhi.n	800043c <LED_Thread1+0x5c>

      //osDelay(500);
    }

    /* Resume Thread 2*/
    OsStatus = osThreadResume(THREAD2Handle);
 800044e:	4b08      	ldr	r3, [pc, #32]	; (8000470 <LED_Thread1+0x90>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4618      	mov	r0, r3
 8000454:	f002 fa1c 	bl	8002890 <osThreadResume>
 8000458:	4603      	mov	r3, r0
 800045a:	461a      	mov	r2, r3
 800045c:	4b03      	ldr	r3, [pc, #12]	; (800046c <LED_Thread1+0x8c>)
 800045e:	601a      	str	r2, [r3, #0]
    count = osKernelGetTickCount() + 5000;
 8000460:	e7c4      	b.n	80003ec <LED_Thread1+0xc>
 8000462:	bf00      	nop
 8000464:	080058f8 	.word	0x080058f8
 8000468:	20003f6c 	.word	0x20003f6c
 800046c:	2000009c 	.word	0x2000009c
 8000470:	20003f70 	.word	0x20003f70

08000474 <LED_Thread2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LED_Thread2 */
void LED_Thread2(void *argument)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b084      	sub	sp, #16
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  uint32_t count;
  (void) argument;
  /* Infinite loop */
  for (;;)
  {
    count = osKernelGetTickCount() + 10000;
 800047c:	f002 f9d2 	bl	8002824 <osKernelGetTickCount>
 8000480:	4603      	mov	r3, r0
 8000482:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000486:	3310      	adds	r3, #16
 8000488:	60fb      	str	r3, [r7, #12]

    /* Toggle LED10 every 500 ms for 10 s */
    while (count > osKernelGetTickCount())
 800048a:	e009      	b.n	80004a0 <LED_Thread2+0x2c>
    {
      BSP_LED_Toggle(LED10);
 800048c:	2001      	movs	r0, #1
 800048e:	f000 fa11 	bl	80008b4 <BSP_LED_Toggle>
     printf("Task2\n");
 8000492:	4811      	ldr	r0, [pc, #68]	; (80004d8 <LED_Thread2+0x64>)
 8000494:	f004 fdb8 	bl	8005008 <puts>
     osDelay(500);
 8000498:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800049c:	f002 fa19 	bl	80028d2 <osDelay>
    while (count > osKernelGetTickCount())
 80004a0:	f002 f9c0 	bl	8002824 <osKernelGetTickCount>
 80004a4:	4602      	mov	r2, r0
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	4293      	cmp	r3, r2
 80004aa:	d8ef      	bhi.n	800048c <LED_Thread2+0x18>
    }

    /* Turn off LED10 */
    BSP_LED_Off(LED10);
 80004ac:	2001      	movs	r0, #1
 80004ae:	f000 f9e5 	bl	800087c <BSP_LED_Off>

    /* Resume Thread 1 */
    OsStatus = osThreadResume(THREAD1Handle);
 80004b2:	4b0a      	ldr	r3, [pc, #40]	; (80004dc <LED_Thread2+0x68>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	4618      	mov	r0, r3
 80004b8:	f002 f9ea 	bl	8002890 <osThreadResume>
 80004bc:	4603      	mov	r3, r0
 80004be:	461a      	mov	r2, r3
 80004c0:	4b07      	ldr	r3, [pc, #28]	; (80004e0 <LED_Thread2+0x6c>)
 80004c2:	601a      	str	r2, [r3, #0]

    /* Suspend Thread 2 */
    OsStatus = osThreadSuspend(THREAD2Handle);
 80004c4:	4b07      	ldr	r3, [pc, #28]	; (80004e4 <LED_Thread2+0x70>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4618      	mov	r0, r3
 80004ca:	f002 f9c0 	bl	800284e <osThreadSuspend>
 80004ce:	4603      	mov	r3, r0
 80004d0:	461a      	mov	r2, r3
 80004d2:	4b03      	ldr	r3, [pc, #12]	; (80004e0 <LED_Thread2+0x6c>)
 80004d4:	601a      	str	r2, [r3, #0]
    count = osKernelGetTickCount() + 10000;
 80004d6:	e7d1      	b.n	800047c <LED_Thread2+0x8>
 80004d8:	08005918 	.word	0x08005918
 80004dc:	20003f6c 	.word	0x20003f6c
 80004e0:	2000009c 	.word	0x2000009c
 80004e4:	20003f70 	.word	0x20003f70

080004e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	4a04      	ldr	r2, [pc, #16]	; (8000508 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d101      	bne.n	80004fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80004fa:	f000 facf 	bl	8000a9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80004fe:	bf00      	nop
 8000500:	3708      	adds	r7, #8
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40001000 	.word	0x40001000

0800050c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 8000510:	e7fe      	b.n	8000510 <Error_Handler+0x4>
	...

08000514 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800051a:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_MspInit+0x50>)
 800051c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800051e:	4a11      	ldr	r2, [pc, #68]	; (8000564 <HAL_MspInit+0x50>)
 8000520:	f043 0301 	orr.w	r3, r3, #1
 8000524:	6613      	str	r3, [r2, #96]	; 0x60
 8000526:	4b0f      	ldr	r3, [pc, #60]	; (8000564 <HAL_MspInit+0x50>)
 8000528:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800052a:	f003 0301 	and.w	r3, r3, #1
 800052e:	607b      	str	r3, [r7, #4]
 8000530:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000532:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <HAL_MspInit+0x50>)
 8000534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000536:	4a0b      	ldr	r2, [pc, #44]	; (8000564 <HAL_MspInit+0x50>)
 8000538:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800053c:	6593      	str	r3, [r2, #88]	; 0x58
 800053e:	4b09      	ldr	r3, [pc, #36]	; (8000564 <HAL_MspInit+0x50>)
 8000540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000546:	603b      	str	r3, [r7, #0]
 8000548:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 7, 0);
 800054a:	2200      	movs	r2, #0
 800054c:	2107      	movs	r1, #7
 800054e:	f06f 0001 	mvn.w	r0, #1
 8000552:	f000 fb7b 	bl	8000c4c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000556:	f000 fdfd 	bl	8001154 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40021000 	.word	0x40021000

08000568 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08c      	sub	sp, #48	; 0x30
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000570:	2300      	movs	r3, #0
 8000572:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000574:	2300      	movs	r3, #0
 8000576:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0);
 8000578:	2200      	movs	r2, #0
 800057a:	6879      	ldr	r1, [r7, #4]
 800057c:	2031      	movs	r0, #49	; 0x31
 800057e:	f000 fb65 	bl	8000c4c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8000582:	2031      	movs	r0, #49	; 0x31
 8000584:	f000 fb7c 	bl	8000c80 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000588:	4b1e      	ldr	r3, [pc, #120]	; (8000604 <HAL_InitTick+0x9c>)
 800058a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800058c:	4a1d      	ldr	r2, [pc, #116]	; (8000604 <HAL_InitTick+0x9c>)
 800058e:	f043 0310 	orr.w	r3, r3, #16
 8000592:	6593      	str	r3, [r2, #88]	; 0x58
 8000594:	4b1b      	ldr	r3, [pc, #108]	; (8000604 <HAL_InitTick+0x9c>)
 8000596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000598:	f003 0310 	and.w	r3, r3, #16
 800059c:	60fb      	str	r3, [r7, #12]
 800059e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80005a0:	f107 0210 	add.w	r2, r7, #16
 80005a4:	f107 0314 	add.w	r3, r7, #20
 80005a8:	4611      	mov	r1, r2
 80005aa:	4618      	mov	r0, r3
 80005ac:	f001 fcd8 	bl	8001f60 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80005b0:	f001 fcc2 	bl	8001f38 <HAL_RCC_GetPCLK1Freq>
 80005b4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80005b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005b8:	4a13      	ldr	r2, [pc, #76]	; (8000608 <HAL_InitTick+0xa0>)
 80005ba:	fba2 2303 	umull	r2, r3, r2, r3
 80005be:	0c9b      	lsrs	r3, r3, #18
 80005c0:	3b01      	subs	r3, #1
 80005c2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80005c4:	4b11      	ldr	r3, [pc, #68]	; (800060c <HAL_InitTick+0xa4>)
 80005c6:	4a12      	ldr	r2, [pc, #72]	; (8000610 <HAL_InitTick+0xa8>)
 80005c8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80005ca:	4b10      	ldr	r3, [pc, #64]	; (800060c <HAL_InitTick+0xa4>)
 80005cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80005d0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80005d2:	4a0e      	ldr	r2, [pc, #56]	; (800060c <HAL_InitTick+0xa4>)
 80005d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005d6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80005d8:	4b0c      	ldr	r3, [pc, #48]	; (800060c <HAL_InitTick+0xa4>)
 80005da:	2200      	movs	r2, #0
 80005dc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005de:	4b0b      	ldr	r3, [pc, #44]	; (800060c <HAL_InitTick+0xa4>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80005e4:	4809      	ldr	r0, [pc, #36]	; (800060c <HAL_InitTick+0xa4>)
 80005e6:	f001 fdbd 	bl	8002164 <HAL_TIM_Base_Init>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d104      	bne.n	80005fa <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80005f0:	4806      	ldr	r0, [pc, #24]	; (800060c <HAL_InitTick+0xa4>)
 80005f2:	f001 fe19 	bl	8002228 <HAL_TIM_Base_Start_IT>
 80005f6:	4603      	mov	r3, r0
 80005f8:	e000      	b.n	80005fc <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80005fa:	2301      	movs	r3, #1
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	3730      	adds	r7, #48	; 0x30
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40021000 	.word	0x40021000
 8000608:	431bde83 	.word	0x431bde83
 800060c:	20003f74 	.word	0x20003f74
 8000610:	40001000 	.word	0x40001000

08000614 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000618:	4802      	ldr	r0, [pc, #8]	; (8000624 <TIM6_IRQHandler+0x10>)
 800061a:	f001 fe75 	bl	8002308 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	20003f74 	.word	0x20003f74

08000628 <ITM_SendChar>:
 /*ITM register addresses*/
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000632:	4b0f      	ldr	r3, [pc, #60]	; (8000670 <ITM_SendChar+0x48>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a0e      	ldr	r2, [pc, #56]	; (8000670 <ITM_SendChar+0x48>)
 8000638:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800063c:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 800063e:	4b0d      	ldr	r3, [pc, #52]	; (8000674 <ITM_SendChar+0x4c>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a0c      	ldr	r2, [pc, #48]	; (8000674 <ITM_SendChar+0x4c>)
 8000644:	f043 0301 	orr.w	r3, r3, #1
 8000648:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 800064a:	bf00      	nop
 800064c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	f003 0301 	and.w	r3, r3, #1
 8000656:	2b00      	cmp	r3, #0
 8000658:	d0f8      	beq.n	800064c <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 800065a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	6013      	str	r3, [r2, #0]
}
 8000662:	bf00      	nop
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	e000edfc 	.word	0xe000edfc
 8000674:	e0000e00 	.word	0xe0000e00

08000678 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af00      	add	r7, sp, #0
 800067e:	60f8      	str	r0, [r7, #12]
 8000680:	60b9      	str	r1, [r7, #8]
 8000682:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000684:	2300      	movs	r3, #0
 8000686:	617b      	str	r3, [r7, #20]
 8000688:	e00a      	b.n	80006a0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800068a:	e000      	b.n	800068e <_read+0x16>
 800068c:	bf00      	nop
 800068e:	4601      	mov	r1, r0
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	1c5a      	adds	r2, r3, #1
 8000694:	60ba      	str	r2, [r7, #8]
 8000696:	b2ca      	uxtb	r2, r1
 8000698:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	3301      	adds	r3, #1
 800069e:	617b      	str	r3, [r7, #20]
 80006a0:	697a      	ldr	r2, [r7, #20]
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	dbf0      	blt.n	800068a <_read+0x12>
  }

  return len;
 80006a8:	687b      	ldr	r3, [r7, #4]
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	3718      	adds	r7, #24
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b086      	sub	sp, #24
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	60f8      	str	r0, [r7, #12]
 80006ba:	60b9      	str	r1, [r7, #8]
 80006bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006be:	2300      	movs	r3, #0
 80006c0:	617b      	str	r3, [r7, #20]
 80006c2:	e009      	b.n	80006d8 <_write+0x26>
  {
    //__io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	1c5a      	adds	r2, r3, #1
 80006c8:	60ba      	str	r2, [r7, #8]
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff ffab 	bl	8000628 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006d2:	697b      	ldr	r3, [r7, #20]
 80006d4:	3301      	adds	r3, #1
 80006d6:	617b      	str	r3, [r7, #20]
 80006d8:	697a      	ldr	r2, [r7, #20]
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	429a      	cmp	r2, r3
 80006de:	dbf1      	blt.n	80006c4 <_write+0x12>
  }
  return len;
 80006e0:	687b      	ldr	r3, [r7, #4]
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3718      	adds	r7, #24
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}

080006ea <_close>:

int _close(int file)
{
 80006ea:	b480      	push	{r7}
 80006ec:	b083      	sub	sp, #12
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	370c      	adds	r7, #12
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr

08000702 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000702:	b480      	push	{r7}
 8000704:	b083      	sub	sp, #12
 8000706:	af00      	add	r7, sp, #0
 8000708:	6078      	str	r0, [r7, #4]
 800070a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000712:	605a      	str	r2, [r3, #4]
  return 0;
 8000714:	2300      	movs	r3, #0
}
 8000716:	4618      	mov	r0, r3
 8000718:	370c      	adds	r7, #12
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr

08000722 <_isatty>:

int _isatty(int file)
{
 8000722:	b480      	push	{r7}
 8000724:	b083      	sub	sp, #12
 8000726:	af00      	add	r7, sp, #0
 8000728:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800072a:	2301      	movs	r3, #1
}
 800072c:	4618      	mov	r0, r3
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr

08000738 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000738:	b480      	push	{r7}
 800073a:	b085      	sub	sp, #20
 800073c:	af00      	add	r7, sp, #0
 800073e:	60f8      	str	r0, [r7, #12]
 8000740:	60b9      	str	r1, [r7, #8]
 8000742:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000744:	2300      	movs	r3, #0
}
 8000746:	4618      	mov	r0, r3
 8000748:	3714      	adds	r7, #20
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr
	...

08000754 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b086      	sub	sp, #24
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800075c:	4a14      	ldr	r2, [pc, #80]	; (80007b0 <_sbrk+0x5c>)
 800075e:	4b15      	ldr	r3, [pc, #84]	; (80007b4 <_sbrk+0x60>)
 8000760:	1ad3      	subs	r3, r2, r3
 8000762:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000768:	4b13      	ldr	r3, [pc, #76]	; (80007b8 <_sbrk+0x64>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d102      	bne.n	8000776 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000770:	4b11      	ldr	r3, [pc, #68]	; (80007b8 <_sbrk+0x64>)
 8000772:	4a12      	ldr	r2, [pc, #72]	; (80007bc <_sbrk+0x68>)
 8000774:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000776:	4b10      	ldr	r3, [pc, #64]	; (80007b8 <_sbrk+0x64>)
 8000778:	681a      	ldr	r2, [r3, #0]
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	4413      	add	r3, r2
 800077e:	693a      	ldr	r2, [r7, #16]
 8000780:	429a      	cmp	r2, r3
 8000782:	d207      	bcs.n	8000794 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000784:	f004 fb92 	bl	8004eac <__errno>
 8000788:	4603      	mov	r3, r0
 800078a:	220c      	movs	r2, #12
 800078c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800078e:	f04f 33ff 	mov.w	r3, #4294967295
 8000792:	e009      	b.n	80007a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000794:	4b08      	ldr	r3, [pc, #32]	; (80007b8 <_sbrk+0x64>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800079a:	4b07      	ldr	r3, [pc, #28]	; (80007b8 <_sbrk+0x64>)
 800079c:	681a      	ldr	r2, [r3, #0]
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	4413      	add	r3, r2
 80007a2:	4a05      	ldr	r2, [pc, #20]	; (80007b8 <_sbrk+0x64>)
 80007a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007a6:	68fb      	ldr	r3, [r7, #12]
}
 80007a8:	4618      	mov	r0, r3
 80007aa:	3718      	adds	r7, #24
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	20030000 	.word	0x20030000
 80007b4:	00000800 	.word	0x00000800
 80007b8:	200000a0 	.word	0x200000a0
 80007bc:	20004018 	.word	0x20004018

080007c0 <BSP_LED_Init>:
  *     @arg  LED9
  *     @arg  LED10
  * @retval BSP error code
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b08c      	sub	sp, #48	; 0x30
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	71fb      	strb	r3, [r7, #7]
  int32_t          status = BSP_ERROR_NONE;
 80007ca:	2300      	movs	r3, #0
 80007cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LED9)
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d10c      	bne.n	80007ee <BSP_LED_Init+0x2e>
  {
    LED9_GPIO_CLK_ENABLE();
 80007d4:	4b26      	ldr	r3, [pc, #152]	; (8000870 <BSP_LED_Init+0xb0>)
 80007d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007d8:	4a25      	ldr	r2, [pc, #148]	; (8000870 <BSP_LED_Init+0xb0>)
 80007da:	f043 0308 	orr.w	r3, r3, #8
 80007de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007e0:	4b23      	ldr	r3, [pc, #140]	; (8000870 <BSP_LED_Init+0xb0>)
 80007e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007e4:	f003 0308 	and.w	r3, r3, #8
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	e019      	b.n	8000822 <BSP_LED_Init+0x62>
  }
  else /* Led = LED10 */
  {
    /* Enable VddIO2 for GPIOG */
    __HAL_RCC_PWR_CLK_ENABLE();
 80007ee:	4b20      	ldr	r3, [pc, #128]	; (8000870 <BSP_LED_Init+0xb0>)
 80007f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007f2:	4a1f      	ldr	r2, [pc, #124]	; (8000870 <BSP_LED_Init+0xb0>)
 80007f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f8:	6593      	str	r3, [r2, #88]	; 0x58
 80007fa:	4b1d      	ldr	r3, [pc, #116]	; (8000870 <BSP_LED_Init+0xb0>)
 80007fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000806:	f000 fc95 	bl	8001134 <HAL_PWREx_EnableVddIO2>
    LED10_GPIO_CLK_ENABLE();
 800080a:	4b19      	ldr	r3, [pc, #100]	; (8000870 <BSP_LED_Init+0xb0>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800080e:	4a18      	ldr	r2, [pc, #96]	; (8000870 <BSP_LED_Init+0xb0>)
 8000810:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000814:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000816:	4b16      	ldr	r3, [pc, #88]	; (8000870 <BSP_LED_Init+0xb0>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800081a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	68fb      	ldr	r3, [r7, #12]
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	4a13      	ldr	r2, [pc, #76]	; (8000874 <BSP_LED_Init+0xb4>)
 8000826:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800082a:	61bb      	str	r3, [r7, #24]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
 800082c:	2301      	movs	r3, #1
 800082e:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Pull  = GPIO_PULLUP;
 8000830:	2301      	movs	r3, #1
 8000832:	623b      	str	r3, [r7, #32]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000834:	2303      	movs	r3, #3
 8000836:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	4a0f      	ldr	r2, [pc, #60]	; (8000878 <BSP_LED_Init+0xb8>)
 800083c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000840:	f107 0218 	add.w	r2, r7, #24
 8000844:	4611      	mov	r1, r2
 8000846:	4618      	mov	r0, r3
 8000848:	f000 fa28 	bl	8000c9c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	4a0a      	ldr	r2, [pc, #40]	; (8000878 <BSP_LED_Init+0xb8>)
 8000850:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	4a07      	ldr	r2, [pc, #28]	; (8000874 <BSP_LED_Init+0xb4>)
 8000858:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800085c:	2201      	movs	r2, #1
 800085e:	4619      	mov	r1, r3
 8000860:	f000 fb9c 	bl	8000f9c <HAL_GPIO_WritePin>

  return status;
 8000864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8000866:	4618      	mov	r0, r3
 8000868:	3730      	adds	r7, #48	; 0x30
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40021000 	.word	0x40021000
 8000874:	20000000 	.word	0x20000000
 8000878:	20000004 	.word	0x20000004

0800087c <BSP_LED_Off>:
  *     @arg  LED9
  *     @arg  LED10
  * @retval BSP error code
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	71fb      	strb	r3, [r7, #7]
  int32_t status = BSP_ERROR_NONE;
 8000886:	2300      	movs	r3, #0
 8000888:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	4a07      	ldr	r2, [pc, #28]	; (80008ac <BSP_LED_Off+0x30>)
 800088e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	4a06      	ldr	r2, [pc, #24]	; (80008b0 <BSP_LED_Off+0x34>)
 8000896:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800089a:	2201      	movs	r2, #1
 800089c:	4619      	mov	r1, r3
 800089e:	f000 fb7d 	bl	8000f9c <HAL_GPIO_WritePin>

  return status;
 80008a2:	68fb      	ldr	r3, [r7, #12]
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	3710      	adds	r7, #16
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20000004 	.word	0x20000004
 80008b0:	20000000 	.word	0x20000000

080008b4 <BSP_LED_Toggle>:
  *     @arg  LED9
  *     @arg  LED10
  * @retval BSP error code
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	4603      	mov	r3, r0
 80008bc:	71fb      	strb	r3, [r7, #7]
  int32_t status = BSP_ERROR_NONE;
 80008be:	2300      	movs	r3, #0
 80008c0:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	4a07      	ldr	r2, [pc, #28]	; (80008e4 <BSP_LED_Toggle+0x30>)
 80008c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008ca:	79fb      	ldrb	r3, [r7, #7]
 80008cc:	4906      	ldr	r1, [pc, #24]	; (80008e8 <BSP_LED_Toggle+0x34>)
 80008ce:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80008d2:	4619      	mov	r1, r3
 80008d4:	4610      	mov	r0, r2
 80008d6:	f000 fb79 	bl	8000fcc <HAL_GPIO_TogglePin>

  return status;
 80008da:	68fb      	ldr	r3, [r7, #12]
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3710      	adds	r7, #16
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	20000004 	.word	0x20000004
 80008e8:	20000000 	.word	0x20000000

080008ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008f0:	4b06      	ldr	r3, [pc, #24]	; (800090c <SystemInit+0x20>)
 80008f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80008f6:	4a05      	ldr	r2, [pc, #20]	; (800090c <SystemInit+0x20>)
 80008f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80008fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000900:	bf00      	nop
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	e000ed00 	.word	0xe000ed00

08000910 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000910:	b480      	push	{r7}
 8000912:	b087      	sub	sp, #28
 8000914:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8000916:	4b4f      	ldr	r3, [pc, #316]	; (8000a54 <SystemCoreClockUpdate+0x144>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	f003 0308 	and.w	r3, r3, #8
 800091e:	2b00      	cmp	r3, #0
 8000920:	d107      	bne.n	8000932 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8000922:	4b4c      	ldr	r3, [pc, #304]	; (8000a54 <SystemCoreClockUpdate+0x144>)
 8000924:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000928:	0a1b      	lsrs	r3, r3, #8
 800092a:	f003 030f 	and.w	r3, r3, #15
 800092e:	617b      	str	r3, [r7, #20]
 8000930:	e005      	b.n	800093e <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8000932:	4b48      	ldr	r3, [pc, #288]	; (8000a54 <SystemCoreClockUpdate+0x144>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	091b      	lsrs	r3, r3, #4
 8000938:	f003 030f 	and.w	r3, r3, #15
 800093c:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 800093e:	4a46      	ldr	r2, [pc, #280]	; (8000a58 <SystemCoreClockUpdate+0x148>)
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000946:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000948:	4b42      	ldr	r3, [pc, #264]	; (8000a54 <SystemCoreClockUpdate+0x144>)
 800094a:	689b      	ldr	r3, [r3, #8]
 800094c:	f003 030c 	and.w	r3, r3, #12
 8000950:	2b0c      	cmp	r3, #12
 8000952:	d866      	bhi.n	8000a22 <SystemCoreClockUpdate+0x112>
 8000954:	a201      	add	r2, pc, #4	; (adr r2, 800095c <SystemCoreClockUpdate+0x4c>)
 8000956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800095a:	bf00      	nop
 800095c:	08000991 	.word	0x08000991
 8000960:	08000a23 	.word	0x08000a23
 8000964:	08000a23 	.word	0x08000a23
 8000968:	08000a23 	.word	0x08000a23
 800096c:	08000999 	.word	0x08000999
 8000970:	08000a23 	.word	0x08000a23
 8000974:	08000a23 	.word	0x08000a23
 8000978:	08000a23 	.word	0x08000a23
 800097c:	080009a1 	.word	0x080009a1
 8000980:	08000a23 	.word	0x08000a23
 8000984:	08000a23 	.word	0x08000a23
 8000988:	08000a23 	.word	0x08000a23
 800098c:	080009a9 	.word	0x080009a9
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8000990:	4a32      	ldr	r2, [pc, #200]	; (8000a5c <SystemCoreClockUpdate+0x14c>)
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	6013      	str	r3, [r2, #0]
      break;
 8000996:	e048      	b.n	8000a2a <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000998:	4b30      	ldr	r3, [pc, #192]	; (8000a5c <SystemCoreClockUpdate+0x14c>)
 800099a:	4a31      	ldr	r2, [pc, #196]	; (8000a60 <SystemCoreClockUpdate+0x150>)
 800099c:	601a      	str	r2, [r3, #0]
      break;
 800099e:	e044      	b.n	8000a2a <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80009a0:	4b2e      	ldr	r3, [pc, #184]	; (8000a5c <SystemCoreClockUpdate+0x14c>)
 80009a2:	4a2f      	ldr	r2, [pc, #188]	; (8000a60 <SystemCoreClockUpdate+0x150>)
 80009a4:	601a      	str	r2, [r3, #0]
      break;
 80009a6:	e040      	b.n	8000a2a <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80009a8:	4b2a      	ldr	r3, [pc, #168]	; (8000a54 <SystemCoreClockUpdate+0x144>)
 80009aa:	68db      	ldr	r3, [r3, #12]
 80009ac:	f003 0303 	and.w	r3, r3, #3
 80009b0:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 80009b2:	4b28      	ldr	r3, [pc, #160]	; (8000a54 <SystemCoreClockUpdate+0x144>)
 80009b4:	68db      	ldr	r3, [r3, #12]
 80009b6:	091b      	lsrs	r3, r3, #4
 80009b8:	f003 030f 	and.w	r3, r3, #15
 80009bc:	3301      	adds	r3, #1
 80009be:	60bb      	str	r3, [r7, #8]
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	2b02      	cmp	r3, #2
 80009c4:	d003      	beq.n	80009ce <SystemCoreClockUpdate+0xbe>
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	2b03      	cmp	r3, #3
 80009ca:	d006      	beq.n	80009da <SystemCoreClockUpdate+0xca>
 80009cc:	e00b      	b.n	80009e6 <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 80009ce:	4a24      	ldr	r2, [pc, #144]	; (8000a60 <SystemCoreClockUpdate+0x150>)
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009d6:	613b      	str	r3, [r7, #16]
          break;
 80009d8:	e00b      	b.n	80009f2 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 80009da:	4a21      	ldr	r2, [pc, #132]	; (8000a60 <SystemCoreClockUpdate+0x150>)
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	fbb2 f3f3 	udiv	r3, r2, r3
 80009e2:	613b      	str	r3, [r7, #16]
          break;
 80009e4:	e005      	b.n	80009f2 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 80009e6:	697a      	ldr	r2, [r7, #20]
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ee:	613b      	str	r3, [r7, #16]
          break;
 80009f0:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 80009f2:	4b18      	ldr	r3, [pc, #96]	; (8000a54 <SystemCoreClockUpdate+0x144>)
 80009f4:	68db      	ldr	r3, [r3, #12]
 80009f6:	0a1b      	lsrs	r3, r3, #8
 80009f8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80009fc:	693b      	ldr	r3, [r7, #16]
 80009fe:	fb02 f303 	mul.w	r3, r2, r3
 8000a02:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8000a04:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <SystemCoreClockUpdate+0x144>)
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	0e5b      	lsrs	r3, r3, #25
 8000a0a:	f003 0303 	and.w	r3, r3, #3
 8000a0e:	3301      	adds	r3, #1
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8000a14:	693a      	ldr	r2, [r7, #16]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1c:	4a0f      	ldr	r2, [pc, #60]	; (8000a5c <SystemCoreClockUpdate+0x14c>)
 8000a1e:	6013      	str	r3, [r2, #0]
      break;
 8000a20:	e003      	b.n	8000a2a <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8000a22:	4a0e      	ldr	r2, [pc, #56]	; (8000a5c <SystemCoreClockUpdate+0x14c>)
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	6013      	str	r3, [r2, #0]
      break;
 8000a28:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8000a2a:	4b0a      	ldr	r3, [pc, #40]	; (8000a54 <SystemCoreClockUpdate+0x144>)
 8000a2c:	689b      	ldr	r3, [r3, #8]
 8000a2e:	091b      	lsrs	r3, r3, #4
 8000a30:	f003 030f 	and.w	r3, r3, #15
 8000a34:	4a0b      	ldr	r2, [pc, #44]	; (8000a64 <SystemCoreClockUpdate+0x154>)
 8000a36:	5cd3      	ldrb	r3, [r2, r3]
 8000a38:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000a3a:	4b08      	ldr	r3, [pc, #32]	; (8000a5c <SystemCoreClockUpdate+0x14c>)
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	fa22 f303 	lsr.w	r3, r2, r3
 8000a44:	4a05      	ldr	r2, [pc, #20]	; (8000a5c <SystemCoreClockUpdate+0x14c>)
 8000a46:	6013      	str	r3, [r2, #0]
}
 8000a48:	bf00      	nop
 8000a4a:	371c      	adds	r7, #28
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	40021000 	.word	0x40021000
 8000a58:	08005950 	.word	0x08005950
 8000a5c:	2000000c 	.word	0x2000000c
 8000a60:	00f42400 	.word	0x00f42400
 8000a64:	08005938 	.word	0x08005938

08000a68 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8000a72:	2004      	movs	r0, #4
 8000a74:	f000 f8df 	bl	8000c36 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8000a78:	f7ff ff4a 	bl	8000910 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	f7ff fd73 	bl	8000568 <HAL_InitTick>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d002      	beq.n	8000a8e <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	71fb      	strb	r3, [r7, #7]
 8000a8c:	e001      	b.n	8000a92 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a8e:	f7ff fd41 	bl	8000514 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a92:	79fb      	ldrb	r3, [r7, #7]
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	; (8000abc <HAL_IncTick+0x20>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <HAL_IncTick+0x24>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4413      	add	r3, r2
 8000aac:	4a04      	ldr	r2, [pc, #16]	; (8000ac0 <HAL_IncTick+0x24>)
 8000aae:	6013      	str	r3, [r2, #0]
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	20000014 	.word	0x20000014
 8000ac0:	20003fc0 	.word	0x20003fc0

08000ac4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ac8:	4b03      	ldr	r3, [pc, #12]	; (8000ad8 <HAL_GetTick+0x14>)
 8000aca:	681b      	ldr	r3, [r3, #0]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	20003fc0 	.word	0x20003fc0

08000adc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	f003 0307 	and.w	r3, r3, #7
 8000aea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aec:	4b0c      	ldr	r3, [pc, #48]	; (8000b20 <__NVIC_SetPriorityGrouping+0x44>)
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000af2:	68ba      	ldr	r2, [r7, #8]
 8000af4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000af8:	4013      	ands	r3, r2
 8000afa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b0e:	4a04      	ldr	r2, [pc, #16]	; (8000b20 <__NVIC_SetPriorityGrouping+0x44>)
 8000b10:	68bb      	ldr	r3, [r7, #8]
 8000b12:	60d3      	str	r3, [r2, #12]
}
 8000b14:	bf00      	nop
 8000b16:	3714      	adds	r7, #20
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	e000ed00 	.word	0xe000ed00

08000b24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b28:	4b04      	ldr	r3, [pc, #16]	; (8000b3c <__NVIC_GetPriorityGrouping+0x18>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	0a1b      	lsrs	r3, r3, #8
 8000b2e:	f003 0307 	and.w	r3, r3, #7
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr
 8000b3c:	e000ed00 	.word	0xe000ed00

08000b40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	db0b      	blt.n	8000b6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	f003 021f 	and.w	r2, r3, #31
 8000b58:	4907      	ldr	r1, [pc, #28]	; (8000b78 <__NVIC_EnableIRQ+0x38>)
 8000b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5e:	095b      	lsrs	r3, r3, #5
 8000b60:	2001      	movs	r0, #1
 8000b62:	fa00 f202 	lsl.w	r2, r0, r2
 8000b66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b6a:	bf00      	nop
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	e000e100 	.word	0xe000e100

08000b7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	6039      	str	r1, [r7, #0]
 8000b86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	db0a      	blt.n	8000ba6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	b2da      	uxtb	r2, r3
 8000b94:	490c      	ldr	r1, [pc, #48]	; (8000bc8 <__NVIC_SetPriority+0x4c>)
 8000b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9a:	0152      	lsls	r2, r2, #5
 8000b9c:	b2d2      	uxtb	r2, r2
 8000b9e:	440b      	add	r3, r1
 8000ba0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ba4:	e00a      	b.n	8000bbc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	b2da      	uxtb	r2, r3
 8000baa:	4908      	ldr	r1, [pc, #32]	; (8000bcc <__NVIC_SetPriority+0x50>)
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	f003 030f 	and.w	r3, r3, #15
 8000bb2:	3b04      	subs	r3, #4
 8000bb4:	0152      	lsls	r2, r2, #5
 8000bb6:	b2d2      	uxtb	r2, r2
 8000bb8:	440b      	add	r3, r1
 8000bba:	761a      	strb	r2, [r3, #24]
}
 8000bbc:	bf00      	nop
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	e000e100 	.word	0xe000e100
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b089      	sub	sp, #36	; 0x24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	f003 0307 	and.w	r3, r3, #7
 8000be2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000be4:	69fb      	ldr	r3, [r7, #28]
 8000be6:	f1c3 0307 	rsb	r3, r3, #7
 8000bea:	2b03      	cmp	r3, #3
 8000bec:	bf28      	it	cs
 8000bee:	2303      	movcs	r3, #3
 8000bf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	3303      	adds	r3, #3
 8000bf6:	2b06      	cmp	r3, #6
 8000bf8:	d902      	bls.n	8000c00 <NVIC_EncodePriority+0x30>
 8000bfa:	69fb      	ldr	r3, [r7, #28]
 8000bfc:	3b04      	subs	r3, #4
 8000bfe:	e000      	b.n	8000c02 <NVIC_EncodePriority+0x32>
 8000c00:	2300      	movs	r3, #0
 8000c02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c04:	f04f 32ff 	mov.w	r2, #4294967295
 8000c08:	69bb      	ldr	r3, [r7, #24]
 8000c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0e:	43da      	mvns	r2, r3
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	401a      	ands	r2, r3
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c18:	f04f 31ff 	mov.w	r1, #4294967295
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c22:	43d9      	mvns	r1, r3
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c28:	4313      	orrs	r3, r2
         );
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3724      	adds	r7, #36	; 0x24
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c36:	b580      	push	{r7, lr}
 8000c38:	b082      	sub	sp, #8
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c3e:	6878      	ldr	r0, [r7, #4]
 8000c40:	f7ff ff4c 	bl	8000adc <__NVIC_SetPriorityGrouping>
}
 8000c44:	bf00      	nop
 8000c46:	3708      	adds	r7, #8
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
 8000c58:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c5a:	f7ff ff63 	bl	8000b24 <__NVIC_GetPriorityGrouping>
 8000c5e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c60:	687a      	ldr	r2, [r7, #4]
 8000c62:	68b9      	ldr	r1, [r7, #8]
 8000c64:	6978      	ldr	r0, [r7, #20]
 8000c66:	f7ff ffb3 	bl	8000bd0 <NVIC_EncodePriority>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c70:	4611      	mov	r1, r2
 8000c72:	4618      	mov	r0, r3
 8000c74:	f7ff ff82 	bl	8000b7c <__NVIC_SetPriority>
}
 8000c78:	bf00      	nop
 8000c7a:	3718      	adds	r7, #24
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff ff56 	bl	8000b40 <__NVIC_EnableIRQ>
}
 8000c94:	bf00      	nop
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b087      	sub	sp, #28
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000caa:	e158      	b.n	8000f5e <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb8:	4013      	ands	r3, r2
 8000cba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	f000 814a 	beq.w	8000f58 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f003 0303 	and.w	r3, r3, #3
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d005      	beq.n	8000cdc <HAL_GPIO_Init+0x40>
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f003 0303 	and.w	r3, r3, #3
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	d130      	bne.n	8000d3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	689b      	ldr	r3, [r3, #8]
 8000ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	2203      	movs	r2, #3
 8000ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cec:	43db      	mvns	r3, r3
 8000cee:	693a      	ldr	r2, [r7, #16]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	68da      	ldr	r2, [r3, #12]
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000d00:	693a      	ldr	r2, [r7, #16]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	693a      	ldr	r2, [r7, #16]
 8000d0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d12:	2201      	movs	r2, #1
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1a:	43db      	mvns	r3, r3
 8000d1c:	693a      	ldr	r2, [r7, #16]
 8000d1e:	4013      	ands	r3, r2
 8000d20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	091b      	lsrs	r3, r3, #4
 8000d28:	f003 0201 	and.w	r2, r3, #1
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	4313      	orrs	r3, r2
 8000d36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	f003 0303 	and.w	r3, r3, #3
 8000d46:	2b03      	cmp	r3, #3
 8000d48:	d017      	beq.n	8000d7a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	68db      	ldr	r3, [r3, #12]
 8000d4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	2203      	movs	r2, #3
 8000d56:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5a:	43db      	mvns	r3, r3
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	689a      	ldr	r2, [r3, #8]
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f003 0303 	and.w	r3, r3, #3
 8000d82:	2b02      	cmp	r3, #2
 8000d84:	d123      	bne.n	8000dce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	08da      	lsrs	r2, r3, #3
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	3208      	adds	r2, #8
 8000d8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d92:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	f003 0307 	and.w	r3, r3, #7
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	220f      	movs	r2, #15
 8000d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000da2:	43db      	mvns	r3, r3
 8000da4:	693a      	ldr	r2, [r7, #16]
 8000da6:	4013      	ands	r3, r2
 8000da8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	691a      	ldr	r2, [r3, #16]
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	f003 0307 	and.w	r3, r3, #7
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	08da      	lsrs	r2, r3, #3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3208      	adds	r2, #8
 8000dc8:	6939      	ldr	r1, [r7, #16]
 8000dca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	2203      	movs	r2, #3
 8000dda:	fa02 f303 	lsl.w	r3, r2, r3
 8000dde:	43db      	mvns	r3, r3
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	4013      	ands	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	f003 0203 	and.w	r2, r3, #3
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	f000 80a4 	beq.w	8000f58 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8000e10:	4a5a      	ldr	r2, [pc, #360]	; (8000f7c <HAL_GPIO_Init+0x2e0>)
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	089b      	lsrs	r3, r3, #2
 8000e16:	3318      	adds	r3, #24
 8000e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e1c:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	f003 0303 	and.w	r3, r3, #3
 8000e24:	00db      	lsls	r3, r3, #3
 8000e26:	220f      	movs	r2, #15
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	43db      	mvns	r3, r3
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	4013      	ands	r3, r2
 8000e32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	4a52      	ldr	r2, [pc, #328]	; (8000f80 <HAL_GPIO_Init+0x2e4>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d025      	beq.n	8000e88 <HAL_GPIO_Init+0x1ec>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	4a51      	ldr	r2, [pc, #324]	; (8000f84 <HAL_GPIO_Init+0x2e8>)
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d01f      	beq.n	8000e84 <HAL_GPIO_Init+0x1e8>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	4a50      	ldr	r2, [pc, #320]	; (8000f88 <HAL_GPIO_Init+0x2ec>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d019      	beq.n	8000e80 <HAL_GPIO_Init+0x1e4>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4a4f      	ldr	r2, [pc, #316]	; (8000f8c <HAL_GPIO_Init+0x2f0>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d013      	beq.n	8000e7c <HAL_GPIO_Init+0x1e0>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	4a4e      	ldr	r2, [pc, #312]	; (8000f90 <HAL_GPIO_Init+0x2f4>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d00d      	beq.n	8000e78 <HAL_GPIO_Init+0x1dc>
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4a4d      	ldr	r2, [pc, #308]	; (8000f94 <HAL_GPIO_Init+0x2f8>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d007      	beq.n	8000e74 <HAL_GPIO_Init+0x1d8>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	4a4c      	ldr	r2, [pc, #304]	; (8000f98 <HAL_GPIO_Init+0x2fc>)
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	d101      	bne.n	8000e70 <HAL_GPIO_Init+0x1d4>
 8000e6c:	2306      	movs	r3, #6
 8000e6e:	e00c      	b.n	8000e8a <HAL_GPIO_Init+0x1ee>
 8000e70:	2307      	movs	r3, #7
 8000e72:	e00a      	b.n	8000e8a <HAL_GPIO_Init+0x1ee>
 8000e74:	2305      	movs	r3, #5
 8000e76:	e008      	b.n	8000e8a <HAL_GPIO_Init+0x1ee>
 8000e78:	2304      	movs	r3, #4
 8000e7a:	e006      	b.n	8000e8a <HAL_GPIO_Init+0x1ee>
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	e004      	b.n	8000e8a <HAL_GPIO_Init+0x1ee>
 8000e80:	2302      	movs	r3, #2
 8000e82:	e002      	b.n	8000e8a <HAL_GPIO_Init+0x1ee>
 8000e84:	2301      	movs	r3, #1
 8000e86:	e000      	b.n	8000e8a <HAL_GPIO_Init+0x1ee>
 8000e88:	2300      	movs	r3, #0
 8000e8a:	697a      	ldr	r2, [r7, #20]
 8000e8c:	f002 0203 	and.w	r2, r2, #3
 8000e90:	00d2      	lsls	r2, r2, #3
 8000e92:	4093      	lsls	r3, r2
 8000e94:	693a      	ldr	r2, [r7, #16]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8000e9a:	4938      	ldr	r1, [pc, #224]	; (8000f7c <HAL_GPIO_Init+0x2e0>)
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	089b      	lsrs	r3, r3, #2
 8000ea0:	3318      	adds	r3, #24
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ea8:	4b34      	ldr	r3, [pc, #208]	; (8000f7c <HAL_GPIO_Init+0x2e0>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d003      	beq.n	8000ecc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ecc:	4a2b      	ldr	r2, [pc, #172]	; (8000f7c <HAL_GPIO_Init+0x2e0>)
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000ed2:	4b2a      	ldr	r3, [pc, #168]	; (8000f7c <HAL_GPIO_Init+0x2e0>)
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	43db      	mvns	r3, r3
 8000edc:	693a      	ldr	r2, [r7, #16]
 8000ede:	4013      	ands	r3, r2
 8000ee0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d003      	beq.n	8000ef6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ef6:	4a21      	ldr	r2, [pc, #132]	; (8000f7c <HAL_GPIO_Init+0x2e0>)
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000efc:	4b1f      	ldr	r3, [pc, #124]	; (8000f7c <HAL_GPIO_Init+0x2e0>)
 8000efe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000f02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	43db      	mvns	r3, r3
 8000f08:	693a      	ldr	r2, [r7, #16]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d003      	beq.n	8000f22 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000f22:	4a16      	ldr	r2, [pc, #88]	; (8000f7c <HAL_GPIO_Init+0x2e0>)
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        temp = EXTI->IMR1;
 8000f2a:	4b14      	ldr	r3, [pc, #80]	; (8000f7c <HAL_GPIO_Init+0x2e0>)
 8000f2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	43db      	mvns	r3, r3
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d003      	beq.n	8000f50 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000f50:	4a0a      	ldr	r2, [pc, #40]	; (8000f7c <HAL_GPIO_Init+0x2e0>)
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }

    position++;
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	fa22 f303 	lsr.w	r3, r2, r3
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	f47f ae9f 	bne.w	8000cac <HAL_GPIO_Init+0x10>
  }
}
 8000f6e:	bf00      	nop
 8000f70:	bf00      	nop
 8000f72:	371c      	adds	r7, #28
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr
 8000f7c:	4002f400 	.word	0x4002f400
 8000f80:	42020000 	.word	0x42020000
 8000f84:	42020400 	.word	0x42020400
 8000f88:	42020800 	.word	0x42020800
 8000f8c:	42020c00 	.word	0x42020c00
 8000f90:	42021000 	.word	0x42021000
 8000f94:	42021400 	.word	0x42021400
 8000f98:	42021800 	.word	0x42021800

08000f9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	807b      	strh	r3, [r7, #2]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fac:	787b      	ldrb	r3, [r7, #1]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d003      	beq.n	8000fba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fb2:	887a      	ldrh	r2, [r7, #2]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000fb8:	e002      	b.n	8000fc0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fc0:	bf00      	nop
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	695b      	ldr	r3, [r3, #20]
 8000fdc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000fde:	887a      	ldrh	r2, [r7, #2]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	041a      	lsls	r2, r3, #16
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	43d9      	mvns	r1, r3
 8000fea:	887b      	ldrh	r3, [r7, #2]
 8000fec:	400b      	ands	r3, r1
 8000fee:	431a      	orrs	r2, r3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	619a      	str	r2, [r3, #24]
}
 8000ff4:	bf00      	nop
 8000ff6:	3714      	adds	r7, #20
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr

08001000 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001008:	2300      	movs	r3, #0
 800100a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 800100c:	4b0b      	ldr	r3, [pc, #44]	; (800103c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	2b00      	cmp	r3, #0
 8001016:	d002      	beq.n	800101e <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8001018:	2301      	movs	r3, #1
 800101a:	73fb      	strb	r3, [r7, #15]
 800101c:	e007      	b.n	800102e <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 800101e:	4b07      	ldr	r3, [pc, #28]	; (800103c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f023 0204 	bic.w	r2, r3, #4
 8001026:	4905      	ldr	r1, [pc, #20]	; (800103c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4313      	orrs	r3, r2
 800102c:	600b      	str	r3, [r1, #0]
  }

  return status;
 800102e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001030:	4618      	mov	r0, r3
 8001032:	3714      	adds	r7, #20
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	40030400 	.word	0x40030400

08001040 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001044:	4b05      	ldr	r3, [pc, #20]	; (800105c <HAL_ICACHE_Enable+0x1c>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a04      	ldr	r2, [pc, #16]	; (800105c <HAL_ICACHE_Enable+0x1c>)
 800104a:	f043 0301 	orr.w	r3, r3, #1
 800104e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8001050:	2300      	movs	r3, #0
}
 8001052:	4618      	mov	r0, r3
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	40030400 	.word	0x40030400

08001060 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001064:	4b04      	ldr	r3, [pc, #16]	; (8001078 <HAL_PWREx_GetVoltageRange+0x18>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	40007000 	.word	0x40007000

0800107c <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8001084:	4b27      	ldr	r3, [pc, #156]	; (8001124 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800108c:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 800108e:	f000 f871 	bl	8001174 <HAL_PWREx_SMPS_GetEffectiveMode>
 8001092:	4603      	mov	r3, r0
 8001094:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001098:	d101      	bne.n	800109e <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e03e      	b.n	800111c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 800109e:	4b21      	ldr	r3, [pc, #132]	; (8001124 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80010a0:	68db      	ldr	r3, [r3, #12]
 80010a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80010a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80010aa:	d101      	bne.n	80010b0 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e035      	b.n	800111c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80010b0:	68ba      	ldr	r2, [r7, #8]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d101      	bne.n	80010bc <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 80010b8:	2300      	movs	r3, #0
 80010ba:	e02f      	b.n	800111c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80010bc:	4b19      	ldr	r3, [pc, #100]	; (8001124 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80010c4:	4917      	ldr	r1, [pc, #92]	; (8001124 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 80010cc:	4b16      	ldr	r3, [pc, #88]	; (8001128 <HAL_PWREx_ControlVoltageScaling+0xac>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	095b      	lsrs	r3, r3, #5
 80010d2:	4a16      	ldr	r2, [pc, #88]	; (800112c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80010d4:	fba2 2303 	umull	r2, r3, r2, r3
 80010d8:	09db      	lsrs	r3, r3, #7
 80010da:	2232      	movs	r2, #50	; 0x32
 80010dc:	fb02 f303 	mul.w	r3, r2, r3
 80010e0:	4a13      	ldr	r2, [pc, #76]	; (8001130 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80010e2:	fba2 2303 	umull	r2, r3, r2, r3
 80010e6:	08db      	lsrs	r3, r3, #3
 80010e8:	3301      	adds	r3, #1
 80010ea:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010ec:	e002      	b.n	80010f4 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	3b01      	subs	r3, #1
 80010f2:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010f4:	4b0b      	ldr	r3, [pc, #44]	; (8001124 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001100:	d102      	bne.n	8001108 <HAL_PWREx_ControlVoltageScaling+0x8c>
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d1f2      	bne.n	80010ee <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001108:	4b06      	ldr	r3, [pc, #24]	; (8001124 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800110a:	695b      	ldr	r3, [r3, #20]
 800110c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001110:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001114:	d101      	bne.n	800111a <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 8001116:	2303      	movs	r3, #3
 8001118:	e000      	b.n	800111c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 800111a:	2300      	movs	r3, #0
}
 800111c:	4618      	mov	r0, r3
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	40007000 	.word	0x40007000
 8001128:	2000000c 	.word	0x2000000c
 800112c:	0a7c5ac5 	.word	0x0a7c5ac5
 8001130:	cccccccd 	.word	0xcccccccd

08001134 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001138:	4b05      	ldr	r3, [pc, #20]	; (8001150 <HAL_PWREx_EnableVddIO2+0x1c>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	4a04      	ldr	r2, [pc, #16]	; (8001150 <HAL_PWREx_EnableVddIO2+0x1c>)
 800113e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001142:	6053      	str	r3, [r2, #4]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	40007000 	.word	0x40007000

08001154 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001158:	4b05      	ldr	r3, [pc, #20]	; (8001170 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	4a04      	ldr	r2, [pc, #16]	; (8001170 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800115e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001162:	6093      	str	r3, [r2, #8]
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	40007000 	.word	0x40007000

08001174 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 800117a:	4b0f      	ldr	r3, [pc, #60]	; (80011b8 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 800117c:	691b      	ldr	r3, [r3, #16]
 800117e:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001186:	2b00      	cmp	r3, #0
 8001188:	d003      	beq.n	8001192 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 800118a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800118e:	607b      	str	r3, [r7, #4]
 8001190:	e00a      	b.n	80011a8 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d103      	bne.n	80011a4 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 800119c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011a0:	607b      	str	r3, [r7, #4]
 80011a2:	e001      	b.n	80011a8 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 80011a4:	2300      	movs	r3, #0
 80011a6:	607b      	str	r3, [r7, #4]
  }

  return mode;
 80011a8:	687b      	ldr	r3, [r7, #4]
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	40007000 	.word	0x40007000

080011bc <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b088      	sub	sp, #32
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d102      	bne.n	80011d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	f000 bcc2 	b.w	8001b54 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011d0:	4ba3      	ldr	r3, [pc, #652]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	f003 030c 	and.w	r3, r3, #12
 80011d8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011da:	4ba1      	ldr	r3, [pc, #644]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	f003 0303 	and.w	r3, r3, #3
 80011e2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0310 	and.w	r3, r3, #16
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f000 80e9 	beq.w	80013c4 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d006      	beq.n	8001206 <HAL_RCC_OscConfig+0x4a>
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	2b0c      	cmp	r3, #12
 80011fc:	f040 8083 	bne.w	8001306 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d17f      	bne.n	8001306 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001206:	4b96      	ldr	r3, [pc, #600]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 0302 	and.w	r3, r3, #2
 800120e:	2b00      	cmp	r3, #0
 8001210:	d006      	beq.n	8001220 <HAL_RCC_OscConfig+0x64>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	69db      	ldr	r3, [r3, #28]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d102      	bne.n	8001220 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	f000 bc9a 	b.w	8001b54 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001224:	4b8e      	ldr	r3, [pc, #568]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 0308 	and.w	r3, r3, #8
 800122c:	2b00      	cmp	r3, #0
 800122e:	d004      	beq.n	800123a <HAL_RCC_OscConfig+0x7e>
 8001230:	4b8b      	ldr	r3, [pc, #556]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001238:	e005      	b.n	8001246 <HAL_RCC_OscConfig+0x8a>
 800123a:	4b89      	ldr	r3, [pc, #548]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800123c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001240:	091b      	lsrs	r3, r3, #4
 8001242:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001246:	4293      	cmp	r3, r2
 8001248:	d224      	bcs.n	8001294 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124e:	4618      	mov	r0, r3
 8001250:	f000 feb8 	bl	8001fc4 <RCC_SetFlashLatencyFromMSIRange>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d002      	beq.n	8001260 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	f000 bc7a 	b.w	8001b54 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001260:	4b7f      	ldr	r3, [pc, #508]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a7e      	ldr	r2, [pc, #504]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001266:	f043 0308 	orr.w	r3, r3, #8
 800126a:	6013      	str	r3, [r2, #0]
 800126c:	4b7c      	ldr	r3, [pc, #496]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001278:	4979      	ldr	r1, [pc, #484]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800127a:	4313      	orrs	r3, r2
 800127c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800127e:	4b78      	ldr	r3, [pc, #480]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6a1b      	ldr	r3, [r3, #32]
 800128a:	021b      	lsls	r3, r3, #8
 800128c:	4974      	ldr	r1, [pc, #464]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800128e:	4313      	orrs	r3, r2
 8001290:	604b      	str	r3, [r1, #4]
 8001292:	e026      	b.n	80012e2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001294:	4b72      	ldr	r3, [pc, #456]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a71      	ldr	r2, [pc, #452]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800129a:	f043 0308 	orr.w	r3, r3, #8
 800129e:	6013      	str	r3, [r2, #0]
 80012a0:	4b6f      	ldr	r3, [pc, #444]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ac:	496c      	ldr	r1, [pc, #432]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 80012ae:	4313      	orrs	r3, r2
 80012b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012b2:	4b6b      	ldr	r3, [pc, #428]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6a1b      	ldr	r3, [r3, #32]
 80012be:	021b      	lsls	r3, r3, #8
 80012c0:	4967      	ldr	r1, [pc, #412]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 80012c2:	4313      	orrs	r3, r2
 80012c4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d10a      	bne.n	80012e2 <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 fe77 	bl	8001fc4 <RCC_SetFlashLatencyFromMSIRange>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d002      	beq.n	80012e2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	f000 bc39 	b.w	8001b54 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80012e2:	f000 fe15 	bl	8001f10 <HAL_RCC_GetHCLKFreq>
 80012e6:	4603      	mov	r3, r0
 80012e8:	4a5e      	ldr	r2, [pc, #376]	; (8001464 <HAL_RCC_OscConfig+0x2a8>)
 80012ea:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80012ec:	4b5e      	ldr	r3, [pc, #376]	; (8001468 <HAL_RCC_OscConfig+0x2ac>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff f939 	bl	8000568 <HAL_InitTick>
 80012f6:	4603      	mov	r3, r0
 80012f8:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 80012fa:	7bfb      	ldrb	r3, [r7, #15]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d060      	beq.n	80013c2 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8001300:	7bfb      	ldrb	r3, [r7, #15]
 8001302:	f000 bc27 	b.w	8001b54 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d039      	beq.n	8001382 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800130e:	4b54      	ldr	r3, [pc, #336]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a53      	ldr	r2, [pc, #332]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800131a:	f7ff fbd3 	bl	8000ac4 <HAL_GetTick>
 800131e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001320:	e00f      	b.n	8001342 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001322:	f7ff fbcf 	bl	8000ac4 <HAL_GetTick>
 8001326:	4602      	mov	r2, r0
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	2b02      	cmp	r3, #2
 800132e:	d908      	bls.n	8001342 <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001330:	4b4b      	ldr	r3, [pc, #300]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 0302 	and.w	r3, r3, #2
 8001338:	2b00      	cmp	r3, #0
 800133a:	d102      	bne.n	8001342 <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 800133c:	2303      	movs	r3, #3
 800133e:	f000 bc09 	b.w	8001b54 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001342:	4b47      	ldr	r3, [pc, #284]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	2b00      	cmp	r3, #0
 800134c:	d0e9      	beq.n	8001322 <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800134e:	4b44      	ldr	r3, [pc, #272]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a43      	ldr	r2, [pc, #268]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001354:	f043 0308 	orr.w	r3, r3, #8
 8001358:	6013      	str	r3, [r2, #0]
 800135a:	4b41      	ldr	r3, [pc, #260]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001366:	493e      	ldr	r1, [pc, #248]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001368:	4313      	orrs	r3, r2
 800136a:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800136c:	4b3c      	ldr	r3, [pc, #240]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6a1b      	ldr	r3, [r3, #32]
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	4939      	ldr	r1, [pc, #228]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800137c:	4313      	orrs	r3, r2
 800137e:	604b      	str	r3, [r1, #4]
 8001380:	e020      	b.n	80013c4 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001382:	4b37      	ldr	r3, [pc, #220]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a36      	ldr	r2, [pc, #216]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001388:	f023 0301 	bic.w	r3, r3, #1
 800138c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800138e:	f7ff fb99 	bl	8000ac4 <HAL_GetTick>
 8001392:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001394:	e00e      	b.n	80013b4 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001396:	f7ff fb95 	bl	8000ac4 <HAL_GetTick>
 800139a:	4602      	mov	r2, r0
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d907      	bls.n	80013b4 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013a4:	4b2e      	ldr	r3, [pc, #184]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 0302 	and.w	r3, r3, #2
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	e3cf      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013b4:	4b2a      	ldr	r3, [pc, #168]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0302 	and.w	r3, r3, #2
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1ea      	bne.n	8001396 <HAL_RCC_OscConfig+0x1da>
 80013c0:	e000      	b.n	80013c4 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013c2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d07e      	beq.n	80014ce <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	2b08      	cmp	r3, #8
 80013d4:	d005      	beq.n	80013e2 <HAL_RCC_OscConfig+0x226>
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	2b0c      	cmp	r3, #12
 80013da:	d10e      	bne.n	80013fa <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	2b03      	cmp	r3, #3
 80013e0:	d10b      	bne.n	80013fa <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e2:	4b1f      	ldr	r3, [pc, #124]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d06e      	beq.n	80014cc <HAL_RCC_OscConfig+0x310>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d16a      	bne.n	80014cc <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e3ac      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001402:	d106      	bne.n	8001412 <HAL_RCC_OscConfig+0x256>
 8001404:	4b16      	ldr	r3, [pc, #88]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a15      	ldr	r2, [pc, #84]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800140a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800140e:	6013      	str	r3, [r2, #0]
 8001410:	e01d      	b.n	800144e <HAL_RCC_OscConfig+0x292>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800141a:	d10c      	bne.n	8001436 <HAL_RCC_OscConfig+0x27a>
 800141c:	4b10      	ldr	r3, [pc, #64]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a0f      	ldr	r2, [pc, #60]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001422:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001426:	6013      	str	r3, [r2, #0]
 8001428:	4b0d      	ldr	r3, [pc, #52]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a0c      	ldr	r2, [pc, #48]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800142e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001432:	6013      	str	r3, [r2, #0]
 8001434:	e00b      	b.n	800144e <HAL_RCC_OscConfig+0x292>
 8001436:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a09      	ldr	r2, [pc, #36]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 800143c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001440:	6013      	str	r3, [r2, #0]
 8001442:	4b07      	ldr	r3, [pc, #28]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a06      	ldr	r2, [pc, #24]	; (8001460 <HAL_RCC_OscConfig+0x2a4>)
 8001448:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800144c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d020      	beq.n	8001498 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001456:	f7ff fb35 	bl	8000ac4 <HAL_GetTick>
 800145a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800145c:	e015      	b.n	800148a <HAL_RCC_OscConfig+0x2ce>
 800145e:	bf00      	nop
 8001460:	40021000 	.word	0x40021000
 8001464:	2000000c 	.word	0x2000000c
 8001468:	20000010 	.word	0x20000010
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800146c:	f7ff fb2a 	bl	8000ac4 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b64      	cmp	r3, #100	; 0x64
 8001478:	d907      	bls.n	800148a <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800147a:	4b9f      	ldr	r3, [pc, #636]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d101      	bne.n	800148a <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e364      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800148a:	4b9b      	ldr	r3, [pc, #620]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d0ea      	beq.n	800146c <HAL_RCC_OscConfig+0x2b0>
 8001496:	e01a      	b.n	80014ce <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001498:	f7ff fb14 	bl	8000ac4 <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800149e:	e00e      	b.n	80014be <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014a0:	f7ff fb10 	bl	8000ac4 <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b64      	cmp	r3, #100	; 0x64
 80014ac:	d907      	bls.n	80014be <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014ae:	4b92      	ldr	r3, [pc, #584]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e34a      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014be:	4b8e      	ldr	r3, [pc, #568]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d1ea      	bne.n	80014a0 <HAL_RCC_OscConfig+0x2e4>
 80014ca:	e000      	b.n	80014ce <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d06c      	beq.n	80015b4 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	2b04      	cmp	r3, #4
 80014de:	d005      	beq.n	80014ec <HAL_RCC_OscConfig+0x330>
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	2b0c      	cmp	r3, #12
 80014e4:	d119      	bne.n	800151a <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d116      	bne.n	800151a <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014ec:	4b82      	ldr	r3, [pc, #520]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d005      	beq.n	8001504 <HAL_RCC_OscConfig+0x348>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d101      	bne.n	8001504 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e327      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001504:	4b7c      	ldr	r3, [pc, #496]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	691b      	ldr	r3, [r3, #16]
 8001510:	061b      	lsls	r3, r3, #24
 8001512:	4979      	ldr	r1, [pc, #484]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001514:	4313      	orrs	r3, r2
 8001516:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001518:	e04c      	b.n	80015b4 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	68db      	ldr	r3, [r3, #12]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d029      	beq.n	8001576 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001522:	4b75      	ldr	r3, [pc, #468]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a74      	ldr	r2, [pc, #464]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800152c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800152e:	f7ff fac9 	bl	8000ac4 <HAL_GetTick>
 8001532:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001534:	e00e      	b.n	8001554 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001536:	f7ff fac5 	bl	8000ac4 <HAL_GetTick>
 800153a:	4602      	mov	r2, r0
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	2b02      	cmp	r3, #2
 8001542:	d907      	bls.n	8001554 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001544:	4b6c      	ldr	r3, [pc, #432]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800154c:	2b00      	cmp	r3, #0
 800154e:	d101      	bne.n	8001554 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e2ff      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001554:	4b68      	ldr	r3, [pc, #416]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800155c:	2b00      	cmp	r3, #0
 800155e:	d0ea      	beq.n	8001536 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001560:	4b65      	ldr	r3, [pc, #404]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	691b      	ldr	r3, [r3, #16]
 800156c:	061b      	lsls	r3, r3, #24
 800156e:	4962      	ldr	r1, [pc, #392]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001570:	4313      	orrs	r3, r2
 8001572:	604b      	str	r3, [r1, #4]
 8001574:	e01e      	b.n	80015b4 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001576:	4b60      	ldr	r3, [pc, #384]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a5f      	ldr	r2, [pc, #380]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 800157c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001580:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001582:	f7ff fa9f 	bl	8000ac4 <HAL_GetTick>
 8001586:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001588:	e00e      	b.n	80015a8 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800158a:	f7ff fa9b 	bl	8000ac4 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d907      	bls.n	80015a8 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001598:	4b57      	ldr	r3, [pc, #348]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e2d5      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015a8:	4b53      	ldr	r3, [pc, #332]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1ea      	bne.n	800158a <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0308 	and.w	r3, r3, #8
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d05f      	beq.n	8001680 <HAL_RCC_OscConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	695b      	ldr	r3, [r3, #20]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d038      	beq.n	800163a <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d108      	bne.n	80015e2 <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 80015d0:	4b49      	ldr	r3, [pc, #292]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80015d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015d6:	4a48      	ldr	r2, [pc, #288]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80015d8:	f023 0310 	bic.w	r3, r3, #16
 80015dc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80015e0:	e007      	b.n	80015f2 <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 80015e2:	4b45      	ldr	r3, [pc, #276]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80015e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015e8:	4a43      	ldr	r2, [pc, #268]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80015ea:	f043 0310 	orr.w	r3, r3, #16
 80015ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015f2:	4b41      	ldr	r3, [pc, #260]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80015f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015f8:	4a3f      	ldr	r2, [pc, #252]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80015fa:	f043 0301 	orr.w	r3, r3, #1
 80015fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001602:	f7ff fa5f 	bl	8000ac4 <HAL_GetTick>
 8001606:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001608:	e00f      	b.n	800162a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800160a:	f7ff fa5b 	bl	8000ac4 <HAL_GetTick>
 800160e:	4602      	mov	r2, r0
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b07      	cmp	r3, #7
 8001616:	d908      	bls.n	800162a <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001618:	4b37      	ldr	r3, [pc, #220]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 800161a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e294      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800162a:	4b33      	ldr	r3, [pc, #204]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 800162c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001630:	f003 0302 	and.w	r3, r3, #2
 8001634:	2b00      	cmp	r3, #0
 8001636:	d0e8      	beq.n	800160a <HAL_RCC_OscConfig+0x44e>
 8001638:	e022      	b.n	8001680 <HAL_RCC_OscConfig+0x4c4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800163a:	4b2f      	ldr	r3, [pc, #188]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 800163c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001640:	4a2d      	ldr	r2, [pc, #180]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001642:	f023 0301 	bic.w	r3, r3, #1
 8001646:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800164a:	f7ff fa3b 	bl	8000ac4 <HAL_GetTick>
 800164e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001650:	e00f      	b.n	8001672 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001652:	f7ff fa37 	bl	8000ac4 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b07      	cmp	r3, #7
 800165e:	d908      	bls.n	8001672 <HAL_RCC_OscConfig+0x4b6>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001660:	4b25      	ldr	r3, [pc, #148]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001662:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <HAL_RCC_OscConfig+0x4b6>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e270      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001672:	4b21      	ldr	r3, [pc, #132]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001674:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001678:	f003 0302 	and.w	r3, r3, #2
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1e8      	bne.n	8001652 <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0304 	and.w	r3, r3, #4
 8001688:	2b00      	cmp	r3, #0
 800168a:	f000 8131 	beq.w	80018f0 <HAL_RCC_OscConfig+0x734>
  {
    FlagStatus       pwrclkchanged = RESET;
 800168e:	2300      	movs	r3, #0
 8001690:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001692:	4b19      	ldr	r3, [pc, #100]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 8001694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d10d      	bne.n	80016ba <HAL_RCC_OscConfig+0x4fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800169e:	4b16      	ldr	r3, [pc, #88]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80016a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a2:	4a15      	ldr	r2, [pc, #84]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80016a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016a8:	6593      	str	r3, [r2, #88]	; 0x58
 80016aa:	4b13      	ldr	r3, [pc, #76]	; (80016f8 <HAL_RCC_OscConfig+0x53c>)
 80016ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b2:	60bb      	str	r3, [r7, #8]
 80016b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016b6:	2301      	movs	r3, #1
 80016b8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016ba:	4b10      	ldr	r3, [pc, #64]	; (80016fc <HAL_RCC_OscConfig+0x540>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d122      	bne.n	800170c <HAL_RCC_OscConfig+0x550>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016c6:	4b0d      	ldr	r3, [pc, #52]	; (80016fc <HAL_RCC_OscConfig+0x540>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a0c      	ldr	r2, [pc, #48]	; (80016fc <HAL_RCC_OscConfig+0x540>)
 80016cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016d2:	f7ff f9f7 	bl	8000ac4 <HAL_GetTick>
 80016d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016d8:	e012      	b.n	8001700 <HAL_RCC_OscConfig+0x544>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016da:	f7ff f9f3 	bl	8000ac4 <HAL_GetTick>
 80016de:	4602      	mov	r2, r0
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	2b02      	cmp	r3, #2
 80016e6:	d90b      	bls.n	8001700 <HAL_RCC_OscConfig+0x544>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016e8:	4b04      	ldr	r3, [pc, #16]	; (80016fc <HAL_RCC_OscConfig+0x540>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d105      	bne.n	8001700 <HAL_RCC_OscConfig+0x544>
          {
            return HAL_TIMEOUT;
 80016f4:	2303      	movs	r3, #3
 80016f6:	e22d      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
 80016f8:	40021000 	.word	0x40021000
 80016fc:	40007000 	.word	0x40007000
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001700:	4bb8      	ldr	r3, [pc, #736]	; (80019e4 <HAL_RCC_OscConfig+0x828>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001708:	2b00      	cmp	r3, #0
 800170a:	d0e6      	beq.n	80016da <HAL_RCC_OscConfig+0x51e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	f003 0301 	and.w	r3, r3, #1
 8001714:	2b00      	cmp	r3, #0
 8001716:	d01f      	beq.n	8001758 <HAL_RCC_OscConfig+0x59c>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 0304 	and.w	r3, r3, #4
 8001720:	2b00      	cmp	r3, #0
 8001722:	d010      	beq.n	8001746 <HAL_RCC_OscConfig+0x58a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001724:	4bb0      	ldr	r3, [pc, #704]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800172a:	4aaf      	ldr	r2, [pc, #700]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800172c:	f043 0304 	orr.w	r3, r3, #4
 8001730:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001734:	4bac      	ldr	r3, [pc, #688]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800173a:	4aab      	ldr	r2, [pc, #684]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001744:	e018      	b.n	8001778 <HAL_RCC_OscConfig+0x5bc>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001746:	4ba8      	ldr	r3, [pc, #672]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800174c:	4aa6      	ldr	r2, [pc, #664]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001756:	e00f      	b.n	8001778 <HAL_RCC_OscConfig+0x5bc>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001758:	4ba3      	ldr	r3, [pc, #652]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800175a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800175e:	4aa2      	ldr	r2, [pc, #648]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001760:	f023 0301 	bic.w	r3, r3, #1
 8001764:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001768:	4b9f      	ldr	r3, [pc, #636]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800176a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800176e:	4a9e      	ldr	r2, [pc, #632]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001770:	f023 0304 	bic.w	r3, r3, #4
 8001774:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d068      	beq.n	8001852 <HAL_RCC_OscConfig+0x696>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001780:	f7ff f9a0 	bl	8000ac4 <HAL_GetTick>
 8001784:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001786:	e011      	b.n	80017ac <HAL_RCC_OscConfig+0x5f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001788:	f7ff f99c 	bl	8000ac4 <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	f241 3288 	movw	r2, #5000	; 0x1388
 8001796:	4293      	cmp	r3, r2
 8001798:	d908      	bls.n	80017ac <HAL_RCC_OscConfig+0x5f0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800179a:	4b93      	ldr	r3, [pc, #588]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800179c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017a0:	f003 0302 	and.w	r3, r3, #2
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d101      	bne.n	80017ac <HAL_RCC_OscConfig+0x5f0>
          {
            return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e1d3      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017ac:	4b8e      	ldr	r3, [pc, #568]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80017ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d0e6      	beq.n	8001788 <HAL_RCC_OscConfig+0x5cc>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d022      	beq.n	800180c <HAL_RCC_OscConfig+0x650>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80017c6:	4b88      	ldr	r3, [pc, #544]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80017c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017cc:	4a86      	ldr	r2, [pc, #536]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80017ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80017d6:	e011      	b.n	80017fc <HAL_RCC_OscConfig+0x640>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017d8:	f7ff f974 	bl	8000ac4 <HAL_GetTick>
 80017dc:	4602      	mov	r2, r0
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d908      	bls.n	80017fc <HAL_RCC_OscConfig+0x640>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80017ea:	4b7f      	ldr	r3, [pc, #508]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80017ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d101      	bne.n	80017fc <HAL_RCC_OscConfig+0x640>
            {
              return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	e1ab      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80017fc:	4b7a      	ldr	r3, [pc, #488]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80017fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001802:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0e6      	beq.n	80017d8 <HAL_RCC_OscConfig+0x61c>
 800180a:	e068      	b.n	80018de <HAL_RCC_OscConfig+0x722>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800180c:	4b76      	ldr	r3, [pc, #472]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800180e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001812:	4a75      	ldr	r2, [pc, #468]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001814:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001818:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800181c:	e011      	b.n	8001842 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800181e:	f7ff f951 	bl	8000ac4 <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	f241 3288 	movw	r2, #5000	; 0x1388
 800182c:	4293      	cmp	r3, r2
 800182e:	d908      	bls.n	8001842 <HAL_RCC_OscConfig+0x686>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001830:	4b6d      	ldr	r3, [pc, #436]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001836:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <HAL_RCC_OscConfig+0x686>
            {
              return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e188      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001842:	4b69      	ldr	r3, [pc, #420]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001844:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001848:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800184c:	2b00      	cmp	r3, #0
 800184e:	d1e6      	bne.n	800181e <HAL_RCC_OscConfig+0x662>
 8001850:	e045      	b.n	80018de <HAL_RCC_OscConfig+0x722>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001852:	f7ff f937 	bl	8000ac4 <HAL_GetTick>
 8001856:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001858:	e011      	b.n	800187e <HAL_RCC_OscConfig+0x6c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800185a:	f7ff f933 	bl	8000ac4 <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	f241 3288 	movw	r2, #5000	; 0x1388
 8001868:	4293      	cmp	r3, r2
 800186a:	d908      	bls.n	800187e <HAL_RCC_OscConfig+0x6c2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800186c:	4b5e      	ldr	r3, [pc, #376]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800186e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <HAL_RCC_OscConfig+0x6c2>
          {
            return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e16a      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800187e:	4b5a      	ldr	r3, [pc, #360]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001884:	f003 0302 	and.w	r3, r3, #2
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1e6      	bne.n	800185a <HAL_RCC_OscConfig+0x69e>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800188c:	4b56      	ldr	r3, [pc, #344]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800188e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001892:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001896:	2b00      	cmp	r3, #0
 8001898:	d021      	beq.n	80018de <HAL_RCC_OscConfig+0x722>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800189a:	4b53      	ldr	r3, [pc, #332]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800189c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018a0:	4a51      	ldr	r2, [pc, #324]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80018a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80018a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80018aa:	e011      	b.n	80018d0 <HAL_RCC_OscConfig+0x714>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ac:	f7ff f90a 	bl	8000ac4 <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d908      	bls.n	80018d0 <HAL_RCC_OscConfig+0x714>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80018be:	4b4a      	ldr	r3, [pc, #296]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80018c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <HAL_RCC_OscConfig+0x714>
            {
              return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e141      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80018d0:	4b45      	ldr	r3, [pc, #276]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80018d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d1e6      	bne.n	80018ac <HAL_RCC_OscConfig+0x6f0>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80018de:	7ffb      	ldrb	r3, [r7, #31]
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d105      	bne.n	80018f0 <HAL_RCC_OscConfig+0x734>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018e4:	4b40      	ldr	r3, [pc, #256]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80018e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e8:	4a3f      	ldr	r2, [pc, #252]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80018ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018ee:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 0320 	and.w	r3, r3, #32
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d04a      	beq.n	8001992 <HAL_RCC_OscConfig+0x7d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001900:	2b00      	cmp	r3, #0
 8001902:	d023      	beq.n	800194c <HAL_RCC_OscConfig+0x790>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001904:	4b38      	ldr	r3, [pc, #224]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001906:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800190a:	4a37      	ldr	r2, [pc, #220]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001914:	f7ff f8d6 	bl	8000ac4 <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800191a:	e00f      	b.n	800193c <HAL_RCC_OscConfig+0x780>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800191c:	f7ff f8d2 	bl	8000ac4 <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	2b02      	cmp	r3, #2
 8001928:	d908      	bls.n	800193c <HAL_RCC_OscConfig+0x780>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800192a:	4b2f      	ldr	r3, [pc, #188]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800192c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	2b00      	cmp	r3, #0
 8001936:	d101      	bne.n	800193c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8001938:	2303      	movs	r3, #3
 800193a:	e10b      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800193c:	4b2a      	ldr	r3, [pc, #168]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800193e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	2b00      	cmp	r3, #0
 8001948:	d0e8      	beq.n	800191c <HAL_RCC_OscConfig+0x760>
 800194a:	e022      	b.n	8001992 <HAL_RCC_OscConfig+0x7d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800194c:	4b26      	ldr	r3, [pc, #152]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800194e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001952:	4a25      	ldr	r2, [pc, #148]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001954:	f023 0301 	bic.w	r3, r3, #1
 8001958:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800195c:	f7ff f8b2 	bl	8000ac4 <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001962:	e00f      	b.n	8001984 <HAL_RCC_OscConfig+0x7c8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001964:	f7ff f8ae 	bl	8000ac4 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d908      	bls.n	8001984 <HAL_RCC_OscConfig+0x7c8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001972:	4b1d      	ldr	r3, [pc, #116]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001974:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001978:	f003 0302 	and.w	r3, r3, #2
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <HAL_RCC_OscConfig+0x7c8>
          {
            return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e0e7      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001984:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 8001986:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d1e8      	bne.n	8001964 <HAL_RCC_OscConfig+0x7a8>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001996:	2b00      	cmp	r3, #0
 8001998:	f000 80db 	beq.w	8001b52 <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800199c:	4b12      	ldr	r3, [pc, #72]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	f003 030c 	and.w	r3, r3, #12
 80019a4:	2b0c      	cmp	r3, #12
 80019a6:	f000 8095 	beq.w	8001ad4 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d16a      	bne.n	8001a88 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019b2:	4b0d      	ldr	r3, [pc, #52]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a0c      	ldr	r2, [pc, #48]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80019b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019be:	f7ff f881 	bl	8000ac4 <HAL_GetTick>
 80019c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019c4:	e012      	b.n	80019ec <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c6:	f7ff f87d 	bl	8000ac4 <HAL_GetTick>
 80019ca:	4602      	mov	r2, r0
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d90b      	bls.n	80019ec <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019d4:	4b04      	ldr	r3, [pc, #16]	; (80019e8 <HAL_RCC_OscConfig+0x82c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d005      	beq.n	80019ec <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e0b7      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
 80019e4:	40007000 	.word	0x40007000
 80019e8:	40021000 	.word	0x40021000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019ec:	4b5b      	ldr	r3, [pc, #364]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d1e6      	bne.n	80019c6 <HAL_RCC_OscConfig+0x80a>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019f8:	4b58      	ldr	r3, [pc, #352]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 80019fa:	68da      	ldr	r2, [r3, #12]
 80019fc:	4b58      	ldr	r3, [pc, #352]	; (8001b60 <HAL_RCC_OscConfig+0x9a4>)
 80019fe:	4013      	ands	r3, r2
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001a08:	3a01      	subs	r2, #1
 8001a0a:	0112      	lsls	r2, r2, #4
 8001a0c:	4311      	orrs	r1, r2
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a12:	0212      	lsls	r2, r2, #8
 8001a14:	4311      	orrs	r1, r2
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a1a:	0852      	lsrs	r2, r2, #1
 8001a1c:	3a01      	subs	r2, #1
 8001a1e:	0552      	lsls	r2, r2, #21
 8001a20:	4311      	orrs	r1, r2
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001a26:	0852      	lsrs	r2, r2, #1
 8001a28:	3a01      	subs	r2, #1
 8001a2a:	0652      	lsls	r2, r2, #25
 8001a2c:	4311      	orrs	r1, r2
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a32:	06d2      	lsls	r2, r2, #27
 8001a34:	430a      	orrs	r2, r1
 8001a36:	4949      	ldr	r1, [pc, #292]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a3c:	4b47      	ldr	r3, [pc, #284]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a46      	ldr	r2, [pc, #280]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001a42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a46:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a48:	4b44      	ldr	r3, [pc, #272]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	4a43      	ldr	r2, [pc, #268]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001a4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a52:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a54:	f7ff f836 	bl	8000ac4 <HAL_GetTick>
 8001a58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a5a:	e00e      	b.n	8001a7a <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a5c:	f7ff f832 	bl	8000ac4 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d907      	bls.n	8001a7a <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a6a:	4b3c      	ldr	r3, [pc, #240]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d101      	bne.n	8001a7a <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e06c      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a7a:	4b38      	ldr	r3, [pc, #224]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d0ea      	beq.n	8001a5c <HAL_RCC_OscConfig+0x8a0>
 8001a86:	e064      	b.n	8001b52 <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a88:	4b34      	ldr	r3, [pc, #208]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a33      	ldr	r2, [pc, #204]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001a8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a94:	f7ff f816 	bl	8000ac4 <HAL_GetTick>
 8001a98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a9a:	e00e      	b.n	8001aba <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a9c:	f7ff f812 	bl	8000ac4 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d907      	bls.n	8001aba <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001aaa:	4b2c      	ldr	r3, [pc, #176]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e04c      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001aba:	4b28      	ldr	r3, [pc, #160]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1ea      	bne.n	8001a9c <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001ac6:	4b25      	ldr	r3, [pc, #148]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001ac8:	68da      	ldr	r2, [r3, #12]
 8001aca:	4924      	ldr	r1, [pc, #144]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001acc:	4b25      	ldr	r3, [pc, #148]	; (8001b64 <HAL_RCC_OscConfig+0x9a8>)
 8001ace:	4013      	ands	r3, r2
 8001ad0:	60cb      	str	r3, [r1, #12]
 8001ad2:	e03e      	b.n	8001b52 <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d101      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e039      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001ae0:	4b1e      	ldr	r3, [pc, #120]	; (8001b5c <HAL_RCC_OscConfig+0x9a0>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	f003 0203 	and.w	r2, r3, #3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d12c      	bne.n	8001b4e <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001afe:	3b01      	subs	r3, #1
 8001b00:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d123      	bne.n	8001b4e <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b10:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d11b      	bne.n	8001b4e <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b20:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d113      	bne.n	8001b4e <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b30:	085b      	lsrs	r3, r3, #1
 8001b32:	3b01      	subs	r3, #1
 8001b34:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d109      	bne.n	8001b4e <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b44:	085b      	lsrs	r3, r3, #1
 8001b46:	3b01      	subs	r3, #1
 8001b48:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d001      	beq.n	8001b52 <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e000      	b.n	8001b54 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 8001b52:	2300      	movs	r3, #0
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3720      	adds	r7, #32
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	019f800c 	.word	0x019f800c
 8001b64:	feeefffc 	.word	0xfeeefffc

08001b68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d101      	bne.n	8001b80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e11c      	b.n	8001dba <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b80:	4b90      	ldr	r3, [pc, #576]	; (8001dc4 <HAL_RCC_ClockConfig+0x25c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 030f 	and.w	r3, r3, #15
 8001b88:	683a      	ldr	r2, [r7, #0]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d910      	bls.n	8001bb0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b8e:	4b8d      	ldr	r3, [pc, #564]	; (8001dc4 <HAL_RCC_ClockConfig+0x25c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f023 020f 	bic.w	r2, r3, #15
 8001b96:	498b      	ldr	r1, [pc, #556]	; (8001dc4 <HAL_RCC_ClockConfig+0x25c>)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b9e:	4b89      	ldr	r3, [pc, #548]	; (8001dc4 <HAL_RCC_ClockConfig+0x25c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 030f 	and.w	r3, r3, #15
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d001      	beq.n	8001bb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e104      	b.n	8001dba <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0302 	and.w	r3, r3, #2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d010      	beq.n	8001bde <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	689a      	ldr	r2, [r3, #8]
 8001bc0:	4b81      	ldr	r3, [pc, #516]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d908      	bls.n	8001bde <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bcc:	4b7e      	ldr	r3, [pc, #504]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	497b      	ldr	r1, [pc, #492]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	f000 8085 	beq.w	8001cf6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	2b03      	cmp	r3, #3
 8001bf2:	d11f      	bne.n	8001c34 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bf4:	4b74      	ldr	r3, [pc, #464]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d101      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e0da      	b.n	8001dba <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001c04:	f000 fa42 	bl	800208c <RCC_GetSysClockFreqFromPLLSource>
 8001c08:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	4a6f      	ldr	r2, [pc, #444]	; (8001dcc <HAL_RCC_ClockConfig+0x264>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d947      	bls.n	8001ca2 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001c12:	4b6d      	ldr	r3, [pc, #436]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d141      	bne.n	8001ca2 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c1e:	4b6a      	ldr	r3, [pc, #424]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c26:	4a68      	ldr	r2, [pc, #416]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001c28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c2c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c2e:	2380      	movs	r3, #128	; 0x80
 8001c30:	617b      	str	r3, [r7, #20]
 8001c32:	e036      	b.n	8001ca2 <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d107      	bne.n	8001c4c <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c3c:	4b62      	ldr	r3, [pc, #392]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d115      	bne.n	8001c74 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e0b6      	b.n	8001dba <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d107      	bne.n	8001c64 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c54:	4b5c      	ldr	r3, [pc, #368]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f003 0302 	and.w	r3, r3, #2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d109      	bne.n	8001c74 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e0aa      	b.n	8001dba <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c64:	4b58      	ldr	r3, [pc, #352]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d101      	bne.n	8001c74 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e0a2      	b.n	8001dba <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001c74:	f000 f8b0 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 8001c78:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	4a53      	ldr	r2, [pc, #332]	; (8001dcc <HAL_RCC_ClockConfig+0x264>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d90f      	bls.n	8001ca2 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001c82:	4b51      	ldr	r3, [pc, #324]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d109      	bne.n	8001ca2 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c8e:	4b4e      	ldr	r3, [pc, #312]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c96:	4a4c      	ldr	r2, [pc, #304]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001c98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c9c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c9e:	2380      	movs	r3, #128	; 0x80
 8001ca0:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ca2:	4b49      	ldr	r3, [pc, #292]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f023 0203 	bic.w	r2, r3, #3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	4946      	ldr	r1, [pc, #280]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001cb4:	f7fe ff06 	bl	8000ac4 <HAL_GetTick>
 8001cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cba:	e013      	b.n	8001ce4 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cbc:	f7fe ff02 	bl	8000ac4 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d90a      	bls.n	8001ce4 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cce:	4b3e      	ldr	r3, [pc, #248]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	f003 020c 	and.w	r2, r3, #12
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d001      	beq.n	8001ce4 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e06a      	b.n	8001dba <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ce4:	4b38      	ldr	r3, [pc, #224]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	f003 020c 	and.w	r2, r3, #12
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d1e2      	bne.n	8001cbc <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	2b80      	cmp	r3, #128	; 0x80
 8001cfa:	d105      	bne.n	8001d08 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001cfc:	4b32      	ldr	r3, [pc, #200]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	4a31      	ldr	r2, [pc, #196]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001d02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001d06:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0302 	and.w	r3, r3, #2
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d010      	beq.n	8001d36 <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	689a      	ldr	r2, [r3, #8]
 8001d18:	4b2b      	ldr	r3, [pc, #172]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d208      	bcs.n	8001d36 <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d24:	4b28      	ldr	r3, [pc, #160]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	4925      	ldr	r1, [pc, #148]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d36:	4b23      	ldr	r3, [pc, #140]	; (8001dc4 <HAL_RCC_ClockConfig+0x25c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 030f 	and.w	r3, r3, #15
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d210      	bcs.n	8001d66 <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d44:	4b1f      	ldr	r3, [pc, #124]	; (8001dc4 <HAL_RCC_ClockConfig+0x25c>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f023 020f 	bic.w	r2, r3, #15
 8001d4c:	491d      	ldr	r1, [pc, #116]	; (8001dc4 <HAL_RCC_ClockConfig+0x25c>)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d54:	4b1b      	ldr	r3, [pc, #108]	; (8001dc4 <HAL_RCC_ClockConfig+0x25c>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 030f 	and.w	r3, r3, #15
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d001      	beq.n	8001d66 <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e029      	b.n	8001dba <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0304 	and.w	r3, r3, #4
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d008      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d72:	4b15      	ldr	r3, [pc, #84]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	4912      	ldr	r1, [pc, #72]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001d80:	4313      	orrs	r3, r2
 8001d82:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0308 	and.w	r3, r3, #8
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d009      	beq.n	8001da4 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d90:	4b0d      	ldr	r3, [pc, #52]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	00db      	lsls	r3, r3, #3
 8001d9e:	490a      	ldr	r1, [pc, #40]	; (8001dc8 <HAL_RCC_ClockConfig+0x260>)
 8001da0:	4313      	orrs	r3, r2
 8001da2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001da4:	f000 f8b4 	bl	8001f10 <HAL_RCC_GetHCLKFreq>
 8001da8:	4603      	mov	r3, r0
 8001daa:	4a09      	ldr	r2, [pc, #36]	; (8001dd0 <HAL_RCC_ClockConfig+0x268>)
 8001dac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001dae:	4b09      	ldr	r3, [pc, #36]	; (8001dd4 <HAL_RCC_ClockConfig+0x26c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fbd8 	bl	8000568 <HAL_InitTick>
 8001db8:	4603      	mov	r3, r0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3718      	adds	r7, #24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40022000 	.word	0x40022000
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	04c4b400 	.word	0x04c4b400
 8001dd0:	2000000c 	.word	0x2000000c
 8001dd4:	20000010 	.word	0x20000010

08001dd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b089      	sub	sp, #36	; 0x24
 8001ddc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001dde:	2300      	movs	r3, #0
 8001de0:	61fb      	str	r3, [r7, #28]
 8001de2:	2300      	movs	r3, #0
 8001de4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001de6:	4b47      	ldr	r3, [pc, #284]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f003 030c 	and.w	r3, r3, #12
 8001dee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001df0:	4b44      	ldr	r3, [pc, #272]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	f003 0303 	and.w	r3, r3, #3
 8001df8:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d005      	beq.n	8001e0c <HAL_RCC_GetSysClockFreq+0x34>
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	2b0c      	cmp	r3, #12
 8001e04:	d121      	bne.n	8001e4a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d11e      	bne.n	8001e4a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001e0c:	4b3d      	ldr	r3, [pc, #244]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0308 	and.w	r3, r3, #8
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d107      	bne.n	8001e28 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e18:	4b3a      	ldr	r3, [pc, #232]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e1e:	0a1b      	lsrs	r3, r3, #8
 8001e20:	f003 030f 	and.w	r3, r3, #15
 8001e24:	61fb      	str	r3, [r7, #28]
 8001e26:	e005      	b.n	8001e34 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001e28:	4b36      	ldr	r3, [pc, #216]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	091b      	lsrs	r3, r3, #4
 8001e2e:	f003 030f 	and.w	r3, r3, #15
 8001e32:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8001e34:	4a34      	ldr	r2, [pc, #208]	; (8001f08 <HAL_RCC_GetSysClockFreq+0x130>)
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e3c:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d10d      	bne.n	8001e60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001e48:	e00a      	b.n	8001e60 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	2b04      	cmp	r3, #4
 8001e4e:	d102      	bne.n	8001e56 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e50:	4b2e      	ldr	r3, [pc, #184]	; (8001f0c <HAL_RCC_GetSysClockFreq+0x134>)
 8001e52:	61bb      	str	r3, [r7, #24]
 8001e54:	e004      	b.n	8001e60 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d101      	bne.n	8001e60 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e5c:	4b2b      	ldr	r3, [pc, #172]	; (8001f0c <HAL_RCC_GetSysClockFreq+0x134>)
 8001e5e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	2b0c      	cmp	r3, #12
 8001e64:	d146      	bne.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001e66:	4b27      	ldr	r3, [pc, #156]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	f003 0303 	and.w	r3, r3, #3
 8001e6e:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e70:	4b24      	ldr	r3, [pc, #144]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	091b      	lsrs	r3, r3, #4
 8001e76:	f003 030f 	and.w	r3, r3, #15
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d003      	beq.n	8001e8c <HAL_RCC_GetSysClockFreq+0xb4>
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	2b03      	cmp	r3, #3
 8001e88:	d00d      	beq.n	8001ea6 <HAL_RCC_GetSysClockFreq+0xce>
 8001e8a:	e019      	b.n	8001ec0 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e8c:	4a1f      	ldr	r2, [pc, #124]	; (8001f0c <HAL_RCC_GetSysClockFreq+0x134>)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e94:	4a1b      	ldr	r2, [pc, #108]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001e96:	68d2      	ldr	r2, [r2, #12]
 8001e98:	0a12      	lsrs	r2, r2, #8
 8001e9a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e9e:	fb02 f303 	mul.w	r3, r2, r3
 8001ea2:	617b      	str	r3, [r7, #20]
        break;
 8001ea4:	e019      	b.n	8001eda <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ea6:	4a19      	ldr	r2, [pc, #100]	; (8001f0c <HAL_RCC_GetSysClockFreq+0x134>)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eae:	4a15      	ldr	r2, [pc, #84]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001eb0:	68d2      	ldr	r2, [r2, #12]
 8001eb2:	0a12      	lsrs	r2, r2, #8
 8001eb4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001eb8:	fb02 f303 	mul.w	r3, r2, r3
 8001ebc:	617b      	str	r3, [r7, #20]
        break;
 8001ebe:	e00c      	b.n	8001eda <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ec0:	69fa      	ldr	r2, [r7, #28]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec8:	4a0e      	ldr	r2, [pc, #56]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001eca:	68d2      	ldr	r2, [r2, #12]
 8001ecc:	0a12      	lsrs	r2, r2, #8
 8001ece:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ed2:	fb02 f303 	mul.w	r3, r2, r3
 8001ed6:	617b      	str	r3, [r7, #20]
        break;
 8001ed8:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8001eda:	4b0a      	ldr	r3, [pc, #40]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	0e5b      	lsrs	r3, r3, #25
 8001ee0:	f003 0303 	and.w	r3, r3, #3
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001ef4:	69bb      	ldr	r3, [r7, #24]
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3724      	adds	r7, #36	; 0x24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	40021000 	.word	0x40021000
 8001f08:	08005950 	.word	0x08005950
 8001f0c:	00f42400 	.word	0x00f42400

08001f10 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8001f14:	f7ff ff60 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <HAL_RCC_GetHCLKFreq+0x20>)
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	091b      	lsrs	r3, r3, #4
 8001f20:	f003 030f 	and.w	r3, r3, #15
 8001f24:	4903      	ldr	r1, [pc, #12]	; (8001f34 <HAL_RCC_GetHCLKFreq+0x24>)
 8001f26:	5ccb      	ldrb	r3, [r1, r3]
 8001f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40021000 	.word	0x40021000
 8001f34:	08005938 	.word	0x08005938

08001f38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f3c:	f7ff ffe8 	bl	8001f10 <HAL_RCC_GetHCLKFreq>
 8001f40:	4602      	mov	r2, r0
 8001f42:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	0a1b      	lsrs	r3, r3, #8
 8001f48:	f003 0307 	and.w	r3, r3, #7
 8001f4c:	4903      	ldr	r1, [pc, #12]	; (8001f5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f4e:	5ccb      	ldrb	r3, [r1, r3]
 8001f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	08005948 	.word	0x08005948

08001f60 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	220f      	movs	r2, #15
 8001f6e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f70:	4b12      	ldr	r3, [pc, #72]	; (8001fbc <HAL_RCC_GetClockConfig+0x5c>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 0203 	and.w	r2, r3, #3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	; (8001fbc <HAL_RCC_GetClockConfig+0x5c>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001f88:	4b0c      	ldr	r3, [pc, #48]	; (8001fbc <HAL_RCC_GetClockConfig+0x5c>)
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001f94:	4b09      	ldr	r3, [pc, #36]	; (8001fbc <HAL_RCC_GetClockConfig+0x5c>)
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	08db      	lsrs	r3, r3, #3
 8001f9a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001fa2:	4b07      	ldr	r3, [pc, #28]	; (8001fc0 <HAL_RCC_GetClockConfig+0x60>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 020f 	and.w	r2, r3, #15
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	601a      	str	r2, [r3, #0]
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	40022000 	.word	0x40022000

08001fc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001fd0:	4b2c      	ldr	r3, [pc, #176]	; (8002084 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d003      	beq.n	8001fe4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001fdc:	f7ff f840 	bl	8001060 <HAL_PWREx_GetVoltageRange>
 8001fe0:	6138      	str	r0, [r7, #16]
 8001fe2:	e014      	b.n	800200e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001fe4:	4b27      	ldr	r3, [pc, #156]	; (8002084 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001fe6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe8:	4a26      	ldr	r2, [pc, #152]	; (8002084 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001fea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fee:	6593      	str	r3, [r2, #88]	; 0x58
 8001ff0:	4b24      	ldr	r3, [pc, #144]	; (8002084 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ff8:	60fb      	str	r3, [r7, #12]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001ffc:	f7ff f830 	bl	8001060 <HAL_PWREx_GetVoltageRange>
 8002000:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002002:	4b20      	ldr	r3, [pc, #128]	; (8002084 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002006:	4a1f      	ldr	r2, [pc, #124]	; (8002084 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002008:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800200c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d003      	beq.n	800201c <RCC_SetFlashLatencyFromMSIRange+0x58>
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800201a:	d10b      	bne.n	8002034 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b80      	cmp	r3, #128	; 0x80
 8002020:	d919      	bls.n	8002056 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2ba0      	cmp	r3, #160	; 0xa0
 8002026:	d902      	bls.n	800202e <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002028:	2302      	movs	r3, #2
 800202a:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 800202c:	e013      	b.n	8002056 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800202e:	2301      	movs	r3, #1
 8002030:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8002032:	e010      	b.n	8002056 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b80      	cmp	r3, #128	; 0x80
 8002038:	d902      	bls.n	8002040 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800203a:	2303      	movs	r3, #3
 800203c:	617b      	str	r3, [r7, #20]
 800203e:	e00a      	b.n	8002056 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b80      	cmp	r3, #128	; 0x80
 8002044:	d102      	bne.n	800204c <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002046:	2302      	movs	r3, #2
 8002048:	617b      	str	r3, [r7, #20]
 800204a:	e004      	b.n	8002056 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2b70      	cmp	r3, #112	; 0x70
 8002050:	d101      	bne.n	8002056 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002052:	2301      	movs	r3, #1
 8002054:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002056:	4b0c      	ldr	r3, [pc, #48]	; (8002088 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f023 020f 	bic.w	r2, r3, #15
 800205e:	490a      	ldr	r1, [pc, #40]	; (8002088 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	4313      	orrs	r3, r2
 8002064:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8002066:	4b08      	ldr	r3, [pc, #32]	; (8002088 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 030f 	and.w	r3, r3, #15
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	429a      	cmp	r2, r3
 8002072:	d001      	beq.n	8002078 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e000      	b.n	800207a <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3718      	adds	r7, #24
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40021000 	.word	0x40021000
 8002088:	40022000 	.word	0x40022000

0800208c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800208c:	b480      	push	{r7}
 800208e:	b087      	sub	sp, #28
 8002090:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002092:	4b31      	ldr	r3, [pc, #196]	; (8002158 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	f003 0303 	and.w	r3, r3, #3
 800209a:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800209c:	4b2e      	ldr	r3, [pc, #184]	; (8002158 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	091b      	lsrs	r3, r3, #4
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	3301      	adds	r3, #1
 80020a8:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2b03      	cmp	r3, #3
 80020ae:	d015      	beq.n	80020dc <RCC_GetSysClockFreqFromPLLSource+0x50>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2b03      	cmp	r3, #3
 80020b4:	d839      	bhi.n	800212a <RCC_GetSysClockFreqFromPLLSource+0x9e>
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d01c      	beq.n	80020f6 <RCC_GetSysClockFreqFromPLLSource+0x6a>
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d133      	bne.n	800212a <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020c2:	4a26      	ldr	r2, [pc, #152]	; (800215c <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ca:	4a23      	ldr	r2, [pc, #140]	; (8002158 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80020cc:	68d2      	ldr	r2, [r2, #12]
 80020ce:	0a12      	lsrs	r2, r2, #8
 80020d0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80020d4:	fb02 f303 	mul.w	r3, r2, r3
 80020d8:	613b      	str	r3, [r7, #16]
      break;
 80020da:	e029      	b.n	8002130 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020dc:	4a1f      	ldr	r2, [pc, #124]	; (800215c <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80020e4:	4a1c      	ldr	r2, [pc, #112]	; (8002158 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80020e6:	68d2      	ldr	r2, [r2, #12]
 80020e8:	0a12      	lsrs	r2, r2, #8
 80020ea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80020ee:	fb02 f303 	mul.w	r3, r2, r3
 80020f2:	613b      	str	r3, [r7, #16]
      break;
 80020f4:	e01c      	b.n	8002130 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80020f6:	4b18      	ldr	r3, [pc, #96]	; (8002158 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0308 	and.w	r3, r3, #8
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d107      	bne.n	8002112 <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002102:	4b15      	ldr	r3, [pc, #84]	; (8002158 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002104:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002108:	0a1b      	lsrs	r3, r3, #8
 800210a:	f003 030f 	and.w	r3, r3, #15
 800210e:	617b      	str	r3, [r7, #20]
 8002110:	e005      	b.n	800211e <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002112:	4b11      	ldr	r3, [pc, #68]	; (8002158 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	091b      	lsrs	r3, r3, #4
 8002118:	f003 030f 	and.w	r3, r3, #15
 800211c:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 800211e:	4a10      	ldr	r2, [pc, #64]	; (8002160 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002126:	613b      	str	r3, [r7, #16]
        break;
 8002128:	e002      	b.n	8002130 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	613b      	str	r3, [r7, #16]
      break;
 800212e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8002130:	4b09      	ldr	r3, [pc, #36]	; (8002158 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	0e5b      	lsrs	r3, r3, #25
 8002136:	f003 0303 	and.w	r3, r3, #3
 800213a:	3301      	adds	r3, #1
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	fbb2 f3f3 	udiv	r3, r2, r3
 8002148:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800214a:	683b      	ldr	r3, [r7, #0]
}
 800214c:	4618      	mov	r0, r3
 800214e:	371c      	adds	r7, #28
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	40021000 	.word	0x40021000
 800215c:	00f42400 	.word	0x00f42400
 8002160:	08005950 	.word	0x08005950

08002164 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d101      	bne.n	8002176 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e049      	b.n	800220a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800217c:	b2db      	uxtb	r3, r3
 800217e:	2b00      	cmp	r3, #0
 8002180:	d106      	bne.n	8002190 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 f841 	bl	8002212 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2202      	movs	r2, #2
 8002194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3304      	adds	r3, #4
 80021a0:	4619      	mov	r1, r3
 80021a2:	4610      	mov	r0, r2
 80021a4:	f000 f9f8 	bl	8002598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2201      	movs	r2, #1
 80021ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2201      	movs	r2, #1
 80021b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2201      	movs	r2, #1
 80021bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2201      	movs	r2, #1
 80021c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2201      	movs	r2, #1
 80021e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
	...

08002228 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002228:	b480      	push	{r7}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2b01      	cmp	r3, #1
 800223a:	d001      	beq.n	8002240 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e04f      	b.n	80022e0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2202      	movs	r2, #2
 8002244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68da      	ldr	r2, [r3, #12]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 0201 	orr.w	r2, r2, #1
 8002256:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a23      	ldr	r2, [pc, #140]	; (80022ec <HAL_TIM_Base_Start_IT+0xc4>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d01d      	beq.n	800229e <HAL_TIM_Base_Start_IT+0x76>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800226a:	d018      	beq.n	800229e <HAL_TIM_Base_Start_IT+0x76>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a1f      	ldr	r2, [pc, #124]	; (80022f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d013      	beq.n	800229e <HAL_TIM_Base_Start_IT+0x76>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a1e      	ldr	r2, [pc, #120]	; (80022f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d00e      	beq.n	800229e <HAL_TIM_Base_Start_IT+0x76>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a1c      	ldr	r2, [pc, #112]	; (80022f8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d009      	beq.n	800229e <HAL_TIM_Base_Start_IT+0x76>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a1b      	ldr	r2, [pc, #108]	; (80022fc <HAL_TIM_Base_Start_IT+0xd4>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d004      	beq.n	800229e <HAL_TIM_Base_Start_IT+0x76>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a19      	ldr	r2, [pc, #100]	; (8002300 <HAL_TIM_Base_Start_IT+0xd8>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d115      	bne.n	80022ca <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	4b17      	ldr	r3, [pc, #92]	; (8002304 <HAL_TIM_Base_Start_IT+0xdc>)
 80022a6:	4013      	ands	r3, r2
 80022a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2b06      	cmp	r3, #6
 80022ae:	d015      	beq.n	80022dc <HAL_TIM_Base_Start_IT+0xb4>
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022b6:	d011      	beq.n	80022dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f042 0201 	orr.w	r2, r2, #1
 80022c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022c8:	e008      	b.n	80022dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f042 0201 	orr.w	r2, r2, #1
 80022d8:	601a      	str	r2, [r3, #0]
 80022da:	e000      	b.n	80022de <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3714      	adds	r7, #20
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr
 80022ec:	40012c00 	.word	0x40012c00
 80022f0:	40000400 	.word	0x40000400
 80022f4:	40000800 	.word	0x40000800
 80022f8:	40000c00 	.word	0x40000c00
 80022fc:	40013400 	.word	0x40013400
 8002300:	40014000 	.word	0x40014000
 8002304:	00010007 	.word	0x00010007

08002308 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	2b02      	cmp	r3, #2
 800231c:	d122      	bne.n	8002364 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	f003 0302 	and.w	r3, r3, #2
 8002328:	2b02      	cmp	r3, #2
 800232a:	d11b      	bne.n	8002364 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f06f 0202 	mvn.w	r2, #2
 8002334:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d003      	beq.n	8002352 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 f905 	bl	800255a <HAL_TIM_IC_CaptureCallback>
 8002350:	e005      	b.n	800235e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f000 f8f7 	bl	8002546 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f000 f908 	bl	800256e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	f003 0304 	and.w	r3, r3, #4
 800236e:	2b04      	cmp	r3, #4
 8002370:	d122      	bne.n	80023b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	f003 0304 	and.w	r3, r3, #4
 800237c:	2b04      	cmp	r3, #4
 800237e:	d11b      	bne.n	80023b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f06f 0204 	mvn.w	r2, #4
 8002388:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2202      	movs	r2, #2
 800238e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 f8db 	bl	800255a <HAL_TIM_IC_CaptureCallback>
 80023a4:	e005      	b.n	80023b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f000 f8cd 	bl	8002546 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f000 f8de 	bl	800256e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b08      	cmp	r3, #8
 80023c4:	d122      	bne.n	800240c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	f003 0308 	and.w	r3, r3, #8
 80023d0:	2b08      	cmp	r3, #8
 80023d2:	d11b      	bne.n	800240c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f06f 0208 	mvn.w	r2, #8
 80023dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2204      	movs	r2, #4
 80023e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 f8b1 	bl	800255a <HAL_TIM_IC_CaptureCallback>
 80023f8:	e005      	b.n	8002406 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 f8a3 	bl	8002546 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 f8b4 	bl	800256e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	f003 0310 	and.w	r3, r3, #16
 8002416:	2b10      	cmp	r3, #16
 8002418:	d122      	bne.n	8002460 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	f003 0310 	and.w	r3, r3, #16
 8002424:	2b10      	cmp	r3, #16
 8002426:	d11b      	bne.n	8002460 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f06f 0210 	mvn.w	r2, #16
 8002430:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2208      	movs	r2, #8
 8002436:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002442:	2b00      	cmp	r3, #0
 8002444:	d003      	beq.n	800244e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f887 	bl	800255a <HAL_TIM_IC_CaptureCallback>
 800244c:	e005      	b.n	800245a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f000 f879 	bl	8002546 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f000 f88a 	bl	800256e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	691b      	ldr	r3, [r3, #16]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b01      	cmp	r3, #1
 800246c:	d10e      	bne.n	800248c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b01      	cmp	r3, #1
 800247a:	d107      	bne.n	800248c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f06f 0201 	mvn.w	r2, #1
 8002484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f7fe f82e 	bl	80004e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002496:	2b80      	cmp	r3, #128	; 0x80
 8002498:	d10e      	bne.n	80024b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024a4:	2b80      	cmp	r3, #128	; 0x80
 80024a6:	d107      	bne.n	80024b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80024b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 f914 	bl	80026e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	691b      	ldr	r3, [r3, #16]
 80024be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024c6:	d10e      	bne.n	80024e6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024d2:	2b80      	cmp	r3, #128	; 0x80
 80024d4:	d107      	bne.n	80024e6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80024de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 f907 	bl	80026f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024f0:	2b40      	cmp	r3, #64	; 0x40
 80024f2:	d10e      	bne.n	8002512 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024fe:	2b40      	cmp	r3, #64	; 0x40
 8002500:	d107      	bne.n	8002512 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800250a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f000 f838 	bl	8002582 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	f003 0320 	and.w	r3, r3, #32
 800251c:	2b20      	cmp	r3, #32
 800251e:	d10e      	bne.n	800253e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	f003 0320 	and.w	r3, r3, #32
 800252a:	2b20      	cmp	r3, #32
 800252c:	d107      	bne.n	800253e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f06f 0220 	mvn.w	r2, #32
 8002536:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f000 f8c7 	bl	80026cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800253e:	bf00      	nop
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002546:	b480      	push	{r7}
 8002548:	b083      	sub	sp, #12
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr

0800255a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr

0800256e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800256e:	b480      	push	{r7}
 8002570:	b083      	sub	sp, #12
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr

08002582 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002582:	b480      	push	{r7}
 8002584:	b083      	sub	sp, #12
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800258a:	bf00      	nop
 800258c:	370c      	adds	r7, #12
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
	...

08002598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002598:	b480      	push	{r7}
 800259a:	b085      	sub	sp, #20
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a40      	ldr	r2, [pc, #256]	; (80026ac <TIM_Base_SetConfig+0x114>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d013      	beq.n	80025d8 <TIM_Base_SetConfig+0x40>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025b6:	d00f      	beq.n	80025d8 <TIM_Base_SetConfig+0x40>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	4a3d      	ldr	r2, [pc, #244]	; (80026b0 <TIM_Base_SetConfig+0x118>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d00b      	beq.n	80025d8 <TIM_Base_SetConfig+0x40>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a3c      	ldr	r2, [pc, #240]	; (80026b4 <TIM_Base_SetConfig+0x11c>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d007      	beq.n	80025d8 <TIM_Base_SetConfig+0x40>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a3b      	ldr	r2, [pc, #236]	; (80026b8 <TIM_Base_SetConfig+0x120>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d003      	beq.n	80025d8 <TIM_Base_SetConfig+0x40>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a3a      	ldr	r2, [pc, #232]	; (80026bc <TIM_Base_SetConfig+0x124>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d108      	bne.n	80025ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a2f      	ldr	r2, [pc, #188]	; (80026ac <TIM_Base_SetConfig+0x114>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d01f      	beq.n	8002632 <TIM_Base_SetConfig+0x9a>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025f8:	d01b      	beq.n	8002632 <TIM_Base_SetConfig+0x9a>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a2c      	ldr	r2, [pc, #176]	; (80026b0 <TIM_Base_SetConfig+0x118>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d017      	beq.n	8002632 <TIM_Base_SetConfig+0x9a>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a2b      	ldr	r2, [pc, #172]	; (80026b4 <TIM_Base_SetConfig+0x11c>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d013      	beq.n	8002632 <TIM_Base_SetConfig+0x9a>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a2a      	ldr	r2, [pc, #168]	; (80026b8 <TIM_Base_SetConfig+0x120>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d00f      	beq.n	8002632 <TIM_Base_SetConfig+0x9a>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a29      	ldr	r2, [pc, #164]	; (80026bc <TIM_Base_SetConfig+0x124>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d00b      	beq.n	8002632 <TIM_Base_SetConfig+0x9a>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a28      	ldr	r2, [pc, #160]	; (80026c0 <TIM_Base_SetConfig+0x128>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d007      	beq.n	8002632 <TIM_Base_SetConfig+0x9a>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a27      	ldr	r2, [pc, #156]	; (80026c4 <TIM_Base_SetConfig+0x12c>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d003      	beq.n	8002632 <TIM_Base_SetConfig+0x9a>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a26      	ldr	r2, [pc, #152]	; (80026c8 <TIM_Base_SetConfig+0x130>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d108      	bne.n	8002644 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002638:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	4313      	orrs	r3, r2
 8002642:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	695b      	ldr	r3, [r3, #20]
 800264e:	4313      	orrs	r3, r2
 8002650:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68fa      	ldr	r2, [r7, #12]
 8002656:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a10      	ldr	r2, [pc, #64]	; (80026ac <TIM_Base_SetConfig+0x114>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d00f      	beq.n	8002690 <TIM_Base_SetConfig+0xf8>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a12      	ldr	r2, [pc, #72]	; (80026bc <TIM_Base_SetConfig+0x124>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d00b      	beq.n	8002690 <TIM_Base_SetConfig+0xf8>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a11      	ldr	r2, [pc, #68]	; (80026c0 <TIM_Base_SetConfig+0x128>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d007      	beq.n	8002690 <TIM_Base_SetConfig+0xf8>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a10      	ldr	r2, [pc, #64]	; (80026c4 <TIM_Base_SetConfig+0x12c>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d003      	beq.n	8002690 <TIM_Base_SetConfig+0xf8>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a0f      	ldr	r2, [pc, #60]	; (80026c8 <TIM_Base_SetConfig+0x130>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d103      	bne.n	8002698 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	691a      	ldr	r2, [r3, #16]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	615a      	str	r2, [r3, #20]
}
 800269e:	bf00      	nop
 80026a0:	3714      	adds	r7, #20
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	40012c00 	.word	0x40012c00
 80026b0:	40000400 	.word	0x40000400
 80026b4:	40000800 	.word	0x40000800
 80026b8:	40000c00 	.word	0x40000c00
 80026bc:	40013400 	.word	0x40013400
 80026c0:	40014000 	.word	0x40014000
 80026c4:	40014400 	.word	0x40014400
 80026c8:	40014800 	.word	0x40014800

080026cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <__NVIC_SetPriority>:
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	6039      	str	r1, [r7, #0]
 8002712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002718:	2b00      	cmp	r3, #0
 800271a:	db0a      	blt.n	8002732 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	b2da      	uxtb	r2, r3
 8002720:	490c      	ldr	r1, [pc, #48]	; (8002754 <__NVIC_SetPriority+0x4c>)
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	0152      	lsls	r2, r2, #5
 8002728:	b2d2      	uxtb	r2, r2
 800272a:	440b      	add	r3, r1
 800272c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002730:	e00a      	b.n	8002748 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	b2da      	uxtb	r2, r3
 8002736:	4908      	ldr	r1, [pc, #32]	; (8002758 <__NVIC_SetPriority+0x50>)
 8002738:	79fb      	ldrb	r3, [r7, #7]
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	3b04      	subs	r3, #4
 8002740:	0152      	lsls	r2, r2, #5
 8002742:	b2d2      	uxtb	r2, r2
 8002744:	440b      	add	r3, r1
 8002746:	761a      	strb	r2, [r3, #24]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	e000e100 	.word	0xe000e100
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002760:	4b05      	ldr	r3, [pc, #20]	; (8002778 <SysTick_Handler+0x1c>)
 8002762:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002764:	f001 ffc4 	bl	80046f0 <xTaskGetSchedulerState>
 8002768:	4603      	mov	r3, r0
 800276a:	2b01      	cmp	r3, #1
 800276c:	d001      	beq.n	8002772 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800276e:	f000 fc09 	bl	8002f84 <xPortSysTickHandler>
  }
}
 8002772:	bf00      	nop
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	e000e010 	.word	0xe000e010

0800277c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002780:	2100      	movs	r1, #0
 8002782:	f06f 0004 	mvn.w	r0, #4
 8002786:	f7ff ffbf 	bl	8002708 <__NVIC_SetPriority>
#endif
}
 800278a:	bf00      	nop
 800278c:	bd80      	pop	{r7, pc}
	...

08002790 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002796:	f3ef 8305 	mrs	r3, IPSR
 800279a:	603b      	str	r3, [r7, #0]
  return(result);
 800279c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d003      	beq.n	80027aa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80027a2:	f06f 0305 	mvn.w	r3, #5
 80027a6:	607b      	str	r3, [r7, #4]
 80027a8:	e00c      	b.n	80027c4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80027aa:	4b0a      	ldr	r3, [pc, #40]	; (80027d4 <osKernelInitialize+0x44>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d105      	bne.n	80027be <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80027b2:	4b08      	ldr	r3, [pc, #32]	; (80027d4 <osKernelInitialize+0x44>)
 80027b4:	2201      	movs	r2, #1
 80027b6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80027b8:	2300      	movs	r3, #0
 80027ba:	607b      	str	r3, [r7, #4]
 80027bc:	e002      	b.n	80027c4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80027be:	f04f 33ff 	mov.w	r3, #4294967295
 80027c2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80027c4:	687b      	ldr	r3, [r7, #4]
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	200000a4 	.word	0x200000a4

080027d8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80027de:	f3ef 8305 	mrs	r3, IPSR
 80027e2:	603b      	str	r3, [r7, #0]
  return(result);
 80027e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80027ea:	f06f 0305 	mvn.w	r3, #5
 80027ee:	607b      	str	r3, [r7, #4]
 80027f0:	e010      	b.n	8002814 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80027f2:	4b0b      	ldr	r3, [pc, #44]	; (8002820 <osKernelStart+0x48>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d109      	bne.n	800280e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80027fa:	f7ff ffbf 	bl	800277c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80027fe:	4b08      	ldr	r3, [pc, #32]	; (8002820 <osKernelStart+0x48>)
 8002800:	2202      	movs	r2, #2
 8002802:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002804:	f001 fbb4 	bl	8003f70 <vTaskStartScheduler>
      stat = osOK;
 8002808:	2300      	movs	r3, #0
 800280a:	607b      	str	r3, [r7, #4]
 800280c:	e002      	b.n	8002814 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800280e:	f04f 33ff 	mov.w	r3, #4294967295
 8002812:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002814:	687b      	ldr	r3, [r7, #4]
}
 8002816:	4618      	mov	r0, r3
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	200000a4 	.word	0x200000a4

08002824 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800282a:	f3ef 8305 	mrs	r3, IPSR
 800282e:	603b      	str	r3, [r7, #0]
  return(result);
 8002830:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8002836:	f001 fc97 	bl	8004168 <xTaskGetTickCountFromISR>
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	e002      	b.n	8002844 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800283e:	f001 fc83 	bl	8004148 <xTaskGetTickCount>
 8002842:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8002844:	687b      	ldr	r3, [r7, #4]
}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 800284e:	b580      	push	{r7, lr}
 8002850:	b086      	sub	sp, #24
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800285a:	f3ef 8305 	mrs	r3, IPSR
 800285e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002860:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002862:	2b00      	cmp	r3, #0
 8002864:	d003      	beq.n	800286e <osThreadSuspend+0x20>
    stat = osErrorISR;
 8002866:	f06f 0305 	mvn.w	r3, #5
 800286a:	617b      	str	r3, [r7, #20]
 800286c:	e00b      	b.n	8002886 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d103      	bne.n	800287c <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8002874:	f06f 0303 	mvn.w	r3, #3
 8002878:	617b      	str	r3, [r7, #20]
 800287a:	e004      	b.n	8002886 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 800287c:	2300      	movs	r3, #0
 800287e:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8002880:	6938      	ldr	r0, [r7, #16]
 8002882:	f001 fa9f 	bl	8003dc4 <vTaskSuspend>
  }

  return (stat);
 8002886:	697b      	ldr	r3, [r7, #20]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800289c:	f3ef 8305 	mrs	r3, IPSR
 80028a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80028a2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d003      	beq.n	80028b0 <osThreadResume+0x20>
    stat = osErrorISR;
 80028a8:	f06f 0305 	mvn.w	r3, #5
 80028ac:	617b      	str	r3, [r7, #20]
 80028ae:	e00b      	b.n	80028c8 <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d103      	bne.n	80028be <osThreadResume+0x2e>
    stat = osErrorParameter;
 80028b6:	f06f 0303 	mvn.w	r3, #3
 80028ba:	617b      	str	r3, [r7, #20]
 80028bc:	e004      	b.n	80028c8 <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 80028be:	2300      	movs	r3, #0
 80028c0:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 80028c2:	6938      	ldr	r0, [r7, #16]
 80028c4:	f001 fb0c 	bl	8003ee0 <vTaskResume>
  }

  return (stat);
 80028c8:	697b      	ldr	r3, [r7, #20]
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3718      	adds	r7, #24
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b084      	sub	sp, #16
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80028da:	f3ef 8305 	mrs	r3, IPSR
 80028de:	60bb      	str	r3, [r7, #8]
  return(result);
 80028e0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <osDelay+0x1c>
    stat = osErrorISR;
 80028e6:	f06f 0305 	mvn.w	r3, #5
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	e007      	b.n	80028fe <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80028ee:	2300      	movs	r3, #0
 80028f0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d002      	beq.n	80028fe <osDelay+0x2c>
      vTaskDelay(ticks);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f001 fa3f 	bl	8003d7c <vTaskDelay>
    }
  }

  return (stat);
 80028fe:	68fb      	ldr	r3, [r7, #12]
}
 8002900:	4618      	mov	r0, r3
 8002902:	3710      	adds	r7, #16
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	4a07      	ldr	r2, [pc, #28]	; (8002934 <vApplicationGetIdleTaskMemory+0x2c>)
 8002918:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	4a06      	ldr	r2, [pc, #24]	; (8002938 <vApplicationGetIdleTaskMemory+0x30>)
 800291e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002926:	601a      	str	r2, [r3, #0]
}
 8002928:	bf00      	nop
 800292a:	3714      	adds	r7, #20
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	200000a8 	.word	0x200000a8
 8002938:	20000104 	.word	0x20000104

0800293c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	4a07      	ldr	r2, [pc, #28]	; (8002968 <vApplicationGetTimerTaskMemory+0x2c>)
 800294c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	4a06      	ldr	r2, [pc, #24]	; (800296c <vApplicationGetTimerTaskMemory+0x30>)
 8002952:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800295a:	601a      	str	r2, [r3, #0]
}
 800295c:	bf00      	nop
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	20000904 	.word	0x20000904
 800296c:	20000960 	.word	0x20000960

08002970 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b086      	sub	sp, #24
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002978:	2300      	movs	r3, #0
 800297a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800297c:	f001 fb4e 	bl	800401c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002980:	4b4f      	ldr	r3, [pc, #316]	; (8002ac0 <pvPortMalloc+0x150>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d101      	bne.n	800298c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002988:	f000 f8f8 	bl	8002b7c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800298c:	4b4d      	ldr	r3, [pc, #308]	; (8002ac4 <pvPortMalloc+0x154>)
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4013      	ands	r3, r2
 8002994:	2b00      	cmp	r3, #0
 8002996:	f040 8083 	bne.w	8002aa0 <pvPortMalloc+0x130>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d015      	beq.n	80029cc <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 80029a0:	2208      	movs	r2, #8
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4413      	add	r3, r2
 80029a6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f003 0307 	and.w	r3, r3, #7
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00c      	beq.n	80029cc <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f023 0307 	bic.w	r3, r3, #7
 80029b8:	3308      	adds	r3, #8
 80029ba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f003 0307 	and.w	r3, r3, #7
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d002      	beq.n	80029cc <pvPortMalloc+0x5c>
 80029c6:	f000 fbe7 	bl	8003198 <ulSetInterruptMask>
 80029ca:	e7fe      	b.n	80029ca <pvPortMalloc+0x5a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d066      	beq.n	8002aa0 <pvPortMalloc+0x130>
 80029d2:	4b3d      	ldr	r3, [pc, #244]	; (8002ac8 <pvPortMalloc+0x158>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d861      	bhi.n	8002aa0 <pvPortMalloc+0x130>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80029dc:	4b3b      	ldr	r3, [pc, #236]	; (8002acc <pvPortMalloc+0x15c>)
 80029de:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80029e0:	4b3a      	ldr	r3, [pc, #232]	; (8002acc <pvPortMalloc+0x15c>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80029e6:	e004      	b.n	80029f2 <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d903      	bls.n	8002a04 <pvPortMalloc+0x94>
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1f1      	bne.n	80029e8 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002a04:	4b2e      	ldr	r3, [pc, #184]	; (8002ac0 <pvPortMalloc+0x150>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d048      	beq.n	8002aa0 <pvPortMalloc+0x130>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2208      	movs	r2, #8
 8002a14:	4413      	add	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	1ad2      	subs	r2, r2, r3
 8002a28:	2308      	movs	r3, #8
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d917      	bls.n	8002a60 <pvPortMalloc+0xf0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002a30:	697a      	ldr	r2, [r7, #20]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4413      	add	r3, r2
 8002a36:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	f003 0307 	and.w	r3, r3, #7
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d002      	beq.n	8002a48 <pvPortMalloc+0xd8>
 8002a42:	f000 fba9 	bl	8003198 <ulSetInterruptMask>
 8002a46:	e7fe      	b.n	8002a46 <pvPortMalloc+0xd6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	1ad2      	subs	r2, r2, r3
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002a5a:	68b8      	ldr	r0, [r7, #8]
 8002a5c:	f000 f8f0 	bl	8002c40 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002a60:	4b19      	ldr	r3, [pc, #100]	; (8002ac8 <pvPortMalloc+0x158>)
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	4a17      	ldr	r2, [pc, #92]	; (8002ac8 <pvPortMalloc+0x158>)
 8002a6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002a6e:	4b16      	ldr	r3, [pc, #88]	; (8002ac8 <pvPortMalloc+0x158>)
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	4b17      	ldr	r3, [pc, #92]	; (8002ad0 <pvPortMalloc+0x160>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d203      	bcs.n	8002a82 <pvPortMalloc+0x112>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002a7a:	4b13      	ldr	r3, [pc, #76]	; (8002ac8 <pvPortMalloc+0x158>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a14      	ldr	r2, [pc, #80]	; (8002ad0 <pvPortMalloc+0x160>)
 8002a80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	685a      	ldr	r2, [r3, #4]
 8002a86:	4b0f      	ldr	r3, [pc, #60]	; (8002ac4 <pvPortMalloc+0x154>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	2200      	movs	r2, #0
 8002a94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8002a96:	4b0f      	ldr	r3, [pc, #60]	; (8002ad4 <pvPortMalloc+0x164>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	4a0d      	ldr	r2, [pc, #52]	; (8002ad4 <pvPortMalloc+0x164>)
 8002a9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002aa0:	f001 faca 	bl	8004038 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d002      	beq.n	8002ab4 <pvPortMalloc+0x144>
 8002aae:	f000 fb73 	bl	8003198 <ulSetInterruptMask>
 8002ab2:	e7fe      	b.n	8002ab2 <pvPortMalloc+0x142>
	return pvReturn;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3718      	adds	r7, #24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	20003920 	.word	0x20003920
 8002ac4:	20003934 	.word	0x20003934
 8002ac8:	20003924 	.word	0x20003924
 8002acc:	20003918 	.word	0x20003918
 8002ad0:	20003928 	.word	0x20003928
 8002ad4:	2000392c 	.word	0x2000392c

08002ad8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d03d      	beq.n	8002b66 <vPortFree+0x8e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002aea:	2308      	movs	r3, #8
 8002aec:	425b      	negs	r3, r3
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	4413      	add	r3, r2
 8002af2:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	4b1c      	ldr	r3, [pc, #112]	; (8002b70 <vPortFree+0x98>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4013      	ands	r3, r2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d102      	bne.n	8002b0c <vPortFree+0x34>
 8002b06:	f000 fb47 	bl	8003198 <ulSetInterruptMask>
 8002b0a:	e7fe      	b.n	8002b0a <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d002      	beq.n	8002b1a <vPortFree+0x42>
 8002b14:	f000 fb40 	bl	8003198 <ulSetInterruptMask>
 8002b18:	e7fe      	b.n	8002b18 <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	4b14      	ldr	r3, [pc, #80]	; (8002b70 <vPortFree+0x98>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4013      	ands	r3, r2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d01e      	beq.n	8002b66 <vPortFree+0x8e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d11a      	bne.n	8002b66 <vPortFree+0x8e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	4b0e      	ldr	r3, [pc, #56]	; (8002b70 <vPortFree+0x98>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	43db      	mvns	r3, r3
 8002b3a:	401a      	ands	r2, r3
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002b40:	f001 fa6c 	bl	800401c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	685a      	ldr	r2, [r3, #4]
 8002b48:	4b0a      	ldr	r3, [pc, #40]	; (8002b74 <vPortFree+0x9c>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	4a09      	ldr	r2, [pc, #36]	; (8002b74 <vPortFree+0x9c>)
 8002b50:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002b52:	68b8      	ldr	r0, [r7, #8]
 8002b54:	f000 f874 	bl	8002c40 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002b58:	4b07      	ldr	r3, [pc, #28]	; (8002b78 <vPortFree+0xa0>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	4a06      	ldr	r2, [pc, #24]	; (8002b78 <vPortFree+0xa0>)
 8002b60:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002b62:	f001 fa69 	bl	8004038 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002b66:	bf00      	nop
 8002b68:	3710      	adds	r7, #16
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	20003934 	.word	0x20003934
 8002b74:	20003924 	.word	0x20003924
 8002b78:	20003930 	.word	0x20003930

08002b7c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002b82:	f641 73b8 	movw	r3, #8120	; 0x1fb8
 8002b86:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002b88:	4b27      	ldr	r3, [pc, #156]	; (8002c28 <prvHeapInit+0xac>)
 8002b8a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f003 0307 	and.w	r3, r3, #7
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00c      	beq.n	8002bb0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	3307      	adds	r3, #7
 8002b9a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f023 0307 	bic.w	r3, r3, #7
 8002ba2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002ba4:	68ba      	ldr	r2, [r7, #8]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	4a1f      	ldr	r2, [pc, #124]	; (8002c28 <prvHeapInit+0xac>)
 8002bac:	4413      	add	r3, r2
 8002bae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002bb4:	4a1d      	ldr	r2, [pc, #116]	; (8002c2c <prvHeapInit+0xb0>)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002bba:	4b1c      	ldr	r3, [pc, #112]	; (8002c2c <prvHeapInit+0xb0>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	68ba      	ldr	r2, [r7, #8]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002bc8:	2208      	movs	r2, #8
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	1a9b      	subs	r3, r3, r2
 8002bce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f023 0307 	bic.w	r3, r3, #7
 8002bd6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	4a15      	ldr	r2, [pc, #84]	; (8002c30 <prvHeapInit+0xb4>)
 8002bdc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002bde:	4b14      	ldr	r3, [pc, #80]	; (8002c30 <prvHeapInit+0xb4>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2200      	movs	r2, #0
 8002be4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002be6:	4b12      	ldr	r3, [pc, #72]	; (8002c30 <prvHeapInit+0xb4>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	1ad2      	subs	r2, r2, r3
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002bfc:	4b0c      	ldr	r3, [pc, #48]	; (8002c30 <prvHeapInit+0xb4>)
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	4a0a      	ldr	r2, [pc, #40]	; (8002c34 <prvHeapInit+0xb8>)
 8002c0a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	4a09      	ldr	r2, [pc, #36]	; (8002c38 <prvHeapInit+0xbc>)
 8002c12:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002c14:	4b09      	ldr	r3, [pc, #36]	; (8002c3c <prvHeapInit+0xc0>)
 8002c16:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002c1a:	601a      	str	r2, [r3, #0]
}
 8002c1c:	bf00      	nop
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr
 8002c28:	20001960 	.word	0x20001960
 8002c2c:	20003918 	.word	0x20003918
 8002c30:	20003920 	.word	0x20003920
 8002c34:	20003928 	.word	0x20003928
 8002c38:	20003924 	.word	0x20003924
 8002c3c:	20003934 	.word	0x20003934

08002c40 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002c48:	4b28      	ldr	r3, [pc, #160]	; (8002cec <prvInsertBlockIntoFreeList+0xac>)
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	e002      	b.n	8002c54 <prvInsertBlockIntoFreeList+0x14>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d8f7      	bhi.n	8002c4e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	4413      	add	r3, r2
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d108      	bne.n	8002c82 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	441a      	add	r2, r3
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	68ba      	ldr	r2, [r7, #8]
 8002c8c:	441a      	add	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d118      	bne.n	8002cc8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	4b15      	ldr	r3, [pc, #84]	; (8002cf0 <prvInsertBlockIntoFreeList+0xb0>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d00d      	beq.n	8002cbe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	441a      	add	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	e008      	b.n	8002cd0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002cbe:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <prvInsertBlockIntoFreeList+0xb0>)
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	e003      	b.n	8002cd0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002cd0:	68fa      	ldr	r2, [r7, #12]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d002      	beq.n	8002cde <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002cde:	bf00      	nop
 8002ce0:	3714      	adds	r7, #20
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	20003918 	.word	0x20003918
 8002cf0:	20003920 	.word	0x20003920

08002cf4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f103 0208 	add.w	r2, r3, #8
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f04f 32ff 	mov.w	r2, #4294967295
 8002d0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f103 0208 	add.w	r2, r3, #8
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f103 0208 	add.w	r2, r3, #8
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr

08002d4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b085      	sub	sp, #20
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
 8002d56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	68fa      	ldr	r2, [r7, #12]
 8002d62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	689a      	ldr	r2, [r3, #8]
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	683a      	ldr	r2, [r7, #0]
 8002d72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	1c5a      	adds	r2, r3, #1
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	601a      	str	r2, [r3, #0]
}
 8002d8a:	bf00      	nop
 8002d8c:	3714      	adds	r7, #20
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d96:	b480      	push	{r7}
 8002d98:	b085      	sub	sp, #20
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
 8002d9e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dac:	d103      	bne.n	8002db6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	60fb      	str	r3, [r7, #12]
 8002db4:	e00c      	b.n	8002dd0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	3308      	adds	r3, #8
 8002dba:	60fb      	str	r3, [r7, #12]
 8002dbc:	e002      	b.n	8002dc4 <vListInsert+0x2e>
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d2f6      	bcs.n	8002dbe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	683a      	ldr	r2, [r7, #0]
 8002dde:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	68fa      	ldr	r2, [r7, #12]
 8002de4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	683a      	ldr	r2, [r7, #0]
 8002dea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	1c5a      	adds	r2, r3, #1
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	601a      	str	r2, [r3, #0]
}
 8002dfc:	bf00      	nop
 8002dfe:	3714      	adds	r7, #20
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	6892      	ldr	r2, [r2, #8]
 8002e1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	6852      	ldr	r2, [r2, #4]
 8002e28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d103      	bne.n	8002e3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	1e5a      	subs	r2, r3, #1
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <vPortSetupTimerInterrupt>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__(( weak )) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002e60:	4b0b      	ldr	r3, [pc, #44]	; (8002e90 <vPortSetupTimerInterrupt+0x34>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002e66:	4b0b      	ldr	r3, [pc, #44]	; (8002e94 <vPortSetupTimerInterrupt+0x38>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002e6c:	4b0a      	ldr	r3, [pc, #40]	; (8002e98 <vPortSetupTimerInterrupt+0x3c>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a0a      	ldr	r2, [pc, #40]	; (8002e9c <vPortSetupTimerInterrupt+0x40>)
 8002e72:	fba2 2303 	umull	r2, r3, r2, r3
 8002e76:	099b      	lsrs	r3, r3, #6
 8002e78:	4a09      	ldr	r2, [pc, #36]	; (8002ea0 <vPortSetupTimerInterrupt+0x44>)
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8002e7e:	4b04      	ldr	r3, [pc, #16]	; (8002e90 <vPortSetupTimerInterrupt+0x34>)
 8002e80:	2207      	movs	r2, #7
 8002e82:	601a      	str	r2, [r3, #0]
}
 8002e84:	bf00      	nop
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	e000e010 	.word	0xe000e010
 8002e94:	e000e018 	.word	0xe000e018
 8002e98:	2000000c 	.word	0x2000000c
 8002e9c:	10624dd3 	.word	0x10624dd3
 8002ea0:	e000e014 	.word	0xe000e014

08002ea4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	607b      	str	r3, [r7, #4]
	/* A function that implements a task must not exit or attempt to return to
	 * its caller as there is nothing to return to. If a task wants to exit it
	 * should instead call vTaskDelete( NULL ). Artificially force an assert()
	 * to be triggered if configASSERT() is defined, then stop here so
	 * application writers can catch the error. */
	configASSERT( ulCriticalNesting == ~0UL );
 8002eae:	4b09      	ldr	r3, [pc, #36]	; (8002ed4 <prvTaskExitError+0x30>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb6:	d002      	beq.n	8002ebe <prvTaskExitError+0x1a>
 8002eb8:	f000 f96e 	bl	8003198 <ulSetInterruptMask>
 8002ebc:	e7fe      	b.n	8002ebc <prvTaskExitError+0x18>
	portDISABLE_INTERRUPTS();
 8002ebe:	f000 f96b 	bl	8003198 <ulSetInterruptMask>

	while( ulDummy == 0 )
 8002ec2:	bf00      	nop
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d0fc      	beq.n	8002ec4 <prvTaskExitError+0x20>
		 * warnings about code appearing after this function is called - making
		 * ulDummy volatile makes the compiler think the function could return
		 * and therefore not output an 'unreachable code' warning for code that
		 * appears after it. */
	}
}
 8002eca:	bf00      	nop
 8002ecc:	bf00      	nop
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	20000018 	.word	0x20000018

08002ed8 <prvSetupFPU>:
#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

#if( configENABLE_FPU == 1 )
	static void prvSetupFPU( void ) /* PRIVILEGED_FUNCTION */
	{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
		#endif /* configENABLE_TRUSTZONE */

		/* CP10 = 11 ==> Full access to FPU i.e. both privileged and
		 * unprivileged code should be able to access FPU. CP11 should be
		 * programmed to the same value as CP10. */
		*( portCPACR ) |=	(	( portCPACR_CP10_VALUE << portCPACR_CP10_POS ) |
 8002edc:	4b08      	ldr	r3, [pc, #32]	; (8002f00 <prvSetupFPU+0x28>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a07      	ldr	r2, [pc, #28]	; (8002f00 <prvSetupFPU+0x28>)
 8002ee2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ee6:	6013      	str	r3, [r2, #0]
							);

		/* ASPEN = 1 ==> Hardware should automatically preserve floating point
		 * context on exception entry and restore on exception return.
		 * LSPEN = 1 ==> Enable lazy context save of FP state. */
		*( portFPCCR ) |= ( portFPCCR_ASPEN_MASK | portFPCCR_LSPEN_MASK );
 8002ee8:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <prvSetupFPU+0x2c>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a05      	ldr	r2, [pc, #20]	; (8002f04 <prvSetupFPU+0x2c>)
 8002eee:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002ef2:	6013      	str	r3, [r2, #0]
	}
 8002ef4:	bf00      	nop
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	e000ed88 	.word	0xe000ed88
 8002f04:	e000ef34 	.word	0xe000ef34

08002f08 <vPortYield>:
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002f0c:	4b06      	ldr	r3, [pc, #24]	; (8002f28 <vPortYield+0x20>)
 8002f0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f12:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8002f14:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8002f18:	f3bf 8f6f 	isb	sy
}
 8002f1c:	bf00      	nop
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	e000ed04 	.word	0xe000ed04

08002f2c <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8002f30:	f000 f932 	bl	8003198 <ulSetInterruptMask>
	ulCriticalNesting++;
 8002f34:	4b05      	ldr	r3, [pc, #20]	; (8002f4c <vPortEnterCritical+0x20>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	3301      	adds	r3, #1
 8002f3a:	4a04      	ldr	r2, [pc, #16]	; (8002f4c <vPortEnterCritical+0x20>)
 8002f3c:	6013      	str	r3, [r2, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8002f3e:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8002f42:	f3bf 8f6f 	isb	sy
}
 8002f46:	bf00      	nop
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	20000018 	.word	0x20000018

08002f50 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
	configASSERT( ulCriticalNesting );
 8002f54:	4b0a      	ldr	r3, [pc, #40]	; (8002f80 <vPortExitCritical+0x30>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d102      	bne.n	8002f62 <vPortExitCritical+0x12>
 8002f5c:	f000 f91c 	bl	8003198 <ulSetInterruptMask>
 8002f60:	e7fe      	b.n	8002f60 <vPortExitCritical+0x10>
	ulCriticalNesting--;
 8002f62:	4b07      	ldr	r3, [pc, #28]	; (8002f80 <vPortExitCritical+0x30>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	4a05      	ldr	r2, [pc, #20]	; (8002f80 <vPortExitCritical+0x30>)
 8002f6a:	6013      	str	r3, [r2, #0]

	if( ulCriticalNesting == 0 )
 8002f6c:	4b04      	ldr	r3, [pc, #16]	; (8002f80 <vPortExitCritical+0x30>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d102      	bne.n	8002f7a <vPortExitCritical+0x2a>
	{
		portENABLE_INTERRUPTS();
 8002f74:	2000      	movs	r0, #0
 8002f76:	f000 f91c 	bl	80031b2 <vClearInterruptMask>
	}
}
 8002f7a:	bf00      	nop
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	20000018 	.word	0x20000018

08002f84 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8002f8a:	f000 f905 	bl	8003198 <ulSetInterruptMask>
 8002f8e:	6078      	str	r0, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002f90:	f001 f8fc 	bl	800418c <xTaskIncrementTick>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d003      	beq.n	8002fa2 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002f9a:	4b05      	ldr	r3, [pc, #20]	; (8002fb0 <xPortSysTickHandler+0x2c>)
 8002f9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fa0:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 f905 	bl	80031b2 <vClearInterruptMask>
}
 8002fa8:	bf00      	nop
 8002faa:	3708      	adds	r7, #8
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	e000ed04 	.word	0xe000ed04

08002fb4 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t *pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
#endif /* configENABLE_TRUSTZONE */
uint8_t ucSVCNumber;

	/* Register are stored on the stack in the following order - R0, R1, R2, R3,
	 * R12, LR, PC, xPSR. */
	ulPC = pulCallerStackAddress[ 6 ];
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	60fb      	str	r3, [r7, #12]
	ucSVCNumber = ( ( uint8_t *) ulPC )[ -2 ];
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	3b02      	subs	r3, #2
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	72fb      	strb	r3, [r7, #11]

	switch( ucSVCNumber )
 8002fca:	7afb      	ldrb	r3, [r7, #11]
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d104      	bne.n	8002fda <vPortSVCHandler_C+0x26>
			#endif /* configENABLE_TRUSTZONE */

			#if( configENABLE_FPU == 1 )
			{
				/* Setup the Floating Point Unit (FPU). */
				prvSetupFPU();
 8002fd0:	f7ff ff82 	bl	8002ed8 <prvSetupFPU>
			}
			#endif /* configENABLE_FPU */

			/* Setup the context of the first task so that the first task starts
			 * executing. */
			vRestoreContextOfFirstTask();
 8002fd4:	f000 f8b4 	bl	8003140 <vRestoreContextOfFirstTask>
		}
		break;
 8002fd8:	e002      	b.n	8002fe0 <vPortSVCHandler_C+0x2c>
		#endif /* configENABLE_MPU */

		default:
		{
			/* Incorrect SVC call. */
			configASSERT( pdFALSE );
 8002fda:	f000 f8dd 	bl	8003198 <ulSetInterruptMask>
 8002fde:	e7fe      	b.n	8002fde <vPortSVCHandler_C+0x2a>
		}
	}
}
 8002fe0:	bf00      	nop
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <pxPortInitialiseStack>:
#if( configENABLE_MPU == 1 )
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters, BaseType_t xRunPrivileged ) /* PRIVILEGED_FUNCTION */
#else
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters ) /* PRIVILEGED_FUNCTION */
#endif /* configENABLE_MPU */
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b085      	sub	sp, #20
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
 8002ff4:	603b      	str	r3, [r7, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#else /* portPRELOAD_REGISTERS */
	{
		pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	3b04      	subs	r3, #4
 8002ffa:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_XPSR;							/* xPSR */
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003002:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	3b04      	subs	r3, #4
 8003008:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxCode;						/* PC */
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	3b04      	subs	r3, #4
 8003014:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003016:	4a38      	ldr	r2, [pc, #224]	; (80030f8 <pxPortInitialiseStack+0x110>)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	3b04      	subs	r3, #4
 8003020:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x12121212UL;				/* R12 */
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f04f 3212 	mov.w	r2, #303174162	; 0x12121212
 8003028:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	3b04      	subs	r3, #4
 800302e:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x03030303UL;				/* R3 */
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f04f 3203 	mov.w	r2, #50529027	; 0x3030303
 8003036:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	3b04      	subs	r3, #4
 800303c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x02020202UL;				/* R2 */
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
 8003044:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	3b04      	subs	r3, #4
 800304a:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x01010101UL;				/* R1 */
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
 8003052:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	3b04      	subs	r3, #4
 8003058:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pvParameters;				/* R0 */
 800305a:	683a      	ldr	r2, [r7, #0]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	3b04      	subs	r3, #4
 8003064:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x11111111UL;				/* R11 */
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f04f 3211 	mov.w	r2, #286331153	; 0x11111111
 800306c:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	3b04      	subs	r3, #4
 8003072:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x10101010UL;				/* R10 */
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f04f 3210 	mov.w	r2, #269488144	; 0x10101010
 800307a:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	3b04      	subs	r3, #4
 8003080:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x09090909UL;				/* R09 */
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f04f 3209 	mov.w	r2, #151587081	; 0x9090909
 8003088:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	3b04      	subs	r3, #4
 800308e:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x08080808UL;				/* R08 */
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f04f 3208 	mov.w	r2, #134744072	; 0x8080808
 8003096:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	3b04      	subs	r3, #4
 800309c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x07070707UL;				/* R07 */
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f04f 3207 	mov.w	r2, #117901063	; 0x7070707
 80030a4:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	3b04      	subs	r3, #4
 80030aa:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x06060606UL;				/* R06 */
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f04f 3206 	mov.w	r2, #101058054	; 0x6060606
 80030b2:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	3b04      	subs	r3, #4
 80030b8:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x05050505UL;				/* R05 */
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f04f 3205 	mov.w	r2, #84215045	; 0x5050505
 80030c0:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	3b04      	subs	r3, #4
 80030c6:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x04040404UL;				/* R04 */
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f04f 3204 	mov.w	r2, #67372036	; 0x4040404
 80030ce:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	3b04      	subs	r3, #4
 80030d4:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_EXC_RETURN;						/* EXC_RETURN */
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f06f 0243 	mvn.w	r2, #67	; 0x43
 80030dc:	601a      	str	r2, [r3, #0]
				*pxTopOfStack = portINITIAL_CONTROL_UNPRIVILEGED;	/* Slot used to hold this task's CONTROL value. */
			}
		}
		#endif /* configENABLE_MPU */

		pxTopOfStack--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	3b04      	subs	r3, #4
 80030e2:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxEndOfStack;	/* Slot used to hold this task's PSPLIM value. */
 80030e4:	68ba      	ldr	r2, [r7, #8]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	601a      	str	r2, [r3, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#endif /* portPRELOAD_REGISTERS */

	return pxTopOfStack;
 80030ea:	68fb      	ldr	r3, [r7, #12]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3714      	adds	r7, #20
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	08002ea5 	.word	0x08002ea5

080030fc <xPortStartScheduler>:
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003100:	4b0c      	ldr	r3, [pc, #48]	; (8003134 <xPortStartScheduler+0x38>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a0b      	ldr	r2, [pc, #44]	; (8003134 <xPortStartScheduler+0x38>)
 8003106:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800310a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800310c:	4b09      	ldr	r3, [pc, #36]	; (8003134 <xPortStartScheduler+0x38>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a08      	ldr	r2, [pc, #32]	; (8003134 <xPortStartScheduler+0x38>)
 8003112:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003116:	6013      	str	r3, [r2, #0]
	}
	#endif /* configENABLE_MPU */

	/* Start the timer that generates the tick ISR. Interrupts are disabled
	 * here already. */
	vPortSetupTimerInterrupt();
 8003118:	f7ff fea0 	bl	8002e5c <vPortSetupTimerInterrupt>

	/* Initialize the critical nesting count ready for the first task. */
	ulCriticalNesting = 0;
 800311c:	4b06      	ldr	r3, [pc, #24]	; (8003138 <xPortStartScheduler+0x3c>)
 800311e:	2200      	movs	r2, #0
 8003120:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vStartFirstTask();
 8003122:	f000 f825 	bl	8003170 <vStartFirstTask>
	 * exit error function to prevent compiler warnings about a static function
	 * not being called in the case that the application writer overrides this
	 * functionality by defining configTASK_RETURN_ADDRESS. Call
	 * vTaskSwitchContext() so link time optimization does not remove the
	 * symbol. */
	vTaskSwitchContext();
 8003126:	f001 f8bf 	bl	80042a8 <vTaskSwitchContext>
	prvTaskExitError();
 800312a:	f7ff febb 	bl	8002ea4 <prvTaskExitError>

	/* Should not get here. */
	return 0;
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	bd80      	pop	{r7, pc}
 8003134:	e000ed20 	.word	0xe000ed20
 8003138:	20000018 	.word	0x20000018
 800313c:	00000000 	.word	0x00000000

08003140 <vRestoreContextOfFirstTask>:
 * header files. */
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8003140:	4a07      	ldr	r2, [pc, #28]	; (8003160 <pxCurrentTCBConst2>)
 8003142:	6811      	ldr	r1, [r2, #0]
 8003144:	6808      	ldr	r0, [r1, #0]
 8003146:	c806      	ldmia	r0!, {r1, r2}
 8003148:	f381 880b 	msr	PSPLIM, r1
 800314c:	2102      	movs	r1, #2
 800314e:	f381 8814 	msr	CONTROL, r1
 8003152:	3020      	adds	r0, #32
 8003154:	f380 8809 	msr	PSP, r0
 8003158:	f3bf 8f6f 	isb	sy
 800315c:	4710      	bx	r2
 800315e:	bf00      	nop

08003160 <pxCurrentTCBConst2>:
 8003160:	20003938 	.word	0x20003938
	"xMAIR0Const2: .word 0xe000edc0						\n"
	"xRNRConst2: .word 0xe000ed98						\n"
	"xRBARConst2: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	);
}
 8003164:	bf00      	nop
 8003166:	bf00      	nop
	...

08003170 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8003170:	4807      	ldr	r0, [pc, #28]	; (8003190 <xVTORConst>)
 8003172:	6800      	ldr	r0, [r0, #0]
 8003174:	6800      	ldr	r0, [r0, #0]
 8003176:	f380 8808 	msr	MSP, r0
 800317a:	b662      	cpsie	i
 800317c:	b661      	cpsie	f
 800317e:	f3bf 8f4f 	dsb	sy
 8003182:	f3bf 8f6f 	isb	sy
 8003186:	df02      	svc	2
 8003188:	bf00      	nop
 800318a:	bf00      	nop
 800318c:	f3af 8000 	nop.w

08003190 <xVTORConst>:
 8003190:	e000ed08 	.word	0xe000ed08
	"													\n"
	"   .align 4										\n"
	"xVTORConst: .word 0xe000ed08						\n"
	:: "i" ( portSVC_START_SCHEDULER ) : "memory"
	);
}
 8003194:	bf00      	nop
 8003196:	bf00      	nop

08003198 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8003198:	f3ef 8011 	mrs	r0, BASEPRI
 800319c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
 80031a0:	f381 8811 	msr	BASEPRI, r1
 80031a4:	f3bf 8f4f 	dsb	sy
 80031a8:	f3bf 8f6f 	isb	sy
 80031ac:	4770      	bx	lr
	"	dsb												\n"
	"	isb												\n"
	"	bx lr											\n" /* Return. */
	:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80031ae:	bf00      	nop
 80031b0:	4618      	mov	r0, r3

080031b2 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 80031b2:	f380 8811 	msr	BASEPRI, r0
 80031b6:	f3bf 8f4f 	dsb	sy
 80031ba:	f3bf 8f6f 	isb	sy
 80031be:	4770      	bx	lr
	"	dsb												\n"
	"	isb												\n"
	"	bx lr											\n" /* Return. */
	::: "memory"
	);
}
 80031c0:	bf00      	nop
	...

080031d0 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 80031d0:	f3ef 8009 	mrs	r0, PSP
 80031d4:	f01e 0f10 	tst.w	lr, #16
 80031d8:	bf08      	it	eq
 80031da:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80031de:	f3ef 820b 	mrs	r2, PSPLIM
 80031e2:	4673      	mov	r3, lr
 80031e4:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80031e8:	4a11      	ldr	r2, [pc, #68]	; (8003230 <pxCurrentTCBConst>)
 80031ea:	6811      	ldr	r1, [r2, #0]
 80031ec:	6008      	str	r0, [r1, #0]
 80031ee:	f04f 00a0 	mov.w	r0, #160	; 0xa0
 80031f2:	f380 8811 	msr	BASEPRI, r0
 80031f6:	f3bf 8f4f 	dsb	sy
 80031fa:	f3bf 8f6f 	isb	sy
 80031fe:	f001 f853 	bl	80042a8 <vTaskSwitchContext>
 8003202:	f04f 0000 	mov.w	r0, #0
 8003206:	f380 8811 	msr	BASEPRI, r0
 800320a:	4a09      	ldr	r2, [pc, #36]	; (8003230 <pxCurrentTCBConst>)
 800320c:	6811      	ldr	r1, [r2, #0]
 800320e:	6808      	ldr	r0, [r1, #0]
 8003210:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8003214:	f013 0f10 	tst.w	r3, #16
 8003218:	bf08      	it	eq
 800321a:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800321e:	f382 880b 	msr	PSPLIM, r2
 8003222:	f380 8809 	msr	PSP, r0
 8003226:	4718      	bx	r3
 8003228:	f3af 8000 	nop.w
 800322c:	f3af 8000 	nop.w

08003230 <pxCurrentTCBConst>:
 8003230:	20003938 	.word	0x20003938
	"xRNRConst: .word 0xe000ed98						\n"
	"xRBARConst: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	:: "i"( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);
}
 8003234:	bf00      	nop
 8003236:	bf00      	nop
	...

08003240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8003240:	f01e 0f04 	tst.w	lr, #4
 8003244:	bf0c      	ite	eq
 8003246:	f3ef 8008 	mrseq	r0, MSP
 800324a:	f3ef 8009 	mrsne	r0, PSP
 800324e:	4904      	ldr	r1, [pc, #16]	; (8003260 <svchandler_address_const>)
 8003250:	4708      	bx	r1
 8003252:	bf00      	nop
 8003254:	f3af 8000 	nop.w
 8003258:	f3af 8000 	nop.w
 800325c:	f3af 8000 	nop.w

08003260 <svchandler_address_const>:
 8003260:	08002fb5 	.word	0x08002fb5
	"	bx r1											\n"
	"													\n"
	"	.align 4										\n"
	"svchandler_address_const: .word vPortSVCHandler_C	\n"
	);
}
 8003264:	bf00      	nop
 8003266:	bf00      	nop

08003268 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d102      	bne.n	8003282 <xQueueGenericReset+0x1a>
 800327c:	f7ff ff8c 	bl	8003198 <ulSetInterruptMask>
 8003280:	e7fe      	b.n	8003280 <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
 8003282:	f7ff fe53 	bl	8002f2c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800328e:	68f9      	ldr	r1, [r7, #12]
 8003290:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003292:	fb01 f303 	mul.w	r3, r1, r3
 8003296:	441a      	add	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032b2:	3b01      	subs	r3, #1
 80032b4:	68f9      	ldr	r1, [r7, #12]
 80032b6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80032b8:	fb01 f303 	mul.w	r3, r1, r3
 80032bc:	441a      	add	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	22ff      	movs	r2, #255	; 0xff
 80032c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	22ff      	movs	r2, #255	; 0xff
 80032ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d109      	bne.n	80032ec <xQueueGenericReset+0x84>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	691b      	ldr	r3, [r3, #16]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d00f      	beq.n	8003300 <xQueueGenericReset+0x98>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	3310      	adds	r3, #16
 80032e4:	4618      	mov	r0, r3
 80032e6:	f001 f873 	bl	80043d0 <xTaskRemoveFromEventList>
 80032ea:	e009      	b.n	8003300 <xQueueGenericReset+0x98>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	3310      	adds	r3, #16
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7ff fcff 	bl	8002cf4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	3324      	adds	r3, #36	; 0x24
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7ff fcfa 	bl	8002cf4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003300:	f7ff fe26 	bl	8002f50 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003304:	2301      	movs	r3, #1
}
 8003306:	4618      	mov	r0, r3
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800330e:	b580      	push	{r7, lr}
 8003310:	b088      	sub	sp, #32
 8003312:	af02      	add	r7, sp, #8
 8003314:	60f8      	str	r0, [r7, #12]
 8003316:	60b9      	str	r1, [r7, #8]
 8003318:	607a      	str	r2, [r7, #4]
 800331a:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d102      	bne.n	8003328 <xQueueGenericCreateStatic+0x1a>
 8003322:	f7ff ff39 	bl	8003198 <ulSetInterruptMask>
 8003326:	e7fe      	b.n	8003326 <xQueueGenericCreateStatic+0x18>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d102      	bne.n	8003334 <xQueueGenericCreateStatic+0x26>
 800332e:	f7ff ff33 	bl	8003198 <ulSetInterruptMask>
 8003332:	e7fe      	b.n	8003332 <xQueueGenericCreateStatic+0x24>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d002      	beq.n	8003340 <xQueueGenericCreateStatic+0x32>
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d001      	beq.n	8003344 <xQueueGenericCreateStatic+0x36>
 8003340:	2301      	movs	r3, #1
 8003342:	e000      	b.n	8003346 <xQueueGenericCreateStatic+0x38>
 8003344:	2300      	movs	r3, #0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d102      	bne.n	8003350 <xQueueGenericCreateStatic+0x42>
 800334a:	f7ff ff25 	bl	8003198 <ulSetInterruptMask>
 800334e:	e7fe      	b.n	800334e <xQueueGenericCreateStatic+0x40>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d102      	bne.n	800335c <xQueueGenericCreateStatic+0x4e>
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d101      	bne.n	8003360 <xQueueGenericCreateStatic+0x52>
 800335c:	2301      	movs	r3, #1
 800335e:	e000      	b.n	8003362 <xQueueGenericCreateStatic+0x54>
 8003360:	2300      	movs	r3, #0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d102      	bne.n	800336c <xQueueGenericCreateStatic+0x5e>
 8003366:	f7ff ff17 	bl	8003198 <ulSetInterruptMask>
 800336a:	e7fe      	b.n	800336a <xQueueGenericCreateStatic+0x5c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800336c:	2350      	movs	r3, #80	; 0x50
 800336e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	2b50      	cmp	r3, #80	; 0x50
 8003374:	d002      	beq.n	800337c <xQueueGenericCreateStatic+0x6e>
 8003376:	f7ff ff0f 	bl	8003198 <ulSetInterruptMask>
 800337a:	e7fe      	b.n	800337a <xQueueGenericCreateStatic+0x6c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800337c:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d00d      	beq.n	80033a4 <xQueueGenericCreateStatic+0x96>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003390:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	9300      	str	r3, [sp, #0]
 8003398:	4613      	mov	r3, r2
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	68b9      	ldr	r1, [r7, #8]
 800339e:	68f8      	ldr	r0, [r7, #12]
 80033a0:	f000 f805 	bl	80033ae <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80033a4:	697b      	ldr	r3, [r7, #20]
	}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3718      	adds	r7, #24
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}

080033ae <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80033ae:	b580      	push	{r7, lr}
 80033b0:	b084      	sub	sp, #16
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	60f8      	str	r0, [r7, #12]
 80033b6:	60b9      	str	r1, [r7, #8]
 80033b8:	607a      	str	r2, [r7, #4]
 80033ba:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d103      	bne.n	80033ca <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	601a      	str	r2, [r3, #0]
 80033c8:	e002      	b.n	80033d0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80033dc:	2101      	movs	r1, #1
 80033de:	69b8      	ldr	r0, [r7, #24]
 80033e0:	f7ff ff42 	bl	8003268 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	78fa      	ldrb	r2, [r7, #3]
 80033e8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80033ec:	bf00      	nop
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b08a      	sub	sp, #40	; 0x28
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
 8003400:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003402:	2300      	movs	r3, #0
 8003404:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d102      	bne.n	8003416 <xQueueGenericSend+0x22>
 8003410:	f7ff fec2 	bl	8003198 <ulSetInterruptMask>
 8003414:	e7fe      	b.n	8003414 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d103      	bne.n	8003424 <xQueueGenericSend+0x30>
 800341c:	6a3b      	ldr	r3, [r7, #32]
 800341e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003420:	2b00      	cmp	r3, #0
 8003422:	d101      	bne.n	8003428 <xQueueGenericSend+0x34>
 8003424:	2301      	movs	r3, #1
 8003426:	e000      	b.n	800342a <xQueueGenericSend+0x36>
 8003428:	2300      	movs	r3, #0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d102      	bne.n	8003434 <xQueueGenericSend+0x40>
 800342e:	f7ff feb3 	bl	8003198 <ulSetInterruptMask>
 8003432:	e7fe      	b.n	8003432 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	2b02      	cmp	r3, #2
 8003438:	d103      	bne.n	8003442 <xQueueGenericSend+0x4e>
 800343a:	6a3b      	ldr	r3, [r7, #32]
 800343c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800343e:	2b01      	cmp	r3, #1
 8003440:	d101      	bne.n	8003446 <xQueueGenericSend+0x52>
 8003442:	2301      	movs	r3, #1
 8003444:	e000      	b.n	8003448 <xQueueGenericSend+0x54>
 8003446:	2300      	movs	r3, #0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d102      	bne.n	8003452 <xQueueGenericSend+0x5e>
 800344c:	f7ff fea4 	bl	8003198 <ulSetInterruptMask>
 8003450:	e7fe      	b.n	8003450 <xQueueGenericSend+0x5c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003452:	f001 f94d 	bl	80046f0 <xTaskGetSchedulerState>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d102      	bne.n	8003462 <xQueueGenericSend+0x6e>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <xQueueGenericSend+0x72>
 8003462:	2301      	movs	r3, #1
 8003464:	e000      	b.n	8003468 <xQueueGenericSend+0x74>
 8003466:	2300      	movs	r3, #0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d102      	bne.n	8003472 <xQueueGenericSend+0x7e>
 800346c:	f7ff fe94 	bl	8003198 <ulSetInterruptMask>
 8003470:	e7fe      	b.n	8003470 <xQueueGenericSend+0x7c>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003472:	f7ff fd5b 	bl	8002f2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003476:	6a3b      	ldr	r3, [r7, #32]
 8003478:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800347a:	6a3b      	ldr	r3, [r7, #32]
 800347c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800347e:	429a      	cmp	r2, r3
 8003480:	d302      	bcc.n	8003488 <xQueueGenericSend+0x94>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b02      	cmp	r3, #2
 8003486:	d112      	bne.n	80034ae <xQueueGenericSend+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003488:	683a      	ldr	r2, [r7, #0]
 800348a:	68b9      	ldr	r1, [r7, #8]
 800348c:	6a38      	ldr	r0, [r7, #32]
 800348e:	f000 f993 	bl	80037b8 <prvCopyDataToQueue>
 8003492:	61f8      	str	r0, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003494:	6a3b      	ldr	r3, [r7, #32]
 8003496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003498:	2b00      	cmp	r3, #0
 800349a:	d004      	beq.n	80034a6 <xQueueGenericSend+0xb2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800349c:	6a3b      	ldr	r3, [r7, #32]
 800349e:	3324      	adds	r3, #36	; 0x24
 80034a0:	4618      	mov	r0, r3
 80034a2:	f000 ff95 	bl	80043d0 <xTaskRemoveFromEventList>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80034a6:	f7ff fd53 	bl	8002f50 <vPortExitCritical>
				return pdPASS;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e05c      	b.n	8003568 <xQueueGenericSend+0x174>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d103      	bne.n	80034bc <xQueueGenericSend+0xc8>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80034b4:	f7ff fd4c 	bl	8002f50 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80034b8:	2300      	movs	r3, #0
 80034ba:	e055      	b.n	8003568 <xQueueGenericSend+0x174>
				}
				else if( xEntryTimeSet == pdFALSE )
 80034bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d106      	bne.n	80034d0 <xQueueGenericSend+0xdc>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80034c2:	f107 0314 	add.w	r3, r7, #20
 80034c6:	4618      	mov	r0, r3
 80034c8:	f000 ffde 	bl	8004488 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80034cc:	2301      	movs	r3, #1
 80034ce:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80034d0:	f7ff fd3e 	bl	8002f50 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80034d4:	f000 fda2 	bl	800401c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80034d8:	f7ff fd28 	bl	8002f2c <vPortEnterCritical>
 80034dc:	6a3b      	ldr	r3, [r7, #32]
 80034de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034e2:	b25b      	sxtb	r3, r3
 80034e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e8:	d103      	bne.n	80034f2 <xQueueGenericSend+0xfe>
 80034ea:	6a3b      	ldr	r3, [r7, #32]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034f2:	6a3b      	ldr	r3, [r7, #32]
 80034f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80034f8:	b25b      	sxtb	r3, r3
 80034fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034fe:	d103      	bne.n	8003508 <xQueueGenericSend+0x114>
 8003500:	6a3b      	ldr	r3, [r7, #32]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003508:	f7ff fd22 	bl	8002f50 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800350c:	1d3a      	adds	r2, r7, #4
 800350e:	f107 0314 	add.w	r3, r7, #20
 8003512:	4611      	mov	r1, r2
 8003514:	4618      	mov	r0, r3
 8003516:	f000 ffcd 	bl	80044b4 <xTaskCheckForTimeOut>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d11d      	bne.n	800355c <xQueueGenericSend+0x168>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003520:	6a38      	ldr	r0, [r7, #32]
 8003522:	f000 fa41 	bl	80039a8 <prvIsQueueFull>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d011      	beq.n	8003550 <xQueueGenericSend+0x15c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800352c:	6a3b      	ldr	r3, [r7, #32]
 800352e:	3310      	adds	r3, #16
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	4611      	mov	r1, r2
 8003534:	4618      	mov	r0, r3
 8003536:	f000 ff0b 	bl	8004350 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800353a:	6a38      	ldr	r0, [r7, #32]
 800353c:	f000 f9cc 	bl	80038d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003540:	f000 fd7a 	bl	8004038 <xTaskResumeAll>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d193      	bne.n	8003472 <xQueueGenericSend+0x7e>
				{
					portYIELD_WITHIN_API();
 800354a:	f7ff fcdd 	bl	8002f08 <vPortYield>
 800354e:	e790      	b.n	8003472 <xQueueGenericSend+0x7e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003550:	6a38      	ldr	r0, [r7, #32]
 8003552:	f000 f9c1 	bl	80038d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003556:	f000 fd6f 	bl	8004038 <xTaskResumeAll>
 800355a:	e78a      	b.n	8003472 <xQueueGenericSend+0x7e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800355c:	6a38      	ldr	r0, [r7, #32]
 800355e:	f000 f9bb 	bl	80038d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003562:	f000 fd69 	bl	8004038 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003566:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003568:	4618      	mov	r0, r3
 800356a:	3728      	adds	r7, #40	; 0x28
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b08a      	sub	sp, #40	; 0x28
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
 800357c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8003582:	6a3b      	ldr	r3, [r7, #32]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d102      	bne.n	800358e <xQueueGenericSendFromISR+0x1e>
 8003588:	f7ff fe06 	bl	8003198 <ulSetInterruptMask>
 800358c:	e7fe      	b.n	800358c <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d103      	bne.n	800359c <xQueueGenericSendFromISR+0x2c>
 8003594:	6a3b      	ldr	r3, [r7, #32]
 8003596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003598:	2b00      	cmp	r3, #0
 800359a:	d101      	bne.n	80035a0 <xQueueGenericSendFromISR+0x30>
 800359c:	2301      	movs	r3, #1
 800359e:	e000      	b.n	80035a2 <xQueueGenericSendFromISR+0x32>
 80035a0:	2300      	movs	r3, #0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d102      	bne.n	80035ac <xQueueGenericSendFromISR+0x3c>
 80035a6:	f7ff fdf7 	bl	8003198 <ulSetInterruptMask>
 80035aa:	e7fe      	b.n	80035aa <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d103      	bne.n	80035ba <xQueueGenericSendFromISR+0x4a>
 80035b2:	6a3b      	ldr	r3, [r7, #32]
 80035b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d101      	bne.n	80035be <xQueueGenericSendFromISR+0x4e>
 80035ba:	2301      	movs	r3, #1
 80035bc:	e000      	b.n	80035c0 <xQueueGenericSendFromISR+0x50>
 80035be:	2300      	movs	r3, #0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d102      	bne.n	80035ca <xQueueGenericSendFromISR+0x5a>
 80035c4:	f7ff fde8 	bl	8003198 <ulSetInterruptMask>
 80035c8:	e7fe      	b.n	80035c8 <xQueueGenericSendFromISR+0x58>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80035ca:	f7ff fde5 	bl	8003198 <ulSetInterruptMask>
 80035ce:	61f8      	str	r0, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80035d0:	6a3b      	ldr	r3, [r7, #32]
 80035d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035d4:	6a3b      	ldr	r3, [r7, #32]
 80035d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035d8:	429a      	cmp	r2, r3
 80035da:	d302      	bcc.n	80035e2 <xQueueGenericSendFromISR+0x72>
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d12d      	bne.n	800363e <xQueueGenericSendFromISR+0xce>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80035e2:	6a3b      	ldr	r3, [r7, #32]
 80035e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035e8:	76fb      	strb	r3, [r7, #27]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80035ea:	6a3b      	ldr	r3, [r7, #32]
 80035ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ee:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80035f0:	683a      	ldr	r2, [r7, #0]
 80035f2:	68b9      	ldr	r1, [r7, #8]
 80035f4:	6a38      	ldr	r0, [r7, #32]
 80035f6:	f000 f8df 	bl	80037b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80035fa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80035fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003602:	d112      	bne.n	800362a <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003604:	6a3b      	ldr	r3, [r7, #32]
 8003606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003608:	2b00      	cmp	r3, #0
 800360a:	d015      	beq.n	8003638 <xQueueGenericSendFromISR+0xc8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800360c:	6a3b      	ldr	r3, [r7, #32]
 800360e:	3324      	adds	r3, #36	; 0x24
 8003610:	4618      	mov	r0, r3
 8003612:	f000 fedd 	bl	80043d0 <xTaskRemoveFromEventList>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00d      	beq.n	8003638 <xQueueGenericSendFromISR+0xc8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00a      	beq.n	8003638 <xQueueGenericSendFromISR+0xc8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	e006      	b.n	8003638 <xQueueGenericSendFromISR+0xc8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800362a:	7efb      	ldrb	r3, [r7, #27]
 800362c:	3301      	adds	r3, #1
 800362e:	b2db      	uxtb	r3, r3
 8003630:	b25a      	sxtb	r2, r3
 8003632:	6a3b      	ldr	r3, [r7, #32]
 8003634:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003638:	2301      	movs	r3, #1
 800363a:	627b      	str	r3, [r7, #36]	; 0x24
		{
 800363c:	e001      	b.n	8003642 <xQueueGenericSendFromISR+0xd2>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800363e:	2300      	movs	r3, #0
 8003640:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8003642:	69f8      	ldr	r0, [r7, #28]
 8003644:	f7ff fdb5 	bl	80031b2 <vClearInterruptMask>

	return xReturn;
 8003648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800364a:	4618      	mov	r0, r3
 800364c:	3728      	adds	r7, #40	; 0x28
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b08a      	sub	sp, #40	; 0x28
 8003656:	af00      	add	r7, sp, #0
 8003658:	60f8      	str	r0, [r7, #12]
 800365a:	60b9      	str	r1, [r7, #8]
 800365c:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800365e:	2300      	movs	r3, #0
 8003660:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003666:	6a3b      	ldr	r3, [r7, #32]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d102      	bne.n	8003672 <xQueueReceive+0x20>
 800366c:	f7ff fd94 	bl	8003198 <ulSetInterruptMask>
 8003670:	e7fe      	b.n	8003670 <xQueueReceive+0x1e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d103      	bne.n	8003680 <xQueueReceive+0x2e>
 8003678:	6a3b      	ldr	r3, [r7, #32]
 800367a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367c:	2b00      	cmp	r3, #0
 800367e:	d101      	bne.n	8003684 <xQueueReceive+0x32>
 8003680:	2301      	movs	r3, #1
 8003682:	e000      	b.n	8003686 <xQueueReceive+0x34>
 8003684:	2300      	movs	r3, #0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d102      	bne.n	8003690 <xQueueReceive+0x3e>
 800368a:	f7ff fd85 	bl	8003198 <ulSetInterruptMask>
 800368e:	e7fe      	b.n	800368e <xQueueReceive+0x3c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003690:	f001 f82e 	bl	80046f0 <xTaskGetSchedulerState>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d102      	bne.n	80036a0 <xQueueReceive+0x4e>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d101      	bne.n	80036a4 <xQueueReceive+0x52>
 80036a0:	2301      	movs	r3, #1
 80036a2:	e000      	b.n	80036a6 <xQueueReceive+0x54>
 80036a4:	2300      	movs	r3, #0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d102      	bne.n	80036b0 <xQueueReceive+0x5e>
 80036aa:	f7ff fd75 	bl	8003198 <ulSetInterruptMask>
 80036ae:	e7fe      	b.n	80036ae <xQueueReceive+0x5c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80036b0:	f7ff fc3c 	bl	8002f2c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80036b4:	6a3b      	ldr	r3, [r7, #32]
 80036b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b8:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d014      	beq.n	80036ea <xQueueReceive+0x98>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80036c0:	68b9      	ldr	r1, [r7, #8]
 80036c2:	6a38      	ldr	r0, [r7, #32]
 80036c4:	f000 f8e2 	bl	800388c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	1e5a      	subs	r2, r3, #1
 80036cc:	6a3b      	ldr	r3, [r7, #32]
 80036ce:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036d0:	6a3b      	ldr	r3, [r7, #32]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d004      	beq.n	80036e2 <xQueueReceive+0x90>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80036d8:	6a3b      	ldr	r3, [r7, #32]
 80036da:	3310      	adds	r3, #16
 80036dc:	4618      	mov	r0, r3
 80036de:	f000 fe77 	bl	80043d0 <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80036e2:	f7ff fc35 	bl	8002f50 <vPortExitCritical>
				return pdPASS;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e062      	b.n	80037b0 <xQueueReceive+0x15e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d103      	bne.n	80036f8 <xQueueReceive+0xa6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80036f0:	f7ff fc2e 	bl	8002f50 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80036f4:	2300      	movs	r3, #0
 80036f6:	e05b      	b.n	80037b0 <xQueueReceive+0x15e>
				}
				else if( xEntryTimeSet == pdFALSE )
 80036f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d106      	bne.n	800370c <xQueueReceive+0xba>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80036fe:	f107 0314 	add.w	r3, r7, #20
 8003702:	4618      	mov	r0, r3
 8003704:	f000 fec0 	bl	8004488 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003708:	2301      	movs	r3, #1
 800370a:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800370c:	f7ff fc20 	bl	8002f50 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003710:	f000 fc84 	bl	800401c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003714:	f7ff fc0a 	bl	8002f2c <vPortEnterCritical>
 8003718:	6a3b      	ldr	r3, [r7, #32]
 800371a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800371e:	b25b      	sxtb	r3, r3
 8003720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003724:	d103      	bne.n	800372e <xQueueReceive+0xdc>
 8003726:	6a3b      	ldr	r3, [r7, #32]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800372e:	6a3b      	ldr	r3, [r7, #32]
 8003730:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003734:	b25b      	sxtb	r3, r3
 8003736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373a:	d103      	bne.n	8003744 <xQueueReceive+0xf2>
 800373c:	6a3b      	ldr	r3, [r7, #32]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003744:	f7ff fc04 	bl	8002f50 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003748:	1d3a      	adds	r2, r7, #4
 800374a:	f107 0314 	add.w	r3, r7, #20
 800374e:	4611      	mov	r1, r2
 8003750:	4618      	mov	r0, r3
 8003752:	f000 feaf 	bl	80044b4 <xTaskCheckForTimeOut>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d11d      	bne.n	8003798 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800375c:	6a38      	ldr	r0, [r7, #32]
 800375e:	f000 f90d 	bl	800397c <prvIsQueueEmpty>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d011      	beq.n	800378c <xQueueReceive+0x13a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	3324      	adds	r3, #36	; 0x24
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	4611      	mov	r1, r2
 8003770:	4618      	mov	r0, r3
 8003772:	f000 fded 	bl	8004350 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003776:	6a38      	ldr	r0, [r7, #32]
 8003778:	f000 f8ae 	bl	80038d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800377c:	f000 fc5c 	bl	8004038 <xTaskResumeAll>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d194      	bne.n	80036b0 <xQueueReceive+0x5e>
				{
					portYIELD_WITHIN_API();
 8003786:	f7ff fbbf 	bl	8002f08 <vPortYield>
 800378a:	e791      	b.n	80036b0 <xQueueReceive+0x5e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800378c:	6a38      	ldr	r0, [r7, #32]
 800378e:	f000 f8a3 	bl	80038d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003792:	f000 fc51 	bl	8004038 <xTaskResumeAll>
 8003796:	e78b      	b.n	80036b0 <xQueueReceive+0x5e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003798:	6a38      	ldr	r0, [r7, #32]
 800379a:	f000 f89d 	bl	80038d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800379e:	f000 fc4b 	bl	8004038 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80037a2:	6a38      	ldr	r0, [r7, #32]
 80037a4:	f000 f8ea 	bl	800397c <prvIsQueueEmpty>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d080      	beq.n	80036b0 <xQueueReceive+0x5e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80037ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3728      	adds	r7, #40	; 0x28
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80037c4:	2300      	movs	r3, #0
 80037c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d10d      	bne.n	80037f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d14d      	bne.n	800387a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 ffa2 	bl	800472c <xTaskPriorityDisinherit>
 80037e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2200      	movs	r2, #0
 80037ee:	609a      	str	r2, [r3, #8]
 80037f0:	e043      	b.n	800387a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d119      	bne.n	800382c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6858      	ldr	r0, [r3, #4]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003800:	461a      	mov	r2, r3
 8003802:	68b9      	ldr	r1, [r7, #8]
 8003804:	f001 fb7c 	bl	8004f00 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003810:	441a      	add	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	429a      	cmp	r2, r3
 8003820:	d32b      	bcc.n	800387a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	605a      	str	r2, [r3, #4]
 800382a:	e026      	b.n	800387a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	68d8      	ldr	r0, [r3, #12]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003834:	461a      	mov	r2, r3
 8003836:	68b9      	ldr	r1, [r7, #8]
 8003838:	f001 fb62 	bl	8004f00 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	68da      	ldr	r2, [r3, #12]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003844:	425b      	negs	r3, r3
 8003846:	441a      	add	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	68da      	ldr	r2, [r3, #12]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	429a      	cmp	r2, r3
 8003856:	d207      	bcs.n	8003868 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003860:	425b      	negs	r3, r3
 8003862:	441a      	add	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b02      	cmp	r3, #2
 800386c:	d105      	bne.n	800387a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d002      	beq.n	800387a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	3b01      	subs	r3, #1
 8003878:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1c5a      	adds	r2, r3, #1
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003882:	697b      	ldr	r3, [r7, #20]
}
 8003884:	4618      	mov	r0, r3
 8003886:	3718      	adds	r7, #24
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389a:	2b00      	cmp	r3, #0
 800389c:	d018      	beq.n	80038d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a6:	441a      	add	r2, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	68da      	ldr	r2, [r3, #12]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d303      	bcc.n	80038c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	68d9      	ldr	r1, [r3, #12]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c8:	461a      	mov	r2, r3
 80038ca:	6838      	ldr	r0, [r7, #0]
 80038cc:	f001 fb18 	bl	8004f00 <memcpy>
	}
}
 80038d0:	bf00      	nop
 80038d2:	3708      	adds	r7, #8
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80038e0:	f7ff fb24 	bl	8002f2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80038ec:	e011      	b.n	8003912 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d012      	beq.n	800391c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	3324      	adds	r3, #36	; 0x24
 80038fa:	4618      	mov	r0, r3
 80038fc:	f000 fd68 	bl	80043d0 <xTaskRemoveFromEventList>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d001      	beq.n	800390a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003906:	f000 fe27 	bl	8004558 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800390a:	7bfb      	ldrb	r3, [r7, #15]
 800390c:	3b01      	subs	r3, #1
 800390e:	b2db      	uxtb	r3, r3
 8003910:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003912:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003916:	2b00      	cmp	r3, #0
 8003918:	dce9      	bgt.n	80038ee <prvUnlockQueue+0x16>
 800391a:	e000      	b.n	800391e <prvUnlockQueue+0x46>
					break;
 800391c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	22ff      	movs	r2, #255	; 0xff
 8003922:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003926:	f7ff fb13 	bl	8002f50 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800392a:	f7ff faff 	bl	8002f2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003934:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003936:	e011      	b.n	800395c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	691b      	ldr	r3, [r3, #16]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d012      	beq.n	8003966 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3310      	adds	r3, #16
 8003944:	4618      	mov	r0, r3
 8003946:	f000 fd43 	bl	80043d0 <xTaskRemoveFromEventList>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003950:	f000 fe02 	bl	8004558 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003954:	7bbb      	ldrb	r3, [r7, #14]
 8003956:	3b01      	subs	r3, #1
 8003958:	b2db      	uxtb	r3, r3
 800395a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800395c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003960:	2b00      	cmp	r3, #0
 8003962:	dce9      	bgt.n	8003938 <prvUnlockQueue+0x60>
 8003964:	e000      	b.n	8003968 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003966:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	22ff      	movs	r2, #255	; 0xff
 800396c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003970:	f7ff faee 	bl	8002f50 <vPortExitCritical>
}
 8003974:	bf00      	nop
 8003976:	3710      	adds	r7, #16
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003984:	f7ff fad2 	bl	8002f2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800398c:	2b00      	cmp	r3, #0
 800398e:	d102      	bne.n	8003996 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003990:	2301      	movs	r3, #1
 8003992:	60fb      	str	r3, [r7, #12]
 8003994:	e001      	b.n	800399a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003996:	2300      	movs	r3, #0
 8003998:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800399a:	f7ff fad9 	bl	8002f50 <vPortExitCritical>

	return xReturn;
 800399e:	68fb      	ldr	r3, [r7, #12]
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3710      	adds	r7, #16
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80039b0:	f7ff fabc 	bl	8002f2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039bc:	429a      	cmp	r2, r3
 80039be:	d102      	bne.n	80039c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80039c0:	2301      	movs	r3, #1
 80039c2:	60fb      	str	r3, [r7, #12]
 80039c4:	e001      	b.n	80039ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80039c6:	2300      	movs	r3, #0
 80039c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039ca:	f7ff fac1 	bl	8002f50 <vPortExitCritical>

	return xReturn;
 80039ce:	68fb      	ldr	r3, [r7, #12]
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3710      	adds	r7, #16
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80039e2:	2300      	movs	r3, #0
 80039e4:	60fb      	str	r3, [r7, #12]
 80039e6:	e014      	b.n	8003a12 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80039e8:	4a0f      	ldr	r2, [pc, #60]	; (8003a28 <vQueueAddToRegistry+0x50>)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d10b      	bne.n	8003a0c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80039f4:	490c      	ldr	r1, [pc, #48]	; (8003a28 <vQueueAddToRegistry+0x50>)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80039fe:	4a0a      	ldr	r2, [pc, #40]	; (8003a28 <vQueueAddToRegistry+0x50>)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	4413      	add	r3, r2
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003a0a:	e006      	b.n	8003a1a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	3301      	adds	r3, #1
 8003a10:	60fb      	str	r3, [r7, #12]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2b07      	cmp	r3, #7
 8003a16:	d9e7      	bls.n	80039e8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003a18:	bf00      	nop
 8003a1a:	bf00      	nop
 8003a1c:	3714      	adds	r7, #20
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
 8003a26:	bf00      	nop
 8003a28:	20003fc4 	.word	0x20003fc4

08003a2c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b086      	sub	sp, #24
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003a3c:	f7ff fa76 	bl	8002f2c <vPortEnterCritical>
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a46:	b25b      	sxtb	r3, r3
 8003a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4c:	d103      	bne.n	8003a56 <vQueueWaitForMessageRestricted+0x2a>
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a5c:	b25b      	sxtb	r3, r3
 8003a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a62:	d103      	bne.n	8003a6c <vQueueWaitForMessageRestricted+0x40>
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a6c:	f7ff fa70 	bl	8002f50 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d106      	bne.n	8003a86 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	3324      	adds	r3, #36	; 0x24
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	68b9      	ldr	r1, [r7, #8]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 fc81 	bl	8004388 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003a86:	6978      	ldr	r0, [r7, #20]
 8003a88:	f7ff ff26 	bl	80038d8 <prvUnlockQueue>
	}
 8003a8c:	bf00      	nop
 8003a8e:	3718      	adds	r7, #24
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b08c      	sub	sp, #48	; 0x30
 8003a98:	af04      	add	r7, sp, #16
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
 8003aa0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d102      	bne.n	8003aae <xTaskCreateStatic+0x1a>
 8003aa8:	f7ff fb76 	bl	8003198 <ulSetInterruptMask>
 8003aac:	e7fe      	b.n	8003aac <xTaskCreateStatic+0x18>
		configASSERT( pxTaskBuffer != NULL );
 8003aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d102      	bne.n	8003aba <xTaskCreateStatic+0x26>
 8003ab4:	f7ff fb70 	bl	8003198 <ulSetInterruptMask>
 8003ab8:	e7fe      	b.n	8003ab8 <xTaskCreateStatic+0x24>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003aba:	235c      	movs	r3, #92	; 0x5c
 8003abc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	2b5c      	cmp	r3, #92	; 0x5c
 8003ac2:	d002      	beq.n	8003aca <xTaskCreateStatic+0x36>
 8003ac4:	f7ff fb68 	bl	8003198 <ulSetInterruptMask>
 8003ac8:	e7fe      	b.n	8003ac8 <xTaskCreateStatic+0x34>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003aca:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d01e      	beq.n	8003b10 <xTaskCreateStatic+0x7c>
 8003ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d01b      	beq.n	8003b10 <xTaskCreateStatic+0x7c>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ada:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ae0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	2202      	movs	r2, #2
 8003ae6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003aea:	2300      	movs	r3, #0
 8003aec:	9303      	str	r3, [sp, #12]
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	9302      	str	r3, [sp, #8]
 8003af2:	f107 0318 	add.w	r3, r7, #24
 8003af6:	9301      	str	r3, [sp, #4]
 8003af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003afa:	9300      	str	r3, [sp, #0]
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	68b9      	ldr	r1, [r7, #8]
 8003b02:	68f8      	ldr	r0, [r7, #12]
 8003b04:	f000 f850 	bl	8003ba8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b08:	69f8      	ldr	r0, [r7, #28]
 8003b0a:	f000 f8d7 	bl	8003cbc <prvAddNewTaskToReadyList>
 8003b0e:	e001      	b.n	8003b14 <xTaskCreateStatic+0x80>
		}
		else
		{
			xReturn = NULL;
 8003b10:	2300      	movs	r3, #0
 8003b12:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003b14:	69bb      	ldr	r3, [r7, #24]
	}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3720      	adds	r7, #32
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b08c      	sub	sp, #48	; 0x30
 8003b22:	af04      	add	r7, sp, #16
 8003b24:	60f8      	str	r0, [r7, #12]
 8003b26:	60b9      	str	r1, [r7, #8]
 8003b28:	603b      	str	r3, [r7, #0]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003b2e:	88fb      	ldrh	r3, [r7, #6]
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	4618      	mov	r0, r3
 8003b34:	f7fe ff1c 	bl	8002970 <pvPortMalloc>
 8003b38:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d00e      	beq.n	8003b5e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003b40:	205c      	movs	r0, #92	; 0x5c
 8003b42:	f7fe ff15 	bl	8002970 <pvPortMalloc>
 8003b46:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	631a      	str	r2, [r3, #48]	; 0x30
 8003b54:	e005      	b.n	8003b62 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003b56:	6978      	ldr	r0, [r7, #20]
 8003b58:	f7fe ffbe 	bl	8002ad8 <vPortFree>
 8003b5c:	e001      	b.n	8003b62 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d017      	beq.n	8003b98 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003b70:	88fa      	ldrh	r2, [r7, #6]
 8003b72:	2300      	movs	r3, #0
 8003b74:	9303      	str	r3, [sp, #12]
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	9302      	str	r3, [sp, #8]
 8003b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b7c:	9301      	str	r3, [sp, #4]
 8003b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	68b9      	ldr	r1, [r7, #8]
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f000 f80e 	bl	8003ba8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b8c:	69f8      	ldr	r0, [r7, #28]
 8003b8e:	f000 f895 	bl	8003cbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003b92:	2301      	movs	r3, #1
 8003b94:	61bb      	str	r3, [r7, #24]
 8003b96:	e002      	b.n	8003b9e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003b98:	f04f 33ff 	mov.w	r3, #4294967295
 8003b9c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003b9e:	69bb      	ldr	r3, [r7, #24]
	}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3720      	adds	r7, #32
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	607a      	str	r2, [r7, #4]
 8003bb4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bb8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	21a5      	movs	r1, #165	; 0xa5
 8003bc2:	f001 f9aa 	bl	8004f1a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003bd0:	3b01      	subs	r3, #1
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	4413      	add	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	f023 0307 	bic.w	r3, r3, #7
 8003bde:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	f003 0307 	and.w	r3, r3, #7
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d002      	beq.n	8003bf0 <prvInitialiseNewTask+0x48>
 8003bea:	f7ff fad5 	bl	8003198 <ulSetInterruptMask>
 8003bee:	e7fe      	b.n	8003bee <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d01f      	beq.n	8003c36 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	617b      	str	r3, [r7, #20]
 8003bfa:	e012      	b.n	8003c22 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003bfc:	68ba      	ldr	r2, [r7, #8]
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	4413      	add	r3, r2
 8003c02:	7819      	ldrb	r1, [r3, #0]
 8003c04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	4413      	add	r3, r2
 8003c0a:	3334      	adds	r3, #52	; 0x34
 8003c0c:	460a      	mov	r2, r1
 8003c0e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	4413      	add	r3, r2
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d006      	beq.n	8003c2a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	3301      	adds	r3, #1
 8003c20:	617b      	str	r3, [r7, #20]
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	2b0f      	cmp	r3, #15
 8003c26:	d9e9      	bls.n	8003bfc <prvInitialiseNewTask+0x54>
 8003c28:	e000      	b.n	8003c2c <prvInitialiseNewTask+0x84>
			{
				break;
 8003c2a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c34:	e003      	b.n	8003c3e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c3e:	6a3b      	ldr	r3, [r7, #32]
 8003c40:	2b37      	cmp	r3, #55	; 0x37
 8003c42:	d901      	bls.n	8003c48 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c44:	2337      	movs	r3, #55	; 0x37
 8003c46:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c4a:	6a3a      	ldr	r2, [r7, #32]
 8003c4c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c50:	6a3a      	ldr	r2, [r7, #32]
 8003c52:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c56:	2200      	movs	r2, #0
 8003c58:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5c:	3304      	adds	r3, #4
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f7ff f868 	bl	8002d34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c66:	3318      	adds	r3, #24
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7ff f863 	bl	8002d34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c72:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c74:	6a3b      	ldr	r3, [r7, #32]
 8003c76:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c7c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c82:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c86:	2200      	movs	r2, #0
 8003c88:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		function as well. */
		#if( portHAS_STACK_OVERFLOW_CHECKING == 1 )
		{
			#if( portSTACK_GROWTH < 0 )
			{
				pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8003c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c94:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	6938      	ldr	r0, [r7, #16]
 8003c9c:	f7ff f9a4 	bl	8002fe8 <pxPortInitialiseStack>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d002      	beq.n	8003cb2 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003cb2:	bf00      	nop
 8003cb4:	3718      	adds	r7, #24
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}
	...

08003cbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003cc4:	f7ff f932 	bl	8002f2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003cc8:	4b26      	ldr	r3, [pc, #152]	; (8003d64 <prvAddNewTaskToReadyList+0xa8>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	3301      	adds	r3, #1
 8003cce:	4a25      	ldr	r2, [pc, #148]	; (8003d64 <prvAddNewTaskToReadyList+0xa8>)
 8003cd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003cd2:	4b25      	ldr	r3, [pc, #148]	; (8003d68 <prvAddNewTaskToReadyList+0xac>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d109      	bne.n	8003cee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003cda:	4a23      	ldr	r2, [pc, #140]	; (8003d68 <prvAddNewTaskToReadyList+0xac>)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003ce0:	4b20      	ldr	r3, [pc, #128]	; (8003d64 <prvAddNewTaskToReadyList+0xa8>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d110      	bne.n	8003d0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003ce8:	f000 fc4c 	bl	8004584 <prvInitialiseTaskLists>
 8003cec:	e00d      	b.n	8003d0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003cee:	4b1f      	ldr	r3, [pc, #124]	; (8003d6c <prvAddNewTaskToReadyList+0xb0>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d109      	bne.n	8003d0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003cf6:	4b1c      	ldr	r3, [pc, #112]	; (8003d68 <prvAddNewTaskToReadyList+0xac>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d802      	bhi.n	8003d0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d04:	4a18      	ldr	r2, [pc, #96]	; (8003d68 <prvAddNewTaskToReadyList+0xac>)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d0a:	4b19      	ldr	r3, [pc, #100]	; (8003d70 <prvAddNewTaskToReadyList+0xb4>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	4a17      	ldr	r2, [pc, #92]	; (8003d70 <prvAddNewTaskToReadyList+0xb4>)
 8003d12:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003d14:	4b16      	ldr	r3, [pc, #88]	; (8003d70 <prvAddNewTaskToReadyList+0xb4>)
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d20:	4b14      	ldr	r3, [pc, #80]	; (8003d74 <prvAddNewTaskToReadyList+0xb8>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d903      	bls.n	8003d30 <prvAddNewTaskToReadyList+0x74>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d2c:	4a11      	ldr	r2, [pc, #68]	; (8003d74 <prvAddNewTaskToReadyList+0xb8>)
 8003d2e:	6013      	str	r3, [r2, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d34:	4613      	mov	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	4413      	add	r3, r2
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	4a0e      	ldr	r2, [pc, #56]	; (8003d78 <prvAddNewTaskToReadyList+0xbc>)
 8003d3e:	441a      	add	r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	3304      	adds	r3, #4
 8003d44:	4619      	mov	r1, r3
 8003d46:	4610      	mov	r0, r2
 8003d48:	f7ff f801 	bl	8002d4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003d4c:	f7ff f900 	bl	8002f50 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003d50:	4b06      	ldr	r3, [pc, #24]	; (8003d6c <prvAddNewTaskToReadyList+0xb0>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <prvAddNewTaskToReadyList+0xa0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003d58:	4b03      	ldr	r3, [pc, #12]	; (8003d68 <prvAddNewTaskToReadyList+0xac>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d5c:	bf00      	nop
 8003d5e:	3708      	adds	r7, #8
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	20003e0c 	.word	0x20003e0c
 8003d68:	20003938 	.word	0x20003938
 8003d6c:	20003e18 	.word	0x20003e18
 8003d70:	20003e28 	.word	0x20003e28
 8003d74:	20003e14 	.word	0x20003e14
 8003d78:	2000393c 	.word	0x2000393c

08003d7c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003d84:	2300      	movs	r3, #0
 8003d86:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00f      	beq.n	8003dae <vTaskDelay+0x32>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003d8e:	4b0c      	ldr	r3, [pc, #48]	; (8003dc0 <vTaskDelay+0x44>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d002      	beq.n	8003d9c <vTaskDelay+0x20>
 8003d96:	f7ff f9ff 	bl	8003198 <ulSetInterruptMask>
 8003d9a:	e7fe      	b.n	8003d9a <vTaskDelay+0x1e>
			vTaskSuspendAll();
 8003d9c:	f000 f93e 	bl	800401c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003da0:	2100      	movs	r1, #0
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 fd20 	bl	80047e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003da8:	f000 f946 	bl	8004038 <xTaskResumeAll>
 8003dac:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d101      	bne.n	8003db8 <vTaskDelay+0x3c>
		{
			portYIELD_WITHIN_API();
 8003db4:	f7ff f8a8 	bl	8002f08 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003db8:	bf00      	nop
 8003dba:	3710      	adds	r7, #16
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	20003e34 	.word	0x20003e34

08003dc4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003dcc:	f7ff f8ae 	bl	8002f2c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d102      	bne.n	8003ddc <vTaskSuspend+0x18>
 8003dd6:	4b29      	ldr	r3, [pc, #164]	; (8003e7c <vTaskSuspend+0xb8>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	e000      	b.n	8003dde <vTaskSuspend+0x1a>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	3304      	adds	r3, #4
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7ff f80f 	bl	8002e08 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d004      	beq.n	8003dfc <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	3318      	adds	r3, #24
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7ff f806 	bl	8002e08 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	3304      	adds	r3, #4
 8003e00:	4619      	mov	r1, r3
 8003e02:	481f      	ldr	r0, [pc, #124]	; (8003e80 <vTaskSuspend+0xbc>)
 8003e04:	f7fe ffa3 	bl	8002d4e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d103      	bne.n	8003e1c <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8003e1c:	f7ff f898 	bl	8002f50 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8003e20:	4b18      	ldr	r3, [pc, #96]	; (8003e84 <vTaskSuspend+0xc0>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d005      	beq.n	8003e34 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8003e28:	f7ff f880 	bl	8002f2c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8003e2c:	f000 fc40 	bl	80046b0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8003e30:	f7ff f88e 	bl	8002f50 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8003e34:	4b11      	ldr	r3, [pc, #68]	; (8003e7c <vTaskSuspend+0xb8>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d119      	bne.n	8003e72 <vTaskSuspend+0xae>
		{
			if( xSchedulerRunning != pdFALSE )
 8003e3e:	4b11      	ldr	r3, [pc, #68]	; (8003e84 <vTaskSuspend+0xc0>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d009      	beq.n	8003e5a <vTaskSuspend+0x96>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8003e46:	4b10      	ldr	r3, [pc, #64]	; (8003e88 <vTaskSuspend+0xc4>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d002      	beq.n	8003e54 <vTaskSuspend+0x90>
 8003e4e:	f7ff f9a3 	bl	8003198 <ulSetInterruptMask>
 8003e52:	e7fe      	b.n	8003e52 <vTaskSuspend+0x8e>
				portYIELD_WITHIN_API();
 8003e54:	f7ff f858 	bl	8002f08 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e58:	e00b      	b.n	8003e72 <vTaskSuspend+0xae>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8003e5a:	4b09      	ldr	r3, [pc, #36]	; (8003e80 <vTaskSuspend+0xbc>)
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	4b0b      	ldr	r3, [pc, #44]	; (8003e8c <vTaskSuspend+0xc8>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d103      	bne.n	8003e6e <vTaskSuspend+0xaa>
					pxCurrentTCB = NULL;
 8003e66:	4b05      	ldr	r3, [pc, #20]	; (8003e7c <vTaskSuspend+0xb8>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]
	}
 8003e6c:	e001      	b.n	8003e72 <vTaskSuspend+0xae>
					vTaskSwitchContext();
 8003e6e:	f000 fa1b 	bl	80042a8 <vTaskSwitchContext>
	}
 8003e72:	bf00      	nop
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20003938 	.word	0x20003938
 8003e80:	20003df8 	.word	0x20003df8
 8003e84:	20003e18 	.word	0x20003e18
 8003e88:	20003e34 	.word	0x20003e34
 8003e8c:	20003e0c 	.word	0x20003e0c

08003e90 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = xTask;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	60bb      	str	r3, [r7, #8]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d102      	bne.n	8003eac <prvTaskIsTaskSuspended+0x1c>
 8003ea6:	f7ff f977 	bl	8003198 <ulSetInterruptMask>
 8003eaa:	e7fe      	b.n	8003eaa <prvTaskIsTaskSuspended+0x1a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	4a09      	ldr	r2, [pc, #36]	; (8003ed8 <prvTaskIsTaskSuspended+0x48>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d10a      	bne.n	8003ecc <prvTaskIsTaskSuspended+0x3c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eba:	4a08      	ldr	r2, [pc, #32]	; (8003edc <prvTaskIsTaskSuspended+0x4c>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d005      	beq.n	8003ecc <prvTaskIsTaskSuspended+0x3c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d101      	bne.n	8003ecc <prvTaskIsTaskSuspended+0x3c>
				{
					xReturn = pdTRUE;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	20003df8 	.word	0x20003df8
 8003edc:	20003dcc 	.word	0x20003dcc

08003ee0 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d102      	bne.n	8003ef8 <vTaskResume+0x18>
 8003ef2:	f7ff f951 	bl	8003198 <ulSetInterruptMask>
 8003ef6:	e7fe      	b.n	8003ef6 <vTaskResume+0x16>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8003ef8:	4b1a      	ldr	r3, [pc, #104]	; (8003f64 <vTaskResume+0x84>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d02b      	beq.n	8003f5a <vTaskResume+0x7a>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d028      	beq.n	8003f5a <vTaskResume+0x7a>
		{
			taskENTER_CRITICAL();
 8003f08:	f7ff f810 	bl	8002f2c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8003f0c:	68f8      	ldr	r0, [r7, #12]
 8003f0e:	f7ff ffbf 	bl	8003e90 <prvTaskIsTaskSuspended>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d01e      	beq.n	8003f56 <vTaskResume+0x76>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	3304      	adds	r3, #4
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7fe ff73 	bl	8002e08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f26:	4b10      	ldr	r3, [pc, #64]	; (8003f68 <vTaskResume+0x88>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d903      	bls.n	8003f36 <vTaskResume+0x56>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f32:	4a0d      	ldr	r2, [pc, #52]	; (8003f68 <vTaskResume+0x88>)
 8003f34:	6013      	str	r3, [r2, #0]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	4413      	add	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	4a0a      	ldr	r2, [pc, #40]	; (8003f6c <vTaskResume+0x8c>)
 8003f44:	441a      	add	r2, r3
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	3304      	adds	r3, #4
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	4610      	mov	r0, r2
 8003f4e:	f7fe fefe 	bl	8002d4e <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f52:	4b04      	ldr	r3, [pc, #16]	; (8003f64 <vTaskResume+0x84>)
 8003f54:	681b      	ldr	r3, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8003f56:	f7fe fffb 	bl	8002f50 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003f5a:	bf00      	nop
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	20003938 	.word	0x20003938
 8003f68:	20003e14 	.word	0x20003e14
 8003f6c:	2000393c 	.word	0x2000393c

08003f70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b088      	sub	sp, #32
 8003f74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003f76:	2300      	movs	r3, #0
 8003f78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003f7e:	463a      	mov	r2, r7
 8003f80:	1d39      	adds	r1, r7, #4
 8003f82:	f107 0308 	add.w	r3, r7, #8
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7fe fcbe 	bl	8002908 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003f8c:	6839      	ldr	r1, [r7, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	9202      	str	r2, [sp, #8]
 8003f94:	9301      	str	r3, [sp, #4]
 8003f96:	2300      	movs	r3, #0
 8003f98:	9300      	str	r3, [sp, #0]
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	460a      	mov	r2, r1
 8003f9e:	4919      	ldr	r1, [pc, #100]	; (8004004 <vTaskStartScheduler+0x94>)
 8003fa0:	4819      	ldr	r0, [pc, #100]	; (8004008 <vTaskStartScheduler+0x98>)
 8003fa2:	f7ff fd77 	bl	8003a94 <xTaskCreateStatic>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	4a18      	ldr	r2, [pc, #96]	; (800400c <vTaskStartScheduler+0x9c>)
 8003faa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003fac:	4b17      	ldr	r3, [pc, #92]	; (800400c <vTaskStartScheduler+0x9c>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d002      	beq.n	8003fba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	e001      	b.n	8003fbe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d102      	bne.n	8003fca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003fc4:	f000 fc64 	bl	8004890 <xTimerCreateTimerTask>
 8003fc8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d10e      	bne.n	8003fee <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8003fd0:	f7ff f8e2 	bl	8003198 <ulSetInterruptMask>
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003fd4:	4b0e      	ldr	r3, [pc, #56]	; (8004010 <vTaskStartScheduler+0xa0>)
 8003fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8003fda:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003fdc:	4b0d      	ldr	r3, [pc, #52]	; (8004014 <vTaskStartScheduler+0xa4>)
 8003fde:	2201      	movs	r2, #1
 8003fe0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003fe2:	4b0d      	ldr	r3, [pc, #52]	; (8004018 <vTaskStartScheduler+0xa8>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003fe8:	f7ff f888 	bl	80030fc <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003fec:	e006      	b.n	8003ffc <vTaskStartScheduler+0x8c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff4:	d102      	bne.n	8003ffc <vTaskStartScheduler+0x8c>
 8003ff6:	f7ff f8cf 	bl	8003198 <ulSetInterruptMask>
 8003ffa:	e7fe      	b.n	8003ffa <vTaskStartScheduler+0x8a>
}
 8003ffc:	bf00      	nop
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	08005920 	.word	0x08005920
 8004008:	08004571 	.word	0x08004571
 800400c:	20003e30 	.word	0x20003e30
 8004010:	20003e2c 	.word	0x20003e2c
 8004014:	20003e18 	.word	0x20003e18
 8004018:	20003e10 	.word	0x20003e10

0800401c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800401c:	b480      	push	{r7}
 800401e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004020:	4b04      	ldr	r3, [pc, #16]	; (8004034 <vTaskSuspendAll+0x18>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	3301      	adds	r3, #1
 8004026:	4a03      	ldr	r2, [pc, #12]	; (8004034 <vTaskSuspendAll+0x18>)
 8004028:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800402a:	bf00      	nop
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	20003e34 	.word	0x20003e34

08004038 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800403e:	2300      	movs	r3, #0
 8004040:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004042:	2300      	movs	r3, #0
 8004044:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004046:	4b38      	ldr	r3, [pc, #224]	; (8004128 <xTaskResumeAll+0xf0>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d102      	bne.n	8004054 <xTaskResumeAll+0x1c>
 800404e:	f7ff f8a3 	bl	8003198 <ulSetInterruptMask>
 8004052:	e7fe      	b.n	8004052 <xTaskResumeAll+0x1a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004054:	f7fe ff6a 	bl	8002f2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004058:	4b33      	ldr	r3, [pc, #204]	; (8004128 <xTaskResumeAll+0xf0>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	3b01      	subs	r3, #1
 800405e:	4a32      	ldr	r2, [pc, #200]	; (8004128 <xTaskResumeAll+0xf0>)
 8004060:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004062:	4b31      	ldr	r3, [pc, #196]	; (8004128 <xTaskResumeAll+0xf0>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d156      	bne.n	8004118 <xTaskResumeAll+0xe0>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800406a:	4b30      	ldr	r3, [pc, #192]	; (800412c <xTaskResumeAll+0xf4>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d052      	beq.n	8004118 <xTaskResumeAll+0xe0>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004072:	e02f      	b.n	80040d4 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004074:	4b2e      	ldr	r3, [pc, #184]	; (8004130 <xTaskResumeAll+0xf8>)
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	3318      	adds	r3, #24
 8004080:	4618      	mov	r0, r3
 8004082:	f7fe fec1 	bl	8002e08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	3304      	adds	r3, #4
 800408a:	4618      	mov	r0, r3
 800408c:	f7fe febc 	bl	8002e08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004094:	4b27      	ldr	r3, [pc, #156]	; (8004134 <xTaskResumeAll+0xfc>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	429a      	cmp	r2, r3
 800409a:	d903      	bls.n	80040a4 <xTaskResumeAll+0x6c>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a0:	4a24      	ldr	r2, [pc, #144]	; (8004134 <xTaskResumeAll+0xfc>)
 80040a2:	6013      	str	r3, [r2, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a8:	4613      	mov	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	4a21      	ldr	r2, [pc, #132]	; (8004138 <xTaskResumeAll+0x100>)
 80040b2:	441a      	add	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	3304      	adds	r3, #4
 80040b8:	4619      	mov	r1, r3
 80040ba:	4610      	mov	r0, r2
 80040bc:	f7fe fe47 	bl	8002d4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040c4:	4b1d      	ldr	r3, [pc, #116]	; (800413c <xTaskResumeAll+0x104>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d302      	bcc.n	80040d4 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 80040ce:	4b1c      	ldr	r3, [pc, #112]	; (8004140 <xTaskResumeAll+0x108>)
 80040d0:	2201      	movs	r2, #1
 80040d2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80040d4:	4b16      	ldr	r3, [pc, #88]	; (8004130 <xTaskResumeAll+0xf8>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1cb      	bne.n	8004074 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80040e2:	f000 fae5 	bl	80046b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80040e6:	4b17      	ldr	r3, [pc, #92]	; (8004144 <xTaskResumeAll+0x10c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	60bb      	str	r3, [r7, #8]

					if( xPendedCounts > ( TickType_t ) 0U )
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d010      	beq.n	8004114 <xTaskResumeAll+0xdc>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80040f2:	f000 f84b 	bl	800418c <xTaskIncrementTick>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d002      	beq.n	8004102 <xTaskResumeAll+0xca>
							{
								xYieldPending = pdTRUE;
 80040fc:	4b10      	ldr	r3, [pc, #64]	; (8004140 <xTaskResumeAll+0x108>)
 80040fe:	2201      	movs	r2, #1
 8004100:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	3b01      	subs	r3, #1
 8004106:	60bb      	str	r3, [r7, #8]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1f1      	bne.n	80040f2 <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 800410e:	4b0d      	ldr	r3, [pc, #52]	; (8004144 <xTaskResumeAll+0x10c>)
 8004110:	2200      	movs	r2, #0
 8004112:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004114:	4b0a      	ldr	r3, [pc, #40]	; (8004140 <xTaskResumeAll+0x108>)
 8004116:	681b      	ldr	r3, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004118:	f7fe ff1a 	bl	8002f50 <vPortExitCritical>

	return xAlreadyYielded;
 800411c:	687b      	ldr	r3, [r7, #4]
}
 800411e:	4618      	mov	r0, r3
 8004120:	3710      	adds	r7, #16
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	20003e34 	.word	0x20003e34
 800412c:	20003e0c 	.word	0x20003e0c
 8004130:	20003dcc 	.word	0x20003dcc
 8004134:	20003e14 	.word	0x20003e14
 8004138:	2000393c 	.word	0x2000393c
 800413c:	20003938 	.word	0x20003938
 8004140:	20003e20 	.word	0x20003e20
 8004144:	20003e1c 	.word	0x20003e1c

08004148 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800414e:	4b05      	ldr	r3, [pc, #20]	; (8004164 <xTaskGetTickCount+0x1c>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004154:	687b      	ldr	r3, [r7, #4]
}
 8004156:	4618      	mov	r0, r3
 8004158:	370c      	adds	r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	20003e10 	.word	0x20003e10

08004168 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800416e:	2300      	movs	r3, #0
 8004170:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8004172:	4b05      	ldr	r3, [pc, #20]	; (8004188 <xTaskGetTickCountFromISR+0x20>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004178:	683b      	ldr	r3, [r7, #0]
}
 800417a:	4618      	mov	r0, r3
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	20003e10 	.word	0x20003e10

0800418c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004192:	2300      	movs	r3, #0
 8004194:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004196:	4b3b      	ldr	r3, [pc, #236]	; (8004284 <xTaskIncrementTick+0xf8>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d168      	bne.n	8004270 <xTaskIncrementTick+0xe4>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800419e:	4b3a      	ldr	r3, [pc, #232]	; (8004288 <xTaskIncrementTick+0xfc>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	3301      	adds	r3, #1
 80041a4:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80041a6:	4a38      	ldr	r2, [pc, #224]	; (8004288 <xTaskIncrementTick+0xfc>)
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d118      	bne.n	80041e4 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 80041b2:	4b36      	ldr	r3, [pc, #216]	; (800428c <xTaskIncrementTick+0x100>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d002      	beq.n	80041c2 <xTaskIncrementTick+0x36>
 80041bc:	f7fe ffec 	bl	8003198 <ulSetInterruptMask>
 80041c0:	e7fe      	b.n	80041c0 <xTaskIncrementTick+0x34>
 80041c2:	4b32      	ldr	r3, [pc, #200]	; (800428c <xTaskIncrementTick+0x100>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	60fb      	str	r3, [r7, #12]
 80041c8:	4b31      	ldr	r3, [pc, #196]	; (8004290 <xTaskIncrementTick+0x104>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a2f      	ldr	r2, [pc, #188]	; (800428c <xTaskIncrementTick+0x100>)
 80041ce:	6013      	str	r3, [r2, #0]
 80041d0:	4a2f      	ldr	r2, [pc, #188]	; (8004290 <xTaskIncrementTick+0x104>)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6013      	str	r3, [r2, #0]
 80041d6:	4b2f      	ldr	r3, [pc, #188]	; (8004294 <xTaskIncrementTick+0x108>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	3301      	adds	r3, #1
 80041dc:	4a2d      	ldr	r2, [pc, #180]	; (8004294 <xTaskIncrementTick+0x108>)
 80041de:	6013      	str	r3, [r2, #0]
 80041e0:	f000 fa66 	bl	80046b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80041e4:	4b2c      	ldr	r3, [pc, #176]	; (8004298 <xTaskIncrementTick+0x10c>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d345      	bcc.n	800427a <xTaskIncrementTick+0xee>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041ee:	4b27      	ldr	r3, [pc, #156]	; (800428c <xTaskIncrementTick+0x100>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d104      	bne.n	8004202 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041f8:	4b27      	ldr	r3, [pc, #156]	; (8004298 <xTaskIncrementTick+0x10c>)
 80041fa:	f04f 32ff 	mov.w	r2, #4294967295
 80041fe:	601a      	str	r2, [r3, #0]
					break;
 8004200:	e03b      	b.n	800427a <xTaskIncrementTick+0xee>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004202:	4b22      	ldr	r3, [pc, #136]	; (800428c <xTaskIncrementTick+0x100>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	429a      	cmp	r2, r3
 8004218:	d203      	bcs.n	8004222 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800421a:	4a1f      	ldr	r2, [pc, #124]	; (8004298 <xTaskIncrementTick+0x10c>)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004220:	e02b      	b.n	800427a <xTaskIncrementTick+0xee>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	3304      	adds	r3, #4
 8004226:	4618      	mov	r0, r3
 8004228:	f7fe fdee 	bl	8002e08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004230:	2b00      	cmp	r3, #0
 8004232:	d004      	beq.n	800423e <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	3318      	adds	r3, #24
 8004238:	4618      	mov	r0, r3
 800423a:	f7fe fde5 	bl	8002e08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004242:	4b16      	ldr	r3, [pc, #88]	; (800429c <xTaskIncrementTick+0x110>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	429a      	cmp	r2, r3
 8004248:	d903      	bls.n	8004252 <xTaskIncrementTick+0xc6>
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424e:	4a13      	ldr	r2, [pc, #76]	; (800429c <xTaskIncrementTick+0x110>)
 8004250:	6013      	str	r3, [r2, #0]
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004256:	4613      	mov	r3, r2
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	4413      	add	r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	4a10      	ldr	r2, [pc, #64]	; (80042a0 <xTaskIncrementTick+0x114>)
 8004260:	441a      	add	r2, r3
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	3304      	adds	r3, #4
 8004266:	4619      	mov	r1, r3
 8004268:	4610      	mov	r0, r2
 800426a:	f7fe fd70 	bl	8002d4e <vListInsertEnd>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800426e:	e7be      	b.n	80041ee <xTaskIncrementTick+0x62>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004270:	4b0c      	ldr	r3, [pc, #48]	; (80042a4 <xTaskIncrementTick+0x118>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	3301      	adds	r3, #1
 8004276:	4a0b      	ldr	r2, [pc, #44]	; (80042a4 <xTaskIncrementTick+0x118>)
 8004278:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800427a:	697b      	ldr	r3, [r7, #20]
}
 800427c:	4618      	mov	r0, r3
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	20003e34 	.word	0x20003e34
 8004288:	20003e10 	.word	0x20003e10
 800428c:	20003dc4 	.word	0x20003dc4
 8004290:	20003dc8 	.word	0x20003dc8
 8004294:	20003e24 	.word	0x20003e24
 8004298:	20003e2c 	.word	0x20003e2c
 800429c:	20003e14 	.word	0x20003e14
 80042a0:	2000393c 	.word	0x2000393c
 80042a4:	20003e1c 	.word	0x20003e1c

080042a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80042ae:	4b23      	ldr	r3, [pc, #140]	; (800433c <vTaskSwitchContext+0x94>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80042b6:	4b22      	ldr	r3, [pc, #136]	; (8004340 <vTaskSwitchContext+0x98>)
 80042b8:	2201      	movs	r2, #1
 80042ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80042bc:	e039      	b.n	8004332 <vTaskSwitchContext+0x8a>
		xYieldPending = pdFALSE;
 80042be:	4b20      	ldr	r3, [pc, #128]	; (8004340 <vTaskSwitchContext+0x98>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042c4:	4b1f      	ldr	r3, [pc, #124]	; (8004344 <vTaskSwitchContext+0x9c>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	607b      	str	r3, [r7, #4]
 80042ca:	e008      	b.n	80042de <vTaskSwitchContext+0x36>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d102      	bne.n	80042d8 <vTaskSwitchContext+0x30>
 80042d2:	f7fe ff61 	bl	8003198 <ulSetInterruptMask>
 80042d6:	e7fe      	b.n	80042d6 <vTaskSwitchContext+0x2e>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	3b01      	subs	r3, #1
 80042dc:	607b      	str	r3, [r7, #4]
 80042de:	491a      	ldr	r1, [pc, #104]	; (8004348 <vTaskSwitchContext+0xa0>)
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	4613      	mov	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4413      	add	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	440b      	add	r3, r1
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d0ec      	beq.n	80042cc <vTaskSwitchContext+0x24>
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	4613      	mov	r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	4413      	add	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	4a12      	ldr	r2, [pc, #72]	; (8004348 <vTaskSwitchContext+0xa0>)
 80042fe:	4413      	add	r3, r2
 8004300:	603b      	str	r3, [r7, #0]
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	605a      	str	r2, [r3, #4]
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	685a      	ldr	r2, [r3, #4]
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	3308      	adds	r3, #8
 8004314:	429a      	cmp	r2, r3
 8004316:	d104      	bne.n	8004322 <vTaskSwitchContext+0x7a>
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	685a      	ldr	r2, [r3, #4]
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	605a      	str	r2, [r3, #4]
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	4a08      	ldr	r2, [pc, #32]	; (800434c <vTaskSwitchContext+0xa4>)
 800432a:	6013      	str	r3, [r2, #0]
 800432c:	4a05      	ldr	r2, [pc, #20]	; (8004344 <vTaskSwitchContext+0x9c>)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6013      	str	r3, [r2, #0]
}
 8004332:	bf00      	nop
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	20003e34 	.word	0x20003e34
 8004340:	20003e20 	.word	0x20003e20
 8004344:	20003e14 	.word	0x20003e14
 8004348:	2000393c 	.word	0x2000393c
 800434c:	20003938 	.word	0x20003938

08004350 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d102      	bne.n	8004366 <vTaskPlaceOnEventList+0x16>
 8004360:	f7fe ff1a 	bl	8003198 <ulSetInterruptMask>
 8004364:	e7fe      	b.n	8004364 <vTaskPlaceOnEventList+0x14>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004366:	4b07      	ldr	r3, [pc, #28]	; (8004384 <vTaskPlaceOnEventList+0x34>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	3318      	adds	r3, #24
 800436c:	4619      	mov	r1, r3
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f7fe fd11 	bl	8002d96 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004374:	2101      	movs	r1, #1
 8004376:	6838      	ldr	r0, [r7, #0]
 8004378:	f000 fa36 	bl	80047e8 <prvAddCurrentTaskToDelayedList>
}
 800437c:	bf00      	nop
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}
 8004384:	20003938 	.word	0x20003938

08004388 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d102      	bne.n	80043a0 <vTaskPlaceOnEventListRestricted+0x18>
 800439a:	f7fe fefd 	bl	8003198 <ulSetInterruptMask>
 800439e:	e7fe      	b.n	800439e <vTaskPlaceOnEventListRestricted+0x16>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80043a0:	4b0a      	ldr	r3, [pc, #40]	; (80043cc <vTaskPlaceOnEventListRestricted+0x44>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	3318      	adds	r3, #24
 80043a6:	4619      	mov	r1, r3
 80043a8:	68f8      	ldr	r0, [r7, #12]
 80043aa:	f7fe fcd0 	bl	8002d4e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d002      	beq.n	80043ba <vTaskPlaceOnEventListRestricted+0x32>
		{
			xTicksToWait = portMAX_DELAY;
 80043b4:	f04f 33ff 	mov.w	r3, #4294967295
 80043b8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80043ba:	6879      	ldr	r1, [r7, #4]
 80043bc:	68b8      	ldr	r0, [r7, #8]
 80043be:	f000 fa13 	bl	80047e8 <prvAddCurrentTaskToDelayedList>
	}
 80043c2:	bf00      	nop
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	20003938 	.word	0x20003938

080043d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d102      	bne.n	80043ec <xTaskRemoveFromEventList+0x1c>
 80043e6:	f7fe fed7 	bl	8003198 <ulSetInterruptMask>
 80043ea:	e7fe      	b.n	80043ea <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	3318      	adds	r3, #24
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7fe fd09 	bl	8002e08 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043f6:	4b1e      	ldr	r3, [pc, #120]	; (8004470 <xTaskRemoveFromEventList+0xa0>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d11d      	bne.n	800443a <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	3304      	adds	r3, #4
 8004402:	4618      	mov	r0, r3
 8004404:	f7fe fd00 	bl	8002e08 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800440c:	4b19      	ldr	r3, [pc, #100]	; (8004474 <xTaskRemoveFromEventList+0xa4>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	429a      	cmp	r2, r3
 8004412:	d903      	bls.n	800441c <xTaskRemoveFromEventList+0x4c>
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004418:	4a16      	ldr	r2, [pc, #88]	; (8004474 <xTaskRemoveFromEventList+0xa4>)
 800441a:	6013      	str	r3, [r2, #0]
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004420:	4613      	mov	r3, r2
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	4413      	add	r3, r2
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	4a13      	ldr	r2, [pc, #76]	; (8004478 <xTaskRemoveFromEventList+0xa8>)
 800442a:	441a      	add	r2, r3
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	3304      	adds	r3, #4
 8004430:	4619      	mov	r1, r3
 8004432:	4610      	mov	r0, r2
 8004434:	f7fe fc8b 	bl	8002d4e <vListInsertEnd>
 8004438:	e005      	b.n	8004446 <xTaskRemoveFromEventList+0x76>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	3318      	adds	r3, #24
 800443e:	4619      	mov	r1, r3
 8004440:	480e      	ldr	r0, [pc, #56]	; (800447c <xTaskRemoveFromEventList+0xac>)
 8004442:	f7fe fc84 	bl	8002d4e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800444a:	4b0d      	ldr	r3, [pc, #52]	; (8004480 <xTaskRemoveFromEventList+0xb0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004450:	429a      	cmp	r2, r3
 8004452:	d905      	bls.n	8004460 <xTaskRemoveFromEventList+0x90>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004454:	2301      	movs	r3, #1
 8004456:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004458:	4b0a      	ldr	r3, [pc, #40]	; (8004484 <xTaskRemoveFromEventList+0xb4>)
 800445a:	2201      	movs	r2, #1
 800445c:	601a      	str	r2, [r3, #0]
 800445e:	e001      	b.n	8004464 <xTaskRemoveFromEventList+0x94>
	}
	else
	{
		xReturn = pdFALSE;
 8004460:	2300      	movs	r3, #0
 8004462:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8004464:	68fb      	ldr	r3, [r7, #12]
}
 8004466:	4618      	mov	r0, r3
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	20003e34 	.word	0x20003e34
 8004474:	20003e14 	.word	0x20003e14
 8004478:	2000393c 	.word	0x2000393c
 800447c:	20003dcc 	.word	0x20003dcc
 8004480:	20003938 	.word	0x20003938
 8004484:	20003e20 	.word	0x20003e20

08004488 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004490:	4b06      	ldr	r3, [pc, #24]	; (80044ac <vTaskInternalSetTimeOutState+0x24>)
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004498:	4b05      	ldr	r3, [pc, #20]	; (80044b0 <vTaskInternalSetTimeOutState+0x28>)
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	605a      	str	r2, [r3, #4]
}
 80044a0:	bf00      	nop
 80044a2:	370c      	adds	r7, #12
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr
 80044ac:	20003e24 	.word	0x20003e24
 80044b0:	20003e10 	.word	0x20003e10

080044b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b086      	sub	sp, #24
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d102      	bne.n	80044ca <xTaskCheckForTimeOut+0x16>
 80044c4:	f7fe fe68 	bl	8003198 <ulSetInterruptMask>
 80044c8:	e7fe      	b.n	80044c8 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d102      	bne.n	80044d6 <xTaskCheckForTimeOut+0x22>
 80044d0:	f7fe fe62 	bl	8003198 <ulSetInterruptMask>
 80044d4:	e7fe      	b.n	80044d4 <xTaskCheckForTimeOut+0x20>

	taskENTER_CRITICAL();
 80044d6:	f7fe fd29 	bl	8002f2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80044da:	4b1d      	ldr	r3, [pc, #116]	; (8004550 <xTaskCheckForTimeOut+0x9c>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f2:	d102      	bne.n	80044fa <xTaskCheckForTimeOut+0x46>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80044f4:	2300      	movs	r3, #0
 80044f6:	617b      	str	r3, [r7, #20]
 80044f8:	e023      	b.n	8004542 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	4b15      	ldr	r3, [pc, #84]	; (8004554 <xTaskCheckForTimeOut+0xa0>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	429a      	cmp	r2, r3
 8004504:	d007      	beq.n	8004516 <xTaskCheckForTimeOut+0x62>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	429a      	cmp	r2, r3
 800450e:	d302      	bcc.n	8004516 <xTaskCheckForTimeOut+0x62>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004510:	2301      	movs	r3, #1
 8004512:	617b      	str	r3, [r7, #20]
 8004514:	e015      	b.n	8004542 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	429a      	cmp	r2, r3
 800451e:	d20b      	bcs.n	8004538 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	1ad2      	subs	r2, r2, r3
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f7ff ffab 	bl	8004488 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004532:	2300      	movs	r3, #0
 8004534:	617b      	str	r3, [r7, #20]
 8004536:	e004      	b.n	8004542 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	2200      	movs	r2, #0
 800453c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800453e:	2301      	movs	r3, #1
 8004540:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8004542:	f7fe fd05 	bl	8002f50 <vPortExitCritical>

	return xReturn;
 8004546:	697b      	ldr	r3, [r7, #20]
}
 8004548:	4618      	mov	r0, r3
 800454a:	3718      	adds	r7, #24
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}
 8004550:	20003e10 	.word	0x20003e10
 8004554:	20003e24 	.word	0x20003e24

08004558 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004558:	b480      	push	{r7}
 800455a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800455c:	4b03      	ldr	r3, [pc, #12]	; (800456c <vTaskMissedYield+0x14>)
 800455e:	2201      	movs	r2, #1
 8004560:	601a      	str	r2, [r3, #0]
}
 8004562:	bf00      	nop
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr
 800456c:	20003e20 	.word	0x20003e20

08004570 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004578:	f000 f844 	bl	8004604 <prvCheckTasksWaitingTermination>
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
 800457c:	f7fe fcc4 	bl	8002f08 <vPortYield>
		prvCheckTasksWaitingTermination();
 8004580:	e7fa      	b.n	8004578 <prvIdleTask+0x8>
	...

08004584 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800458a:	2300      	movs	r3, #0
 800458c:	607b      	str	r3, [r7, #4]
 800458e:	e00c      	b.n	80045aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	4613      	mov	r3, r2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	4413      	add	r3, r2
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	4a12      	ldr	r2, [pc, #72]	; (80045e4 <prvInitialiseTaskLists+0x60>)
 800459c:	4413      	add	r3, r2
 800459e:	4618      	mov	r0, r3
 80045a0:	f7fe fba8 	bl	8002cf4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	3301      	adds	r3, #1
 80045a8:	607b      	str	r3, [r7, #4]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2b37      	cmp	r3, #55	; 0x37
 80045ae:	d9ef      	bls.n	8004590 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80045b0:	480d      	ldr	r0, [pc, #52]	; (80045e8 <prvInitialiseTaskLists+0x64>)
 80045b2:	f7fe fb9f 	bl	8002cf4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80045b6:	480d      	ldr	r0, [pc, #52]	; (80045ec <prvInitialiseTaskLists+0x68>)
 80045b8:	f7fe fb9c 	bl	8002cf4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80045bc:	480c      	ldr	r0, [pc, #48]	; (80045f0 <prvInitialiseTaskLists+0x6c>)
 80045be:	f7fe fb99 	bl	8002cf4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80045c2:	480c      	ldr	r0, [pc, #48]	; (80045f4 <prvInitialiseTaskLists+0x70>)
 80045c4:	f7fe fb96 	bl	8002cf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80045c8:	480b      	ldr	r0, [pc, #44]	; (80045f8 <prvInitialiseTaskLists+0x74>)
 80045ca:	f7fe fb93 	bl	8002cf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80045ce:	4b0b      	ldr	r3, [pc, #44]	; (80045fc <prvInitialiseTaskLists+0x78>)
 80045d0:	4a05      	ldr	r2, [pc, #20]	; (80045e8 <prvInitialiseTaskLists+0x64>)
 80045d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80045d4:	4b0a      	ldr	r3, [pc, #40]	; (8004600 <prvInitialiseTaskLists+0x7c>)
 80045d6:	4a05      	ldr	r2, [pc, #20]	; (80045ec <prvInitialiseTaskLists+0x68>)
 80045d8:	601a      	str	r2, [r3, #0]
}
 80045da:	bf00      	nop
 80045dc:	3708      	adds	r7, #8
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	2000393c 	.word	0x2000393c
 80045e8:	20003d9c 	.word	0x20003d9c
 80045ec:	20003db0 	.word	0x20003db0
 80045f0:	20003dcc 	.word	0x20003dcc
 80045f4:	20003de0 	.word	0x20003de0
 80045f8:	20003df8 	.word	0x20003df8
 80045fc:	20003dc4 	.word	0x20003dc4
 8004600:	20003dc8 	.word	0x20003dc8

08004604 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800460a:	e019      	b.n	8004640 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800460c:	f7fe fc8e 	bl	8002f2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004610:	4b10      	ldr	r3, [pc, #64]	; (8004654 <prvCheckTasksWaitingTermination+0x50>)
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	3304      	adds	r3, #4
 800461c:	4618      	mov	r0, r3
 800461e:	f7fe fbf3 	bl	8002e08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004622:	4b0d      	ldr	r3, [pc, #52]	; (8004658 <prvCheckTasksWaitingTermination+0x54>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	3b01      	subs	r3, #1
 8004628:	4a0b      	ldr	r2, [pc, #44]	; (8004658 <prvCheckTasksWaitingTermination+0x54>)
 800462a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800462c:	4b0b      	ldr	r3, [pc, #44]	; (800465c <prvCheckTasksWaitingTermination+0x58>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	3b01      	subs	r3, #1
 8004632:	4a0a      	ldr	r2, [pc, #40]	; (800465c <prvCheckTasksWaitingTermination+0x58>)
 8004634:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004636:	f7fe fc8b 	bl	8002f50 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f810 	bl	8004660 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004640:	4b06      	ldr	r3, [pc, #24]	; (800465c <prvCheckTasksWaitingTermination+0x58>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1e1      	bne.n	800460c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004648:	bf00      	nop
 800464a:	bf00      	nop
 800464c:	3708      	adds	r7, #8
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	20003de0 	.word	0x20003de0
 8004658:	20003e0c 	.word	0x20003e0c
 800465c:	20003df4 	.word	0x20003df4

08004660 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800466e:	2b00      	cmp	r3, #0
 8004670:	d108      	bne.n	8004684 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004676:	4618      	mov	r0, r3
 8004678:	f7fe fa2e 	bl	8002ad8 <vPortFree>
				vPortFree( pxTCB );
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f7fe fa2b 	bl	8002ad8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004682:	e010      	b.n	80046a6 <prvDeleteTCB+0x46>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800468a:	2b01      	cmp	r3, #1
 800468c:	d103      	bne.n	8004696 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7fe fa22 	bl	8002ad8 <vPortFree>
	}
 8004694:	e007      	b.n	80046a6 <prvDeleteTCB+0x46>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800469c:	2b02      	cmp	r3, #2
 800469e:	d002      	beq.n	80046a6 <prvDeleteTCB+0x46>
 80046a0:	f7fe fd7a 	bl	8003198 <ulSetInterruptMask>
 80046a4:	e7fe      	b.n	80046a4 <prvDeleteTCB+0x44>
	}
 80046a6:	bf00      	nop
 80046a8:	3708      	adds	r7, #8
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
	...

080046b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046b6:	4b0c      	ldr	r3, [pc, #48]	; (80046e8 <prvResetNextTaskUnblockTime+0x38>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d104      	bne.n	80046ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80046c0:	4b0a      	ldr	r3, [pc, #40]	; (80046ec <prvResetNextTaskUnblockTime+0x3c>)
 80046c2:	f04f 32ff 	mov.w	r2, #4294967295
 80046c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80046c8:	e008      	b.n	80046dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046ca:	4b07      	ldr	r3, [pc, #28]	; (80046e8 <prvResetNextTaskUnblockTime+0x38>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	4a04      	ldr	r2, [pc, #16]	; (80046ec <prvResetNextTaskUnblockTime+0x3c>)
 80046da:	6013      	str	r3, [r2, #0]
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr
 80046e8:	20003dc4 	.word	0x20003dc4
 80046ec:	20003e2c 	.word	0x20003e2c

080046f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80046f6:	4b0b      	ldr	r3, [pc, #44]	; (8004724 <xTaskGetSchedulerState+0x34>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d102      	bne.n	8004704 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80046fe:	2301      	movs	r3, #1
 8004700:	607b      	str	r3, [r7, #4]
 8004702:	e008      	b.n	8004716 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004704:	4b08      	ldr	r3, [pc, #32]	; (8004728 <xTaskGetSchedulerState+0x38>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d102      	bne.n	8004712 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800470c:	2302      	movs	r3, #2
 800470e:	607b      	str	r3, [r7, #4]
 8004710:	e001      	b.n	8004716 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004712:	2300      	movs	r3, #0
 8004714:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004716:	687b      	ldr	r3, [r7, #4]
	}
 8004718:	4618      	mov	r0, r3
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr
 8004724:	20003e18 	.word	0x20003e18
 8004728:	20003e34 	.word	0x20003e34

0800472c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004738:	2300      	movs	r3, #0
 800473a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d046      	beq.n	80047d0 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004742:	4b26      	ldr	r3, [pc, #152]	; (80047dc <xTaskPriorityDisinherit+0xb0>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68ba      	ldr	r2, [r7, #8]
 8004748:	429a      	cmp	r2, r3
 800474a:	d002      	beq.n	8004752 <xTaskPriorityDisinherit+0x26>
 800474c:	f7fe fd24 	bl	8003198 <ulSetInterruptMask>
 8004750:	e7fe      	b.n	8004750 <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004756:	2b00      	cmp	r3, #0
 8004758:	d102      	bne.n	8004760 <xTaskPriorityDisinherit+0x34>
 800475a:	f7fe fd1d 	bl	8003198 <ulSetInterruptMask>
 800475e:	e7fe      	b.n	800475e <xTaskPriorityDisinherit+0x32>
			( pxTCB->uxMutexesHeld )--;
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004764:	1e5a      	subs	r2, r3, #1
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004772:	429a      	cmp	r2, r3
 8004774:	d02c      	beq.n	80047d0 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800477a:	2b00      	cmp	r3, #0
 800477c:	d128      	bne.n	80047d0 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	3304      	adds	r3, #4
 8004782:	4618      	mov	r0, r3
 8004784:	f7fe fb40 	bl	8002e08 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004794:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047a0:	4b0f      	ldr	r3, [pc, #60]	; (80047e0 <xTaskPriorityDisinherit+0xb4>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d903      	bls.n	80047b0 <xTaskPriorityDisinherit+0x84>
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ac:	4a0c      	ldr	r2, [pc, #48]	; (80047e0 <xTaskPriorityDisinherit+0xb4>)
 80047ae:	6013      	str	r3, [r2, #0]
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047b4:	4613      	mov	r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	4413      	add	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	4a09      	ldr	r2, [pc, #36]	; (80047e4 <xTaskPriorityDisinherit+0xb8>)
 80047be:	441a      	add	r2, r3
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	3304      	adds	r3, #4
 80047c4:	4619      	mov	r1, r3
 80047c6:	4610      	mov	r0, r2
 80047c8:	f7fe fac1 	bl	8002d4e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80047cc:	2301      	movs	r3, #1
 80047ce:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80047d0:	68fb      	ldr	r3, [r7, #12]
	}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	20003938 	.word	0x20003938
 80047e0:	20003e14 	.word	0x20003e14
 80047e4:	2000393c 	.word	0x2000393c

080047e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80047f2:	4b21      	ldr	r3, [pc, #132]	; (8004878 <prvAddCurrentTaskToDelayedList+0x90>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80047f8:	4b20      	ldr	r3, [pc, #128]	; (800487c <prvAddCurrentTaskToDelayedList+0x94>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	3304      	adds	r3, #4
 80047fe:	4618      	mov	r0, r3
 8004800:	f7fe fb02 	bl	8002e08 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800480a:	d10a      	bne.n	8004822 <prvAddCurrentTaskToDelayedList+0x3a>
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d007      	beq.n	8004822 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004812:	4b1a      	ldr	r3, [pc, #104]	; (800487c <prvAddCurrentTaskToDelayedList+0x94>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	3304      	adds	r3, #4
 8004818:	4619      	mov	r1, r3
 800481a:	4819      	ldr	r0, [pc, #100]	; (8004880 <prvAddCurrentTaskToDelayedList+0x98>)
 800481c:	f7fe fa97 	bl	8002d4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004820:	e026      	b.n	8004870 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004822:	68fa      	ldr	r2, [r7, #12]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4413      	add	r3, r2
 8004828:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800482a:	4b14      	ldr	r3, [pc, #80]	; (800487c <prvAddCurrentTaskToDelayedList+0x94>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68ba      	ldr	r2, [r7, #8]
 8004830:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004832:	68ba      	ldr	r2, [r7, #8]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	429a      	cmp	r2, r3
 8004838:	d209      	bcs.n	800484e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800483a:	4b12      	ldr	r3, [pc, #72]	; (8004884 <prvAddCurrentTaskToDelayedList+0x9c>)
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	4b0f      	ldr	r3, [pc, #60]	; (800487c <prvAddCurrentTaskToDelayedList+0x94>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	3304      	adds	r3, #4
 8004844:	4619      	mov	r1, r3
 8004846:	4610      	mov	r0, r2
 8004848:	f7fe faa5 	bl	8002d96 <vListInsert>
}
 800484c:	e010      	b.n	8004870 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800484e:	4b0e      	ldr	r3, [pc, #56]	; (8004888 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	4b0a      	ldr	r3, [pc, #40]	; (800487c <prvAddCurrentTaskToDelayedList+0x94>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	3304      	adds	r3, #4
 8004858:	4619      	mov	r1, r3
 800485a:	4610      	mov	r0, r2
 800485c:	f7fe fa9b 	bl	8002d96 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004860:	4b0a      	ldr	r3, [pc, #40]	; (800488c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	429a      	cmp	r2, r3
 8004868:	d202      	bcs.n	8004870 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800486a:	4a08      	ldr	r2, [pc, #32]	; (800488c <prvAddCurrentTaskToDelayedList+0xa4>)
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	6013      	str	r3, [r2, #0]
}
 8004870:	bf00      	nop
 8004872:	3710      	adds	r7, #16
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	20003e10 	.word	0x20003e10
 800487c:	20003938 	.word	0x20003938
 8004880:	20003df8 	.word	0x20003df8
 8004884:	20003dc8 	.word	0x20003dc8
 8004888:	20003dc4 	.word	0x20003dc4
 800488c:	20003e2c 	.word	0x20003e2c

08004890 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b088      	sub	sp, #32
 8004894:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004896:	2300      	movs	r3, #0
 8004898:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800489a:	f000 fac7 	bl	8004e2c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800489e:	4b18      	ldr	r3, [pc, #96]	; (8004900 <xTimerCreateTimerTask+0x70>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d020      	beq.n	80048e8 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80048a6:	2300      	movs	r3, #0
 80048a8:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80048aa:	2300      	movs	r3, #0
 80048ac:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80048ae:	463a      	mov	r2, r7
 80048b0:	1d39      	adds	r1, r7, #4
 80048b2:	f107 0308 	add.w	r3, r7, #8
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7fe f840 	bl	800293c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80048bc:	6839      	ldr	r1, [r7, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	68ba      	ldr	r2, [r7, #8]
 80048c2:	9202      	str	r2, [sp, #8]
 80048c4:	9301      	str	r3, [sp, #4]
 80048c6:	2302      	movs	r3, #2
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	2300      	movs	r3, #0
 80048cc:	460a      	mov	r2, r1
 80048ce:	490d      	ldr	r1, [pc, #52]	; (8004904 <xTimerCreateTimerTask+0x74>)
 80048d0:	480d      	ldr	r0, [pc, #52]	; (8004908 <xTimerCreateTimerTask+0x78>)
 80048d2:	f7ff f8df 	bl	8003a94 <xTaskCreateStatic>
 80048d6:	4603      	mov	r3, r0
 80048d8:	4a0c      	ldr	r2, [pc, #48]	; (800490c <xTimerCreateTimerTask+0x7c>)
 80048da:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80048dc:	4b0b      	ldr	r3, [pc, #44]	; (800490c <xTimerCreateTimerTask+0x7c>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d001      	beq.n	80048e8 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 80048e4:	2301      	movs	r3, #1
 80048e6:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d102      	bne.n	80048f4 <xTimerCreateTimerTask+0x64>
 80048ee:	f7fe fc53 	bl	8003198 <ulSetInterruptMask>
 80048f2:	e7fe      	b.n	80048f2 <xTimerCreateTimerTask+0x62>
	return xReturn;
 80048f4:	68fb      	ldr	r3, [r7, #12]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	20003e68 	.word	0x20003e68
 8004904:	08005928 	.word	0x08005928
 8004908:	08004a25 	.word	0x08004a25
 800490c:	20003e6c 	.word	0x20003e6c

08004910 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b08a      	sub	sp, #40	; 0x28
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
 800491c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800491e:	2300      	movs	r3, #0
 8004920:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d102      	bne.n	800492e <xTimerGenericCommand+0x1e>
 8004928:	f7fe fc36 	bl	8003198 <ulSetInterruptMask>
 800492c:	e7fe      	b.n	800492c <xTimerGenericCommand+0x1c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800492e:	4b1a      	ldr	r3, [pc, #104]	; (8004998 <xTimerGenericCommand+0x88>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d02a      	beq.n	800498c <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	2b05      	cmp	r3, #5
 8004946:	dc18      	bgt.n	800497a <xTimerGenericCommand+0x6a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004948:	f7ff fed2 	bl	80046f0 <xTaskGetSchedulerState>
 800494c:	4603      	mov	r3, r0
 800494e:	2b02      	cmp	r3, #2
 8004950:	d109      	bne.n	8004966 <xTimerGenericCommand+0x56>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004952:	4b11      	ldr	r3, [pc, #68]	; (8004998 <xTimerGenericCommand+0x88>)
 8004954:	6818      	ldr	r0, [r3, #0]
 8004956:	f107 0114 	add.w	r1, r7, #20
 800495a:	2300      	movs	r3, #0
 800495c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800495e:	f7fe fd49 	bl	80033f4 <xQueueGenericSend>
 8004962:	6278      	str	r0, [r7, #36]	; 0x24
 8004964:	e012      	b.n	800498c <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004966:	4b0c      	ldr	r3, [pc, #48]	; (8004998 <xTimerGenericCommand+0x88>)
 8004968:	6818      	ldr	r0, [r3, #0]
 800496a:	f107 0114 	add.w	r1, r7, #20
 800496e:	2300      	movs	r3, #0
 8004970:	2200      	movs	r2, #0
 8004972:	f7fe fd3f 	bl	80033f4 <xQueueGenericSend>
 8004976:	6278      	str	r0, [r7, #36]	; 0x24
 8004978:	e008      	b.n	800498c <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800497a:	4b07      	ldr	r3, [pc, #28]	; (8004998 <xTimerGenericCommand+0x88>)
 800497c:	6818      	ldr	r0, [r3, #0]
 800497e:	f107 0114 	add.w	r1, r7, #20
 8004982:	2300      	movs	r3, #0
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	f7fe fdf3 	bl	8003570 <xQueueGenericSendFromISR>
 800498a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800498c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800498e:	4618      	mov	r0, r3
 8004990:	3728      	adds	r7, #40	; 0x28
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	20003e68 	.word	0x20003e68

0800499c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b086      	sub	sp, #24
 80049a0:	af02      	add	r7, sp, #8
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049a6:	4b1e      	ldr	r3, [pc, #120]	; (8004a20 <prvProcessExpiredTimer+0x84>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	3304      	adds	r3, #4
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7fe fa27 	bl	8002e08 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049c0:	f003 0304 	and.w	r3, r3, #4
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d01a      	beq.n	80049fe <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	699a      	ldr	r2, [r3, #24]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	18d1      	adds	r1, r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	683a      	ldr	r2, [r7, #0]
 80049d4:	68f8      	ldr	r0, [r7, #12]
 80049d6:	f000 f8c1 	bl	8004b5c <prvInsertTimerInActiveList>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d017      	beq.n	8004a10 <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80049e0:	2300      	movs	r3, #0
 80049e2:	9300      	str	r3, [sp, #0]
 80049e4:	2300      	movs	r3, #0
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	2100      	movs	r1, #0
 80049ea:	68f8      	ldr	r0, [r7, #12]
 80049ec:	f7ff ff90 	bl	8004910 <xTimerGenericCommand>
 80049f0:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d10b      	bne.n	8004a10 <prvProcessExpiredTimer+0x74>
 80049f8:	f7fe fbce 	bl	8003198 <ulSetInterruptMask>
 80049fc:	e7fe      	b.n	80049fc <prvProcessExpiredTimer+0x60>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a04:	f023 0301 	bic.w	r3, r3, #1
 8004a08:	b2da      	uxtb	r2, r3
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6a1b      	ldr	r3, [r3, #32]
 8004a14:	68f8      	ldr	r0, [r7, #12]
 8004a16:	4798      	blx	r3
}
 8004a18:	bf00      	nop
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	20003e60 	.word	0x20003e60

08004a24 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a2c:	f107 0308 	add.w	r3, r7, #8
 8004a30:	4618      	mov	r0, r3
 8004a32:	f000 f84f 	bl	8004ad4 <prvGetNextExpireTime>
 8004a36:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	f000 f803 	bl	8004a48 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004a42:	f000 f8cd 	bl	8004be0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a46:	e7f1      	b.n	8004a2c <prvTimerTask+0x8>

08004a48 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004a52:	f7ff fae3 	bl	800401c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004a56:	f107 0308 	add.w	r3, r7, #8
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f000 f85e 	bl	8004b1c <prvSampleTimeNow>
 8004a60:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d12a      	bne.n	8004abe <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d10a      	bne.n	8004a84 <prvProcessTimerOrBlockTask+0x3c>
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	429a      	cmp	r2, r3
 8004a74:	d806      	bhi.n	8004a84 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004a76:	f7ff fadf 	bl	8004038 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004a7a:	68f9      	ldr	r1, [r7, #12]
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f7ff ff8d 	bl	800499c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004a82:	e01e      	b.n	8004ac2 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d008      	beq.n	8004a9c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004a8a:	4b10      	ldr	r3, [pc, #64]	; (8004acc <prvProcessTimerOrBlockTask+0x84>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d101      	bne.n	8004a98 <prvProcessTimerOrBlockTask+0x50>
 8004a94:	2301      	movs	r3, #1
 8004a96:	e000      	b.n	8004a9a <prvProcessTimerOrBlockTask+0x52>
 8004a98:	2300      	movs	r3, #0
 8004a9a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004a9c:	4b0c      	ldr	r3, [pc, #48]	; (8004ad0 <prvProcessTimerOrBlockTask+0x88>)
 8004a9e:	6818      	ldr	r0, [r3, #0]
 8004aa0:	687a      	ldr	r2, [r7, #4]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	683a      	ldr	r2, [r7, #0]
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	f7fe ffbf 	bl	8003a2c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004aae:	f7ff fac3 	bl	8004038 <xTaskResumeAll>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d104      	bne.n	8004ac2 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 8004ab8:	f7fe fa26 	bl	8002f08 <vPortYield>
}
 8004abc:	e001      	b.n	8004ac2 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 8004abe:	f7ff fabb 	bl	8004038 <xTaskResumeAll>
}
 8004ac2:	bf00      	nop
 8004ac4:	3710      	adds	r7, #16
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	20003e64 	.word	0x20003e64
 8004ad0:	20003e68 	.word	0x20003e68

08004ad4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b085      	sub	sp, #20
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004adc:	4b0e      	ldr	r3, [pc, #56]	; (8004b18 <prvGetNextExpireTime+0x44>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d101      	bne.n	8004aea <prvGetNextExpireTime+0x16>
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	e000      	b.n	8004aec <prvGetNextExpireTime+0x18>
 8004aea:	2200      	movs	r2, #0
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d105      	bne.n	8004b04 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004af8:	4b07      	ldr	r3, [pc, #28]	; (8004b18 <prvGetNextExpireTime+0x44>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	60fb      	str	r3, [r7, #12]
 8004b02:	e001      	b.n	8004b08 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004b04:	2300      	movs	r3, #0
 8004b06:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004b08:	68fb      	ldr	r3, [r7, #12]
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	20003e60 	.word	0x20003e60

08004b1c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004b24:	f7ff fb10 	bl	8004148 <xTaskGetTickCount>
 8004b28:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004b2a:	4b0b      	ldr	r3, [pc, #44]	; (8004b58 <prvSampleTimeNow+0x3c>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d205      	bcs.n	8004b40 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004b34:	f000 f91e 	bl	8004d74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	601a      	str	r2, [r3, #0]
 8004b3e:	e002      	b.n	8004b46 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004b46:	4a04      	ldr	r2, [pc, #16]	; (8004b58 <prvSampleTimeNow+0x3c>)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3710      	adds	r7, #16
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	20003e70 	.word	0x20003e70

08004b5c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b086      	sub	sp, #24
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	607a      	str	r2, [r7, #4]
 8004b68:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004b7a:	68ba      	ldr	r2, [r7, #8]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d812      	bhi.n	8004ba8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	1ad2      	subs	r2, r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	699b      	ldr	r3, [r3, #24]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d302      	bcc.n	8004b96 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004b90:	2301      	movs	r3, #1
 8004b92:	617b      	str	r3, [r7, #20]
 8004b94:	e01b      	b.n	8004bce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004b96:	4b10      	ldr	r3, [pc, #64]	; (8004bd8 <prvInsertTimerInActiveList+0x7c>)
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	4610      	mov	r0, r2
 8004ba2:	f7fe f8f8 	bl	8002d96 <vListInsert>
 8004ba6:	e012      	b.n	8004bce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d206      	bcs.n	8004bbe <prvInsertTimerInActiveList+0x62>
 8004bb0:	68ba      	ldr	r2, [r7, #8]
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d302      	bcc.n	8004bbe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	617b      	str	r3, [r7, #20]
 8004bbc:	e007      	b.n	8004bce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004bbe:	4b07      	ldr	r3, [pc, #28]	; (8004bdc <prvInsertTimerInActiveList+0x80>)
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	3304      	adds	r3, #4
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	4610      	mov	r0, r2
 8004bca:	f7fe f8e4 	bl	8002d96 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004bce:	697b      	ldr	r3, [r7, #20]
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3718      	adds	r7, #24
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	20003e64 	.word	0x20003e64
 8004bdc:	20003e60 	.word	0x20003e60

08004be0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b08c      	sub	sp, #48	; 0x30
 8004be4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004be6:	e0b2      	b.n	8004d4e <prvProcessReceivedCommands+0x16e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	da11      	bge.n	8004c12 <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004bee:	f107 0308 	add.w	r3, r7, #8
 8004bf2:	3304      	adds	r3, #4
 8004bf4:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d102      	bne.n	8004c02 <prvProcessReceivedCommands+0x22>
 8004bfc:	f7fe facc 	bl	8003198 <ulSetInterruptMask>
 8004c00:	e7fe      	b.n	8004c00 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c08:	6850      	ldr	r0, [r2, #4]
 8004c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c0c:	6892      	ldr	r2, [r2, #8]
 8004c0e:	4611      	mov	r1, r2
 8004c10:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	f2c0 8099 	blt.w	8004d4c <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004c1e:	6a3b      	ldr	r3, [r7, #32]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d004      	beq.n	8004c30 <prvProcessReceivedCommands+0x50>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c26:	6a3b      	ldr	r3, [r7, #32]
 8004c28:	3304      	adds	r3, #4
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f7fe f8ec 	bl	8002e08 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004c30:	1d3b      	adds	r3, r7, #4
 8004c32:	4618      	mov	r0, r3
 8004c34:	f7ff ff72 	bl	8004b1c <prvSampleTimeNow>
 8004c38:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	2b09      	cmp	r3, #9
 8004c3e:	f200 8086 	bhi.w	8004d4e <prvProcessReceivedCommands+0x16e>
 8004c42:	a201      	add	r2, pc, #4	; (adr r2, 8004c48 <prvProcessReceivedCommands+0x68>)
 8004c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c48:	08004c71 	.word	0x08004c71
 8004c4c:	08004c71 	.word	0x08004c71
 8004c50:	08004c71 	.word	0x08004c71
 8004c54:	08004cd5 	.word	0x08004cd5
 8004c58:	08004ce9 	.word	0x08004ce9
 8004c5c:	08004d23 	.word	0x08004d23
 8004c60:	08004c71 	.word	0x08004c71
 8004c64:	08004c71 	.word	0x08004c71
 8004c68:	08004cd5 	.word	0x08004cd5
 8004c6c:	08004ce9 	.word	0x08004ce9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c76:	f043 0301 	orr.w	r3, r3, #1
 8004c7a:	b2da      	uxtb	r2, r3
 8004c7c:	6a3b      	ldr	r3, [r7, #32]
 8004c7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	6a3b      	ldr	r3, [r7, #32]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	18d1      	adds	r1, r2, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	69fa      	ldr	r2, [r7, #28]
 8004c8e:	6a38      	ldr	r0, [r7, #32]
 8004c90:	f7ff ff64 	bl	8004b5c <prvInsertTimerInActiveList>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d059      	beq.n	8004d4e <prvProcessReceivedCommands+0x16e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c9a:	6a3b      	ldr	r3, [r7, #32]
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	6a38      	ldr	r0, [r7, #32]
 8004ca0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004ca2:	6a3b      	ldr	r3, [r7, #32]
 8004ca4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ca8:	f003 0304 	and.w	r3, r3, #4
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d04e      	beq.n	8004d4e <prvProcessReceivedCommands+0x16e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	6a3b      	ldr	r3, [r7, #32]
 8004cb4:	699b      	ldr	r3, [r3, #24]
 8004cb6:	441a      	add	r2, r3
 8004cb8:	2300      	movs	r3, #0
 8004cba:	9300      	str	r3, [sp, #0]
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	2100      	movs	r1, #0
 8004cc0:	6a38      	ldr	r0, [r7, #32]
 8004cc2:	f7ff fe25 	bl	8004910 <xTimerGenericCommand>
 8004cc6:	61b8      	str	r0, [r7, #24]
							configASSERT( xResult );
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d13f      	bne.n	8004d4e <prvProcessReceivedCommands+0x16e>
 8004cce:	f7fe fa63 	bl	8003198 <ulSetInterruptMask>
 8004cd2:	e7fe      	b.n	8004cd2 <prvProcessReceivedCommands+0xf2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004cd4:	6a3b      	ldr	r3, [r7, #32]
 8004cd6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004cda:	f023 0301 	bic.w	r3, r3, #1
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	6a3b      	ldr	r3, [r7, #32]
 8004ce2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004ce6:	e032      	b.n	8004d4e <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004ce8:	6a3b      	ldr	r3, [r7, #32]
 8004cea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004cee:	f043 0301 	orr.w	r3, r3, #1
 8004cf2:	b2da      	uxtb	r2, r3
 8004cf4:	6a3b      	ldr	r3, [r7, #32]
 8004cf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	6a3b      	ldr	r3, [r7, #32]
 8004cfe:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004d00:	6a3b      	ldr	r3, [r7, #32]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d102      	bne.n	8004d0e <prvProcessReceivedCommands+0x12e>
 8004d08:	f7fe fa46 	bl	8003198 <ulSetInterruptMask>
 8004d0c:	e7fe      	b.n	8004d0c <prvProcessReceivedCommands+0x12c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004d0e:	6a3b      	ldr	r3, [r7, #32]
 8004d10:	699a      	ldr	r2, [r3, #24]
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	18d1      	adds	r1, r2, r3
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	69fa      	ldr	r2, [r7, #28]
 8004d1a:	6a38      	ldr	r0, [r7, #32]
 8004d1c:	f7ff ff1e 	bl	8004b5c <prvInsertTimerInActiveList>
					break;
 8004d20:	e015      	b.n	8004d4e <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004d22:	6a3b      	ldr	r3, [r7, #32]
 8004d24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d28:	f003 0302 	and.w	r3, r3, #2
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d103      	bne.n	8004d38 <prvProcessReceivedCommands+0x158>
						{
							vPortFree( pxTimer );
 8004d30:	6a38      	ldr	r0, [r7, #32]
 8004d32:	f7fd fed1 	bl	8002ad8 <vPortFree>
 8004d36:	e00a      	b.n	8004d4e <prvProcessReceivedCommands+0x16e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d38:	6a3b      	ldr	r3, [r7, #32]
 8004d3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d3e:	f023 0301 	bic.w	r3, r3, #1
 8004d42:	b2da      	uxtb	r2, r3
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004d4a:	e000      	b.n	8004d4e <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004d4c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004d4e:	4b08      	ldr	r3, [pc, #32]	; (8004d70 <prvProcessReceivedCommands+0x190>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f107 0108 	add.w	r1, r7, #8
 8004d56:	2200      	movs	r2, #0
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f7fe fc7a 	bl	8003652 <xQueueReceive>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f47f af41 	bne.w	8004be8 <prvProcessReceivedCommands+0x8>
	}
}
 8004d66:	bf00      	nop
 8004d68:	bf00      	nop
 8004d6a:	3728      	adds	r7, #40	; 0x28
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	20003e68 	.word	0x20003e68

08004d74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b088      	sub	sp, #32
 8004d78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d7a:	e040      	b.n	8004dfe <prvSwitchTimerLists+0x8a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d7c:	4b29      	ldr	r3, [pc, #164]	; (8004e24 <prvSwitchTimerLists+0xb0>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	68db      	ldr	r3, [r3, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d86:	4b27      	ldr	r3, [pc, #156]	; (8004e24 <prvSwitchTimerLists+0xb0>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	3304      	adds	r3, #4
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7fe f837 	bl	8002e08 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6a1b      	ldr	r3, [r3, #32]
 8004d9e:	68f8      	ldr	r0, [r7, #12]
 8004da0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004da8:	f003 0304 	and.w	r3, r3, #4
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d026      	beq.n	8004dfe <prvSwitchTimerLists+0x8a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	4413      	add	r3, r2
 8004db8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d90e      	bls.n	8004de0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	68ba      	ldr	r2, [r7, #8]
 8004dc6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004dce:	4b15      	ldr	r3, [pc, #84]	; (8004e24 <prvSwitchTimerLists+0xb0>)
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	3304      	adds	r3, #4
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	4610      	mov	r0, r2
 8004dda:	f7fd ffdc 	bl	8002d96 <vListInsert>
 8004dde:	e00e      	b.n	8004dfe <prvSwitchTimerLists+0x8a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004de0:	2300      	movs	r3, #0
 8004de2:	9300      	str	r3, [sp, #0]
 8004de4:	2300      	movs	r3, #0
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	2100      	movs	r1, #0
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f7ff fd90 	bl	8004910 <xTimerGenericCommand>
 8004df0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d102      	bne.n	8004dfe <prvSwitchTimerLists+0x8a>
 8004df8:	f7fe f9ce 	bl	8003198 <ulSetInterruptMask>
 8004dfc:	e7fe      	b.n	8004dfc <prvSwitchTimerLists+0x88>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004dfe:	4b09      	ldr	r3, [pc, #36]	; (8004e24 <prvSwitchTimerLists+0xb0>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1b9      	bne.n	8004d7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004e08:	4b06      	ldr	r3, [pc, #24]	; (8004e24 <prvSwitchTimerLists+0xb0>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004e0e:	4b06      	ldr	r3, [pc, #24]	; (8004e28 <prvSwitchTimerLists+0xb4>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a04      	ldr	r2, [pc, #16]	; (8004e24 <prvSwitchTimerLists+0xb0>)
 8004e14:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004e16:	4a04      	ldr	r2, [pc, #16]	; (8004e28 <prvSwitchTimerLists+0xb4>)
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	6013      	str	r3, [r2, #0]
}
 8004e1c:	bf00      	nop
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	20003e60 	.word	0x20003e60
 8004e28:	20003e64 	.word	0x20003e64

08004e2c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b082      	sub	sp, #8
 8004e30:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004e32:	f7fe f87b 	bl	8002f2c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004e36:	4b15      	ldr	r3, [pc, #84]	; (8004e8c <prvCheckForValidListAndQueue+0x60>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d120      	bne.n	8004e80 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004e3e:	4814      	ldr	r0, [pc, #80]	; (8004e90 <prvCheckForValidListAndQueue+0x64>)
 8004e40:	f7fd ff58 	bl	8002cf4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004e44:	4813      	ldr	r0, [pc, #76]	; (8004e94 <prvCheckForValidListAndQueue+0x68>)
 8004e46:	f7fd ff55 	bl	8002cf4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004e4a:	4b13      	ldr	r3, [pc, #76]	; (8004e98 <prvCheckForValidListAndQueue+0x6c>)
 8004e4c:	4a10      	ldr	r2, [pc, #64]	; (8004e90 <prvCheckForValidListAndQueue+0x64>)
 8004e4e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004e50:	4b12      	ldr	r3, [pc, #72]	; (8004e9c <prvCheckForValidListAndQueue+0x70>)
 8004e52:	4a10      	ldr	r2, [pc, #64]	; (8004e94 <prvCheckForValidListAndQueue+0x68>)
 8004e54:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004e56:	2300      	movs	r3, #0
 8004e58:	9300      	str	r3, [sp, #0]
 8004e5a:	4b11      	ldr	r3, [pc, #68]	; (8004ea0 <prvCheckForValidListAndQueue+0x74>)
 8004e5c:	4a11      	ldr	r2, [pc, #68]	; (8004ea4 <prvCheckForValidListAndQueue+0x78>)
 8004e5e:	2110      	movs	r1, #16
 8004e60:	200a      	movs	r0, #10
 8004e62:	f7fe fa54 	bl	800330e <xQueueGenericCreateStatic>
 8004e66:	4603      	mov	r3, r0
 8004e68:	4a08      	ldr	r2, [pc, #32]	; (8004e8c <prvCheckForValidListAndQueue+0x60>)
 8004e6a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004e6c:	4b07      	ldr	r3, [pc, #28]	; (8004e8c <prvCheckForValidListAndQueue+0x60>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d005      	beq.n	8004e80 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004e74:	4b05      	ldr	r3, [pc, #20]	; (8004e8c <prvCheckForValidListAndQueue+0x60>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	490b      	ldr	r1, [pc, #44]	; (8004ea8 <prvCheckForValidListAndQueue+0x7c>)
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f7fe fdac 	bl	80039d8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e80:	f7fe f866 	bl	8002f50 <vPortExitCritical>
}
 8004e84:	bf00      	nop
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	20003e68 	.word	0x20003e68
 8004e90:	20003e38 	.word	0x20003e38
 8004e94:	20003e4c 	.word	0x20003e4c
 8004e98:	20003e60 	.word	0x20003e60
 8004e9c:	20003e64 	.word	0x20003e64
 8004ea0:	20003f14 	.word	0x20003f14
 8004ea4:	20003e74 	.word	0x20003e74
 8004ea8:	08005930 	.word	0x08005930

08004eac <__errno>:
 8004eac:	4b01      	ldr	r3, [pc, #4]	; (8004eb4 <__errno+0x8>)
 8004eae:	6818      	ldr	r0, [r3, #0]
 8004eb0:	4770      	bx	lr
 8004eb2:	bf00      	nop
 8004eb4:	2000001c 	.word	0x2000001c

08004eb8 <__libc_init_array>:
 8004eb8:	b570      	push	{r4, r5, r6, lr}
 8004eba:	4d0d      	ldr	r5, [pc, #52]	; (8004ef0 <__libc_init_array+0x38>)
 8004ebc:	2600      	movs	r6, #0
 8004ebe:	4c0d      	ldr	r4, [pc, #52]	; (8004ef4 <__libc_init_array+0x3c>)
 8004ec0:	1b64      	subs	r4, r4, r5
 8004ec2:	10a4      	asrs	r4, r4, #2
 8004ec4:	42a6      	cmp	r6, r4
 8004ec6:	d109      	bne.n	8004edc <__libc_init_array+0x24>
 8004ec8:	4d0b      	ldr	r5, [pc, #44]	; (8004ef8 <__libc_init_array+0x40>)
 8004eca:	2600      	movs	r6, #0
 8004ecc:	4c0b      	ldr	r4, [pc, #44]	; (8004efc <__libc_init_array+0x44>)
 8004ece:	f000 fcf1 	bl	80058b4 <_init>
 8004ed2:	1b64      	subs	r4, r4, r5
 8004ed4:	10a4      	asrs	r4, r4, #2
 8004ed6:	42a6      	cmp	r6, r4
 8004ed8:	d105      	bne.n	8004ee6 <__libc_init_array+0x2e>
 8004eda:	bd70      	pop	{r4, r5, r6, pc}
 8004edc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ee0:	3601      	adds	r6, #1
 8004ee2:	4798      	blx	r3
 8004ee4:	e7ee      	b.n	8004ec4 <__libc_init_array+0xc>
 8004ee6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004eea:	3601      	adds	r6, #1
 8004eec:	4798      	blx	r3
 8004eee:	e7f2      	b.n	8004ed6 <__libc_init_array+0x1e>
 8004ef0:	080059f8 	.word	0x080059f8
 8004ef4:	080059f8 	.word	0x080059f8
 8004ef8:	080059f8 	.word	0x080059f8
 8004efc:	080059fc 	.word	0x080059fc

08004f00 <memcpy>:
 8004f00:	440a      	add	r2, r1
 8004f02:	1e43      	subs	r3, r0, #1
 8004f04:	4291      	cmp	r1, r2
 8004f06:	d100      	bne.n	8004f0a <memcpy+0xa>
 8004f08:	4770      	bx	lr
 8004f0a:	b510      	push	{r4, lr}
 8004f0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f10:	4291      	cmp	r1, r2
 8004f12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f16:	d1f9      	bne.n	8004f0c <memcpy+0xc>
 8004f18:	bd10      	pop	{r4, pc}

08004f1a <memset>:
 8004f1a:	4402      	add	r2, r0
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d100      	bne.n	8004f24 <memset+0xa>
 8004f22:	4770      	bx	lr
 8004f24:	f803 1b01 	strb.w	r1, [r3], #1
 8004f28:	e7f9      	b.n	8004f1e <memset+0x4>
	...

08004f2c <_puts_r>:
 8004f2c:	b570      	push	{r4, r5, r6, lr}
 8004f2e:	460e      	mov	r6, r1
 8004f30:	4605      	mov	r5, r0
 8004f32:	b118      	cbz	r0, 8004f3c <_puts_r+0x10>
 8004f34:	6983      	ldr	r3, [r0, #24]
 8004f36:	b90b      	cbnz	r3, 8004f3c <_puts_r+0x10>
 8004f38:	f000 fa46 	bl	80053c8 <__sinit>
 8004f3c:	69ab      	ldr	r3, [r5, #24]
 8004f3e:	68ac      	ldr	r4, [r5, #8]
 8004f40:	b913      	cbnz	r3, 8004f48 <_puts_r+0x1c>
 8004f42:	4628      	mov	r0, r5
 8004f44:	f000 fa40 	bl	80053c8 <__sinit>
 8004f48:	4b2c      	ldr	r3, [pc, #176]	; (8004ffc <_puts_r+0xd0>)
 8004f4a:	429c      	cmp	r4, r3
 8004f4c:	d120      	bne.n	8004f90 <_puts_r+0x64>
 8004f4e:	686c      	ldr	r4, [r5, #4]
 8004f50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f52:	07db      	lsls	r3, r3, #31
 8004f54:	d405      	bmi.n	8004f62 <_puts_r+0x36>
 8004f56:	89a3      	ldrh	r3, [r4, #12]
 8004f58:	0598      	lsls	r0, r3, #22
 8004f5a:	d402      	bmi.n	8004f62 <_puts_r+0x36>
 8004f5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f5e:	f000 fad1 	bl	8005504 <__retarget_lock_acquire_recursive>
 8004f62:	89a3      	ldrh	r3, [r4, #12]
 8004f64:	0719      	lsls	r1, r3, #28
 8004f66:	d51d      	bpl.n	8004fa4 <_puts_r+0x78>
 8004f68:	6923      	ldr	r3, [r4, #16]
 8004f6a:	b1db      	cbz	r3, 8004fa4 <_puts_r+0x78>
 8004f6c:	3e01      	subs	r6, #1
 8004f6e:	68a3      	ldr	r3, [r4, #8]
 8004f70:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004f74:	3b01      	subs	r3, #1
 8004f76:	60a3      	str	r3, [r4, #8]
 8004f78:	bb39      	cbnz	r1, 8004fca <_puts_r+0x9e>
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	da38      	bge.n	8004ff0 <_puts_r+0xc4>
 8004f7e:	4622      	mov	r2, r4
 8004f80:	210a      	movs	r1, #10
 8004f82:	4628      	mov	r0, r5
 8004f84:	f000 f848 	bl	8005018 <__swbuf_r>
 8004f88:	3001      	adds	r0, #1
 8004f8a:	d011      	beq.n	8004fb0 <_puts_r+0x84>
 8004f8c:	250a      	movs	r5, #10
 8004f8e:	e011      	b.n	8004fb4 <_puts_r+0x88>
 8004f90:	4b1b      	ldr	r3, [pc, #108]	; (8005000 <_puts_r+0xd4>)
 8004f92:	429c      	cmp	r4, r3
 8004f94:	d101      	bne.n	8004f9a <_puts_r+0x6e>
 8004f96:	68ac      	ldr	r4, [r5, #8]
 8004f98:	e7da      	b.n	8004f50 <_puts_r+0x24>
 8004f9a:	4b1a      	ldr	r3, [pc, #104]	; (8005004 <_puts_r+0xd8>)
 8004f9c:	429c      	cmp	r4, r3
 8004f9e:	bf08      	it	eq
 8004fa0:	68ec      	ldreq	r4, [r5, #12]
 8004fa2:	e7d5      	b.n	8004f50 <_puts_r+0x24>
 8004fa4:	4621      	mov	r1, r4
 8004fa6:	4628      	mov	r0, r5
 8004fa8:	f000 f888 	bl	80050bc <__swsetup_r>
 8004fac:	2800      	cmp	r0, #0
 8004fae:	d0dd      	beq.n	8004f6c <_puts_r+0x40>
 8004fb0:	f04f 35ff 	mov.w	r5, #4294967295
 8004fb4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004fb6:	07da      	lsls	r2, r3, #31
 8004fb8:	d405      	bmi.n	8004fc6 <_puts_r+0x9a>
 8004fba:	89a3      	ldrh	r3, [r4, #12]
 8004fbc:	059b      	lsls	r3, r3, #22
 8004fbe:	d402      	bmi.n	8004fc6 <_puts_r+0x9a>
 8004fc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fc2:	f000 faa0 	bl	8005506 <__retarget_lock_release_recursive>
 8004fc6:	4628      	mov	r0, r5
 8004fc8:	bd70      	pop	{r4, r5, r6, pc}
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	da04      	bge.n	8004fd8 <_puts_r+0xac>
 8004fce:	69a2      	ldr	r2, [r4, #24]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	dc06      	bgt.n	8004fe2 <_puts_r+0xb6>
 8004fd4:	290a      	cmp	r1, #10
 8004fd6:	d004      	beq.n	8004fe2 <_puts_r+0xb6>
 8004fd8:	6823      	ldr	r3, [r4, #0]
 8004fda:	1c5a      	adds	r2, r3, #1
 8004fdc:	6022      	str	r2, [r4, #0]
 8004fde:	7019      	strb	r1, [r3, #0]
 8004fe0:	e7c5      	b.n	8004f6e <_puts_r+0x42>
 8004fe2:	4622      	mov	r2, r4
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	f000 f817 	bl	8005018 <__swbuf_r>
 8004fea:	3001      	adds	r0, #1
 8004fec:	d1bf      	bne.n	8004f6e <_puts_r+0x42>
 8004fee:	e7df      	b.n	8004fb0 <_puts_r+0x84>
 8004ff0:	6823      	ldr	r3, [r4, #0]
 8004ff2:	250a      	movs	r5, #10
 8004ff4:	1c5a      	adds	r2, r3, #1
 8004ff6:	6022      	str	r2, [r4, #0]
 8004ff8:	701d      	strb	r5, [r3, #0]
 8004ffa:	e7db      	b.n	8004fb4 <_puts_r+0x88>
 8004ffc:	080059b4 	.word	0x080059b4
 8005000:	080059d4 	.word	0x080059d4
 8005004:	08005994 	.word	0x08005994

08005008 <puts>:
 8005008:	4b02      	ldr	r3, [pc, #8]	; (8005014 <puts+0xc>)
 800500a:	4601      	mov	r1, r0
 800500c:	6818      	ldr	r0, [r3, #0]
 800500e:	f7ff bf8d 	b.w	8004f2c <_puts_r>
 8005012:	bf00      	nop
 8005014:	2000001c 	.word	0x2000001c

08005018 <__swbuf_r>:
 8005018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800501a:	460e      	mov	r6, r1
 800501c:	4614      	mov	r4, r2
 800501e:	4605      	mov	r5, r0
 8005020:	b118      	cbz	r0, 800502a <__swbuf_r+0x12>
 8005022:	6983      	ldr	r3, [r0, #24]
 8005024:	b90b      	cbnz	r3, 800502a <__swbuf_r+0x12>
 8005026:	f000 f9cf 	bl	80053c8 <__sinit>
 800502a:	4b21      	ldr	r3, [pc, #132]	; (80050b0 <__swbuf_r+0x98>)
 800502c:	429c      	cmp	r4, r3
 800502e:	d12b      	bne.n	8005088 <__swbuf_r+0x70>
 8005030:	686c      	ldr	r4, [r5, #4]
 8005032:	69a3      	ldr	r3, [r4, #24]
 8005034:	60a3      	str	r3, [r4, #8]
 8005036:	89a3      	ldrh	r3, [r4, #12]
 8005038:	071a      	lsls	r2, r3, #28
 800503a:	d52f      	bpl.n	800509c <__swbuf_r+0x84>
 800503c:	6923      	ldr	r3, [r4, #16]
 800503e:	b36b      	cbz	r3, 800509c <__swbuf_r+0x84>
 8005040:	6923      	ldr	r3, [r4, #16]
 8005042:	b2f6      	uxtb	r6, r6
 8005044:	6820      	ldr	r0, [r4, #0]
 8005046:	4637      	mov	r7, r6
 8005048:	1ac0      	subs	r0, r0, r3
 800504a:	6963      	ldr	r3, [r4, #20]
 800504c:	4283      	cmp	r3, r0
 800504e:	dc04      	bgt.n	800505a <__swbuf_r+0x42>
 8005050:	4621      	mov	r1, r4
 8005052:	4628      	mov	r0, r5
 8005054:	f000 f924 	bl	80052a0 <_fflush_r>
 8005058:	bb30      	cbnz	r0, 80050a8 <__swbuf_r+0x90>
 800505a:	68a3      	ldr	r3, [r4, #8]
 800505c:	3001      	adds	r0, #1
 800505e:	3b01      	subs	r3, #1
 8005060:	60a3      	str	r3, [r4, #8]
 8005062:	6823      	ldr	r3, [r4, #0]
 8005064:	1c5a      	adds	r2, r3, #1
 8005066:	6022      	str	r2, [r4, #0]
 8005068:	701e      	strb	r6, [r3, #0]
 800506a:	6963      	ldr	r3, [r4, #20]
 800506c:	4283      	cmp	r3, r0
 800506e:	d004      	beq.n	800507a <__swbuf_r+0x62>
 8005070:	89a3      	ldrh	r3, [r4, #12]
 8005072:	07db      	lsls	r3, r3, #31
 8005074:	d506      	bpl.n	8005084 <__swbuf_r+0x6c>
 8005076:	2e0a      	cmp	r6, #10
 8005078:	d104      	bne.n	8005084 <__swbuf_r+0x6c>
 800507a:	4621      	mov	r1, r4
 800507c:	4628      	mov	r0, r5
 800507e:	f000 f90f 	bl	80052a0 <_fflush_r>
 8005082:	b988      	cbnz	r0, 80050a8 <__swbuf_r+0x90>
 8005084:	4638      	mov	r0, r7
 8005086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005088:	4b0a      	ldr	r3, [pc, #40]	; (80050b4 <__swbuf_r+0x9c>)
 800508a:	429c      	cmp	r4, r3
 800508c:	d101      	bne.n	8005092 <__swbuf_r+0x7a>
 800508e:	68ac      	ldr	r4, [r5, #8]
 8005090:	e7cf      	b.n	8005032 <__swbuf_r+0x1a>
 8005092:	4b09      	ldr	r3, [pc, #36]	; (80050b8 <__swbuf_r+0xa0>)
 8005094:	429c      	cmp	r4, r3
 8005096:	bf08      	it	eq
 8005098:	68ec      	ldreq	r4, [r5, #12]
 800509a:	e7ca      	b.n	8005032 <__swbuf_r+0x1a>
 800509c:	4621      	mov	r1, r4
 800509e:	4628      	mov	r0, r5
 80050a0:	f000 f80c 	bl	80050bc <__swsetup_r>
 80050a4:	2800      	cmp	r0, #0
 80050a6:	d0cb      	beq.n	8005040 <__swbuf_r+0x28>
 80050a8:	f04f 37ff 	mov.w	r7, #4294967295
 80050ac:	e7ea      	b.n	8005084 <__swbuf_r+0x6c>
 80050ae:	bf00      	nop
 80050b0:	080059b4 	.word	0x080059b4
 80050b4:	080059d4 	.word	0x080059d4
 80050b8:	08005994 	.word	0x08005994

080050bc <__swsetup_r>:
 80050bc:	4b32      	ldr	r3, [pc, #200]	; (8005188 <__swsetup_r+0xcc>)
 80050be:	b570      	push	{r4, r5, r6, lr}
 80050c0:	681d      	ldr	r5, [r3, #0]
 80050c2:	4606      	mov	r6, r0
 80050c4:	460c      	mov	r4, r1
 80050c6:	b125      	cbz	r5, 80050d2 <__swsetup_r+0x16>
 80050c8:	69ab      	ldr	r3, [r5, #24]
 80050ca:	b913      	cbnz	r3, 80050d2 <__swsetup_r+0x16>
 80050cc:	4628      	mov	r0, r5
 80050ce:	f000 f97b 	bl	80053c8 <__sinit>
 80050d2:	4b2e      	ldr	r3, [pc, #184]	; (800518c <__swsetup_r+0xd0>)
 80050d4:	429c      	cmp	r4, r3
 80050d6:	d10f      	bne.n	80050f8 <__swsetup_r+0x3c>
 80050d8:	686c      	ldr	r4, [r5, #4]
 80050da:	89a3      	ldrh	r3, [r4, #12]
 80050dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80050e0:	0719      	lsls	r1, r3, #28
 80050e2:	d42c      	bmi.n	800513e <__swsetup_r+0x82>
 80050e4:	06dd      	lsls	r5, r3, #27
 80050e6:	d411      	bmi.n	800510c <__swsetup_r+0x50>
 80050e8:	2309      	movs	r3, #9
 80050ea:	6033      	str	r3, [r6, #0]
 80050ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80050f0:	f04f 30ff 	mov.w	r0, #4294967295
 80050f4:	81a3      	strh	r3, [r4, #12]
 80050f6:	e03e      	b.n	8005176 <__swsetup_r+0xba>
 80050f8:	4b25      	ldr	r3, [pc, #148]	; (8005190 <__swsetup_r+0xd4>)
 80050fa:	429c      	cmp	r4, r3
 80050fc:	d101      	bne.n	8005102 <__swsetup_r+0x46>
 80050fe:	68ac      	ldr	r4, [r5, #8]
 8005100:	e7eb      	b.n	80050da <__swsetup_r+0x1e>
 8005102:	4b24      	ldr	r3, [pc, #144]	; (8005194 <__swsetup_r+0xd8>)
 8005104:	429c      	cmp	r4, r3
 8005106:	bf08      	it	eq
 8005108:	68ec      	ldreq	r4, [r5, #12]
 800510a:	e7e6      	b.n	80050da <__swsetup_r+0x1e>
 800510c:	0758      	lsls	r0, r3, #29
 800510e:	d512      	bpl.n	8005136 <__swsetup_r+0x7a>
 8005110:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005112:	b141      	cbz	r1, 8005126 <__swsetup_r+0x6a>
 8005114:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005118:	4299      	cmp	r1, r3
 800511a:	d002      	beq.n	8005122 <__swsetup_r+0x66>
 800511c:	4630      	mov	r0, r6
 800511e:	f000 fa57 	bl	80055d0 <_free_r>
 8005122:	2300      	movs	r3, #0
 8005124:	6363      	str	r3, [r4, #52]	; 0x34
 8005126:	89a3      	ldrh	r3, [r4, #12]
 8005128:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800512c:	81a3      	strh	r3, [r4, #12]
 800512e:	2300      	movs	r3, #0
 8005130:	6063      	str	r3, [r4, #4]
 8005132:	6923      	ldr	r3, [r4, #16]
 8005134:	6023      	str	r3, [r4, #0]
 8005136:	89a3      	ldrh	r3, [r4, #12]
 8005138:	f043 0308 	orr.w	r3, r3, #8
 800513c:	81a3      	strh	r3, [r4, #12]
 800513e:	6923      	ldr	r3, [r4, #16]
 8005140:	b94b      	cbnz	r3, 8005156 <__swsetup_r+0x9a>
 8005142:	89a3      	ldrh	r3, [r4, #12]
 8005144:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005148:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800514c:	d003      	beq.n	8005156 <__swsetup_r+0x9a>
 800514e:	4621      	mov	r1, r4
 8005150:	4630      	mov	r0, r6
 8005152:	f000 f9fd 	bl	8005550 <__smakebuf_r>
 8005156:	89a0      	ldrh	r0, [r4, #12]
 8005158:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800515c:	f010 0301 	ands.w	r3, r0, #1
 8005160:	d00a      	beq.n	8005178 <__swsetup_r+0xbc>
 8005162:	2300      	movs	r3, #0
 8005164:	60a3      	str	r3, [r4, #8]
 8005166:	6963      	ldr	r3, [r4, #20]
 8005168:	425b      	negs	r3, r3
 800516a:	61a3      	str	r3, [r4, #24]
 800516c:	6923      	ldr	r3, [r4, #16]
 800516e:	b943      	cbnz	r3, 8005182 <__swsetup_r+0xc6>
 8005170:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005174:	d1ba      	bne.n	80050ec <__swsetup_r+0x30>
 8005176:	bd70      	pop	{r4, r5, r6, pc}
 8005178:	0781      	lsls	r1, r0, #30
 800517a:	bf58      	it	pl
 800517c:	6963      	ldrpl	r3, [r4, #20]
 800517e:	60a3      	str	r3, [r4, #8]
 8005180:	e7f4      	b.n	800516c <__swsetup_r+0xb0>
 8005182:	2000      	movs	r0, #0
 8005184:	e7f7      	b.n	8005176 <__swsetup_r+0xba>
 8005186:	bf00      	nop
 8005188:	2000001c 	.word	0x2000001c
 800518c:	080059b4 	.word	0x080059b4
 8005190:	080059d4 	.word	0x080059d4
 8005194:	08005994 	.word	0x08005994

08005198 <__sflush_r>:
 8005198:	898a      	ldrh	r2, [r1, #12]
 800519a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800519e:	4605      	mov	r5, r0
 80051a0:	0710      	lsls	r0, r2, #28
 80051a2:	460c      	mov	r4, r1
 80051a4:	d458      	bmi.n	8005258 <__sflush_r+0xc0>
 80051a6:	684b      	ldr	r3, [r1, #4]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	dc05      	bgt.n	80051b8 <__sflush_r+0x20>
 80051ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	dc02      	bgt.n	80051b8 <__sflush_r+0x20>
 80051b2:	2000      	movs	r0, #0
 80051b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80051ba:	2e00      	cmp	r6, #0
 80051bc:	d0f9      	beq.n	80051b2 <__sflush_r+0x1a>
 80051be:	2300      	movs	r3, #0
 80051c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80051c4:	682f      	ldr	r7, [r5, #0]
 80051c6:	602b      	str	r3, [r5, #0]
 80051c8:	d032      	beq.n	8005230 <__sflush_r+0x98>
 80051ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80051cc:	89a3      	ldrh	r3, [r4, #12]
 80051ce:	075a      	lsls	r2, r3, #29
 80051d0:	d505      	bpl.n	80051de <__sflush_r+0x46>
 80051d2:	6863      	ldr	r3, [r4, #4]
 80051d4:	1ac0      	subs	r0, r0, r3
 80051d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80051d8:	b10b      	cbz	r3, 80051de <__sflush_r+0x46>
 80051da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80051dc:	1ac0      	subs	r0, r0, r3
 80051de:	2300      	movs	r3, #0
 80051e0:	4602      	mov	r2, r0
 80051e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80051e4:	4628      	mov	r0, r5
 80051e6:	6a21      	ldr	r1, [r4, #32]
 80051e8:	47b0      	blx	r6
 80051ea:	1c43      	adds	r3, r0, #1
 80051ec:	89a3      	ldrh	r3, [r4, #12]
 80051ee:	d106      	bne.n	80051fe <__sflush_r+0x66>
 80051f0:	6829      	ldr	r1, [r5, #0]
 80051f2:	291d      	cmp	r1, #29
 80051f4:	d82c      	bhi.n	8005250 <__sflush_r+0xb8>
 80051f6:	4a29      	ldr	r2, [pc, #164]	; (800529c <__sflush_r+0x104>)
 80051f8:	40ca      	lsrs	r2, r1
 80051fa:	07d6      	lsls	r6, r2, #31
 80051fc:	d528      	bpl.n	8005250 <__sflush_r+0xb8>
 80051fe:	2200      	movs	r2, #0
 8005200:	04d9      	lsls	r1, r3, #19
 8005202:	6062      	str	r2, [r4, #4]
 8005204:	6922      	ldr	r2, [r4, #16]
 8005206:	6022      	str	r2, [r4, #0]
 8005208:	d504      	bpl.n	8005214 <__sflush_r+0x7c>
 800520a:	1c42      	adds	r2, r0, #1
 800520c:	d101      	bne.n	8005212 <__sflush_r+0x7a>
 800520e:	682b      	ldr	r3, [r5, #0]
 8005210:	b903      	cbnz	r3, 8005214 <__sflush_r+0x7c>
 8005212:	6560      	str	r0, [r4, #84]	; 0x54
 8005214:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005216:	602f      	str	r7, [r5, #0]
 8005218:	2900      	cmp	r1, #0
 800521a:	d0ca      	beq.n	80051b2 <__sflush_r+0x1a>
 800521c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005220:	4299      	cmp	r1, r3
 8005222:	d002      	beq.n	800522a <__sflush_r+0x92>
 8005224:	4628      	mov	r0, r5
 8005226:	f000 f9d3 	bl	80055d0 <_free_r>
 800522a:	2000      	movs	r0, #0
 800522c:	6360      	str	r0, [r4, #52]	; 0x34
 800522e:	e7c1      	b.n	80051b4 <__sflush_r+0x1c>
 8005230:	6a21      	ldr	r1, [r4, #32]
 8005232:	2301      	movs	r3, #1
 8005234:	4628      	mov	r0, r5
 8005236:	47b0      	blx	r6
 8005238:	1c41      	adds	r1, r0, #1
 800523a:	d1c7      	bne.n	80051cc <__sflush_r+0x34>
 800523c:	682b      	ldr	r3, [r5, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d0c4      	beq.n	80051cc <__sflush_r+0x34>
 8005242:	2b1d      	cmp	r3, #29
 8005244:	d001      	beq.n	800524a <__sflush_r+0xb2>
 8005246:	2b16      	cmp	r3, #22
 8005248:	d101      	bne.n	800524e <__sflush_r+0xb6>
 800524a:	602f      	str	r7, [r5, #0]
 800524c:	e7b1      	b.n	80051b2 <__sflush_r+0x1a>
 800524e:	89a3      	ldrh	r3, [r4, #12]
 8005250:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005254:	81a3      	strh	r3, [r4, #12]
 8005256:	e7ad      	b.n	80051b4 <__sflush_r+0x1c>
 8005258:	690f      	ldr	r7, [r1, #16]
 800525a:	2f00      	cmp	r7, #0
 800525c:	d0a9      	beq.n	80051b2 <__sflush_r+0x1a>
 800525e:	0793      	lsls	r3, r2, #30
 8005260:	680e      	ldr	r6, [r1, #0]
 8005262:	600f      	str	r7, [r1, #0]
 8005264:	bf0c      	ite	eq
 8005266:	694b      	ldreq	r3, [r1, #20]
 8005268:	2300      	movne	r3, #0
 800526a:	eba6 0807 	sub.w	r8, r6, r7
 800526e:	608b      	str	r3, [r1, #8]
 8005270:	f1b8 0f00 	cmp.w	r8, #0
 8005274:	dd9d      	ble.n	80051b2 <__sflush_r+0x1a>
 8005276:	4643      	mov	r3, r8
 8005278:	463a      	mov	r2, r7
 800527a:	6a21      	ldr	r1, [r4, #32]
 800527c:	4628      	mov	r0, r5
 800527e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005280:	47b0      	blx	r6
 8005282:	2800      	cmp	r0, #0
 8005284:	dc06      	bgt.n	8005294 <__sflush_r+0xfc>
 8005286:	89a3      	ldrh	r3, [r4, #12]
 8005288:	f04f 30ff 	mov.w	r0, #4294967295
 800528c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005290:	81a3      	strh	r3, [r4, #12]
 8005292:	e78f      	b.n	80051b4 <__sflush_r+0x1c>
 8005294:	4407      	add	r7, r0
 8005296:	eba8 0800 	sub.w	r8, r8, r0
 800529a:	e7e9      	b.n	8005270 <__sflush_r+0xd8>
 800529c:	20400001 	.word	0x20400001

080052a0 <_fflush_r>:
 80052a0:	b538      	push	{r3, r4, r5, lr}
 80052a2:	690b      	ldr	r3, [r1, #16]
 80052a4:	4605      	mov	r5, r0
 80052a6:	460c      	mov	r4, r1
 80052a8:	b913      	cbnz	r3, 80052b0 <_fflush_r+0x10>
 80052aa:	2500      	movs	r5, #0
 80052ac:	4628      	mov	r0, r5
 80052ae:	bd38      	pop	{r3, r4, r5, pc}
 80052b0:	b118      	cbz	r0, 80052ba <_fflush_r+0x1a>
 80052b2:	6983      	ldr	r3, [r0, #24]
 80052b4:	b90b      	cbnz	r3, 80052ba <_fflush_r+0x1a>
 80052b6:	f000 f887 	bl	80053c8 <__sinit>
 80052ba:	4b14      	ldr	r3, [pc, #80]	; (800530c <_fflush_r+0x6c>)
 80052bc:	429c      	cmp	r4, r3
 80052be:	d11b      	bne.n	80052f8 <_fflush_r+0x58>
 80052c0:	686c      	ldr	r4, [r5, #4]
 80052c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d0ef      	beq.n	80052aa <_fflush_r+0xa>
 80052ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80052cc:	07d0      	lsls	r0, r2, #31
 80052ce:	d404      	bmi.n	80052da <_fflush_r+0x3a>
 80052d0:	0599      	lsls	r1, r3, #22
 80052d2:	d402      	bmi.n	80052da <_fflush_r+0x3a>
 80052d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052d6:	f000 f915 	bl	8005504 <__retarget_lock_acquire_recursive>
 80052da:	4628      	mov	r0, r5
 80052dc:	4621      	mov	r1, r4
 80052de:	f7ff ff5b 	bl	8005198 <__sflush_r>
 80052e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80052e4:	4605      	mov	r5, r0
 80052e6:	07da      	lsls	r2, r3, #31
 80052e8:	d4e0      	bmi.n	80052ac <_fflush_r+0xc>
 80052ea:	89a3      	ldrh	r3, [r4, #12]
 80052ec:	059b      	lsls	r3, r3, #22
 80052ee:	d4dd      	bmi.n	80052ac <_fflush_r+0xc>
 80052f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052f2:	f000 f908 	bl	8005506 <__retarget_lock_release_recursive>
 80052f6:	e7d9      	b.n	80052ac <_fflush_r+0xc>
 80052f8:	4b05      	ldr	r3, [pc, #20]	; (8005310 <_fflush_r+0x70>)
 80052fa:	429c      	cmp	r4, r3
 80052fc:	d101      	bne.n	8005302 <_fflush_r+0x62>
 80052fe:	68ac      	ldr	r4, [r5, #8]
 8005300:	e7df      	b.n	80052c2 <_fflush_r+0x22>
 8005302:	4b04      	ldr	r3, [pc, #16]	; (8005314 <_fflush_r+0x74>)
 8005304:	429c      	cmp	r4, r3
 8005306:	bf08      	it	eq
 8005308:	68ec      	ldreq	r4, [r5, #12]
 800530a:	e7da      	b.n	80052c2 <_fflush_r+0x22>
 800530c:	080059b4 	.word	0x080059b4
 8005310:	080059d4 	.word	0x080059d4
 8005314:	08005994 	.word	0x08005994

08005318 <std>:
 8005318:	2300      	movs	r3, #0
 800531a:	b510      	push	{r4, lr}
 800531c:	4604      	mov	r4, r0
 800531e:	6083      	str	r3, [r0, #8]
 8005320:	8181      	strh	r1, [r0, #12]
 8005322:	4619      	mov	r1, r3
 8005324:	6643      	str	r3, [r0, #100]	; 0x64
 8005326:	81c2      	strh	r2, [r0, #14]
 8005328:	2208      	movs	r2, #8
 800532a:	6183      	str	r3, [r0, #24]
 800532c:	e9c0 3300 	strd	r3, r3, [r0]
 8005330:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005334:	305c      	adds	r0, #92	; 0x5c
 8005336:	f7ff fdf0 	bl	8004f1a <memset>
 800533a:	4b05      	ldr	r3, [pc, #20]	; (8005350 <std+0x38>)
 800533c:	6224      	str	r4, [r4, #32]
 800533e:	6263      	str	r3, [r4, #36]	; 0x24
 8005340:	4b04      	ldr	r3, [pc, #16]	; (8005354 <std+0x3c>)
 8005342:	62a3      	str	r3, [r4, #40]	; 0x28
 8005344:	4b04      	ldr	r3, [pc, #16]	; (8005358 <std+0x40>)
 8005346:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005348:	4b04      	ldr	r3, [pc, #16]	; (800535c <std+0x44>)
 800534a:	6323      	str	r3, [r4, #48]	; 0x30
 800534c:	bd10      	pop	{r4, pc}
 800534e:	bf00      	nop
 8005350:	08005745 	.word	0x08005745
 8005354:	08005767 	.word	0x08005767
 8005358:	0800579f 	.word	0x0800579f
 800535c:	080057c3 	.word	0x080057c3

08005360 <_cleanup_r>:
 8005360:	4901      	ldr	r1, [pc, #4]	; (8005368 <_cleanup_r+0x8>)
 8005362:	f000 b8af 	b.w	80054c4 <_fwalk_reent>
 8005366:	bf00      	nop
 8005368:	080052a1 	.word	0x080052a1

0800536c <__sfmoreglue>:
 800536c:	b570      	push	{r4, r5, r6, lr}
 800536e:	1e4a      	subs	r2, r1, #1
 8005370:	2568      	movs	r5, #104	; 0x68
 8005372:	460e      	mov	r6, r1
 8005374:	4355      	muls	r5, r2
 8005376:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800537a:	f000 f979 	bl	8005670 <_malloc_r>
 800537e:	4604      	mov	r4, r0
 8005380:	b140      	cbz	r0, 8005394 <__sfmoreglue+0x28>
 8005382:	2100      	movs	r1, #0
 8005384:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005388:	e9c0 1600 	strd	r1, r6, [r0]
 800538c:	300c      	adds	r0, #12
 800538e:	60a0      	str	r0, [r4, #8]
 8005390:	f7ff fdc3 	bl	8004f1a <memset>
 8005394:	4620      	mov	r0, r4
 8005396:	bd70      	pop	{r4, r5, r6, pc}

08005398 <__sfp_lock_acquire>:
 8005398:	4801      	ldr	r0, [pc, #4]	; (80053a0 <__sfp_lock_acquire+0x8>)
 800539a:	f000 b8b3 	b.w	8005504 <__retarget_lock_acquire_recursive>
 800539e:	bf00      	nop
 80053a0:	2000400c 	.word	0x2000400c

080053a4 <__sfp_lock_release>:
 80053a4:	4801      	ldr	r0, [pc, #4]	; (80053ac <__sfp_lock_release+0x8>)
 80053a6:	f000 b8ae 	b.w	8005506 <__retarget_lock_release_recursive>
 80053aa:	bf00      	nop
 80053ac:	2000400c 	.word	0x2000400c

080053b0 <__sinit_lock_acquire>:
 80053b0:	4801      	ldr	r0, [pc, #4]	; (80053b8 <__sinit_lock_acquire+0x8>)
 80053b2:	f000 b8a7 	b.w	8005504 <__retarget_lock_acquire_recursive>
 80053b6:	bf00      	nop
 80053b8:	20004007 	.word	0x20004007

080053bc <__sinit_lock_release>:
 80053bc:	4801      	ldr	r0, [pc, #4]	; (80053c4 <__sinit_lock_release+0x8>)
 80053be:	f000 b8a2 	b.w	8005506 <__retarget_lock_release_recursive>
 80053c2:	bf00      	nop
 80053c4:	20004007 	.word	0x20004007

080053c8 <__sinit>:
 80053c8:	b510      	push	{r4, lr}
 80053ca:	4604      	mov	r4, r0
 80053cc:	f7ff fff0 	bl	80053b0 <__sinit_lock_acquire>
 80053d0:	69a3      	ldr	r3, [r4, #24]
 80053d2:	b11b      	cbz	r3, 80053dc <__sinit+0x14>
 80053d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053d8:	f7ff bff0 	b.w	80053bc <__sinit_lock_release>
 80053dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80053e0:	6523      	str	r3, [r4, #80]	; 0x50
 80053e2:	4620      	mov	r0, r4
 80053e4:	4b12      	ldr	r3, [pc, #72]	; (8005430 <__sinit+0x68>)
 80053e6:	4a13      	ldr	r2, [pc, #76]	; (8005434 <__sinit+0x6c>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	62a2      	str	r2, [r4, #40]	; 0x28
 80053ec:	42a3      	cmp	r3, r4
 80053ee:	bf04      	itt	eq
 80053f0:	2301      	moveq	r3, #1
 80053f2:	61a3      	streq	r3, [r4, #24]
 80053f4:	f000 f820 	bl	8005438 <__sfp>
 80053f8:	6060      	str	r0, [r4, #4]
 80053fa:	4620      	mov	r0, r4
 80053fc:	f000 f81c 	bl	8005438 <__sfp>
 8005400:	60a0      	str	r0, [r4, #8]
 8005402:	4620      	mov	r0, r4
 8005404:	f000 f818 	bl	8005438 <__sfp>
 8005408:	2200      	movs	r2, #0
 800540a:	2104      	movs	r1, #4
 800540c:	60e0      	str	r0, [r4, #12]
 800540e:	6860      	ldr	r0, [r4, #4]
 8005410:	f7ff ff82 	bl	8005318 <std>
 8005414:	2201      	movs	r2, #1
 8005416:	2109      	movs	r1, #9
 8005418:	68a0      	ldr	r0, [r4, #8]
 800541a:	f7ff ff7d 	bl	8005318 <std>
 800541e:	2202      	movs	r2, #2
 8005420:	2112      	movs	r1, #18
 8005422:	68e0      	ldr	r0, [r4, #12]
 8005424:	f7ff ff78 	bl	8005318 <std>
 8005428:	2301      	movs	r3, #1
 800542a:	61a3      	str	r3, [r4, #24]
 800542c:	e7d2      	b.n	80053d4 <__sinit+0xc>
 800542e:	bf00      	nop
 8005430:	08005990 	.word	0x08005990
 8005434:	08005361 	.word	0x08005361

08005438 <__sfp>:
 8005438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800543a:	4607      	mov	r7, r0
 800543c:	f7ff ffac 	bl	8005398 <__sfp_lock_acquire>
 8005440:	4b1e      	ldr	r3, [pc, #120]	; (80054bc <__sfp+0x84>)
 8005442:	681e      	ldr	r6, [r3, #0]
 8005444:	69b3      	ldr	r3, [r6, #24]
 8005446:	b913      	cbnz	r3, 800544e <__sfp+0x16>
 8005448:	4630      	mov	r0, r6
 800544a:	f7ff ffbd 	bl	80053c8 <__sinit>
 800544e:	3648      	adds	r6, #72	; 0x48
 8005450:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005454:	3b01      	subs	r3, #1
 8005456:	d503      	bpl.n	8005460 <__sfp+0x28>
 8005458:	6833      	ldr	r3, [r6, #0]
 800545a:	b30b      	cbz	r3, 80054a0 <__sfp+0x68>
 800545c:	6836      	ldr	r6, [r6, #0]
 800545e:	e7f7      	b.n	8005450 <__sfp+0x18>
 8005460:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005464:	b9d5      	cbnz	r5, 800549c <__sfp+0x64>
 8005466:	4b16      	ldr	r3, [pc, #88]	; (80054c0 <__sfp+0x88>)
 8005468:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800546c:	6665      	str	r5, [r4, #100]	; 0x64
 800546e:	60e3      	str	r3, [r4, #12]
 8005470:	f000 f847 	bl	8005502 <__retarget_lock_init_recursive>
 8005474:	f7ff ff96 	bl	80053a4 <__sfp_lock_release>
 8005478:	2208      	movs	r2, #8
 800547a:	4629      	mov	r1, r5
 800547c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005480:	6025      	str	r5, [r4, #0]
 8005482:	61a5      	str	r5, [r4, #24]
 8005484:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005488:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800548c:	f7ff fd45 	bl	8004f1a <memset>
 8005490:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005494:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005498:	4620      	mov	r0, r4
 800549a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800549c:	3468      	adds	r4, #104	; 0x68
 800549e:	e7d9      	b.n	8005454 <__sfp+0x1c>
 80054a0:	2104      	movs	r1, #4
 80054a2:	4638      	mov	r0, r7
 80054a4:	f7ff ff62 	bl	800536c <__sfmoreglue>
 80054a8:	4604      	mov	r4, r0
 80054aa:	6030      	str	r0, [r6, #0]
 80054ac:	2800      	cmp	r0, #0
 80054ae:	d1d5      	bne.n	800545c <__sfp+0x24>
 80054b0:	f7ff ff78 	bl	80053a4 <__sfp_lock_release>
 80054b4:	230c      	movs	r3, #12
 80054b6:	603b      	str	r3, [r7, #0]
 80054b8:	e7ee      	b.n	8005498 <__sfp+0x60>
 80054ba:	bf00      	nop
 80054bc:	08005990 	.word	0x08005990
 80054c0:	ffff0001 	.word	0xffff0001

080054c4 <_fwalk_reent>:
 80054c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054c8:	4606      	mov	r6, r0
 80054ca:	4688      	mov	r8, r1
 80054cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80054d0:	2700      	movs	r7, #0
 80054d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80054d6:	f1b9 0901 	subs.w	r9, r9, #1
 80054da:	d505      	bpl.n	80054e8 <_fwalk_reent+0x24>
 80054dc:	6824      	ldr	r4, [r4, #0]
 80054de:	2c00      	cmp	r4, #0
 80054e0:	d1f7      	bne.n	80054d2 <_fwalk_reent+0xe>
 80054e2:	4638      	mov	r0, r7
 80054e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054e8:	89ab      	ldrh	r3, [r5, #12]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d907      	bls.n	80054fe <_fwalk_reent+0x3a>
 80054ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80054f2:	3301      	adds	r3, #1
 80054f4:	d003      	beq.n	80054fe <_fwalk_reent+0x3a>
 80054f6:	4629      	mov	r1, r5
 80054f8:	4630      	mov	r0, r6
 80054fa:	47c0      	blx	r8
 80054fc:	4307      	orrs	r7, r0
 80054fe:	3568      	adds	r5, #104	; 0x68
 8005500:	e7e9      	b.n	80054d6 <_fwalk_reent+0x12>

08005502 <__retarget_lock_init_recursive>:
 8005502:	4770      	bx	lr

08005504 <__retarget_lock_acquire_recursive>:
 8005504:	4770      	bx	lr

08005506 <__retarget_lock_release_recursive>:
 8005506:	4770      	bx	lr

08005508 <__swhatbuf_r>:
 8005508:	b570      	push	{r4, r5, r6, lr}
 800550a:	460e      	mov	r6, r1
 800550c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005510:	b096      	sub	sp, #88	; 0x58
 8005512:	4614      	mov	r4, r2
 8005514:	2900      	cmp	r1, #0
 8005516:	461d      	mov	r5, r3
 8005518:	da07      	bge.n	800552a <__swhatbuf_r+0x22>
 800551a:	2300      	movs	r3, #0
 800551c:	602b      	str	r3, [r5, #0]
 800551e:	89b3      	ldrh	r3, [r6, #12]
 8005520:	061a      	lsls	r2, r3, #24
 8005522:	d410      	bmi.n	8005546 <__swhatbuf_r+0x3e>
 8005524:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005528:	e00e      	b.n	8005548 <__swhatbuf_r+0x40>
 800552a:	466a      	mov	r2, sp
 800552c:	f000 f970 	bl	8005810 <_fstat_r>
 8005530:	2800      	cmp	r0, #0
 8005532:	dbf2      	blt.n	800551a <__swhatbuf_r+0x12>
 8005534:	9a01      	ldr	r2, [sp, #4]
 8005536:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800553a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800553e:	425a      	negs	r2, r3
 8005540:	415a      	adcs	r2, r3
 8005542:	602a      	str	r2, [r5, #0]
 8005544:	e7ee      	b.n	8005524 <__swhatbuf_r+0x1c>
 8005546:	2340      	movs	r3, #64	; 0x40
 8005548:	2000      	movs	r0, #0
 800554a:	6023      	str	r3, [r4, #0]
 800554c:	b016      	add	sp, #88	; 0x58
 800554e:	bd70      	pop	{r4, r5, r6, pc}

08005550 <__smakebuf_r>:
 8005550:	898b      	ldrh	r3, [r1, #12]
 8005552:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005554:	079d      	lsls	r5, r3, #30
 8005556:	4606      	mov	r6, r0
 8005558:	460c      	mov	r4, r1
 800555a:	d507      	bpl.n	800556c <__smakebuf_r+0x1c>
 800555c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005560:	6023      	str	r3, [r4, #0]
 8005562:	6123      	str	r3, [r4, #16]
 8005564:	2301      	movs	r3, #1
 8005566:	6163      	str	r3, [r4, #20]
 8005568:	b002      	add	sp, #8
 800556a:	bd70      	pop	{r4, r5, r6, pc}
 800556c:	ab01      	add	r3, sp, #4
 800556e:	466a      	mov	r2, sp
 8005570:	f7ff ffca 	bl	8005508 <__swhatbuf_r>
 8005574:	9900      	ldr	r1, [sp, #0]
 8005576:	4605      	mov	r5, r0
 8005578:	4630      	mov	r0, r6
 800557a:	f000 f879 	bl	8005670 <_malloc_r>
 800557e:	b948      	cbnz	r0, 8005594 <__smakebuf_r+0x44>
 8005580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005584:	059a      	lsls	r2, r3, #22
 8005586:	d4ef      	bmi.n	8005568 <__smakebuf_r+0x18>
 8005588:	f023 0303 	bic.w	r3, r3, #3
 800558c:	f043 0302 	orr.w	r3, r3, #2
 8005590:	81a3      	strh	r3, [r4, #12]
 8005592:	e7e3      	b.n	800555c <__smakebuf_r+0xc>
 8005594:	4b0d      	ldr	r3, [pc, #52]	; (80055cc <__smakebuf_r+0x7c>)
 8005596:	62b3      	str	r3, [r6, #40]	; 0x28
 8005598:	89a3      	ldrh	r3, [r4, #12]
 800559a:	6020      	str	r0, [r4, #0]
 800559c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055a0:	6120      	str	r0, [r4, #16]
 80055a2:	81a3      	strh	r3, [r4, #12]
 80055a4:	9b00      	ldr	r3, [sp, #0]
 80055a6:	6163      	str	r3, [r4, #20]
 80055a8:	9b01      	ldr	r3, [sp, #4]
 80055aa:	b15b      	cbz	r3, 80055c4 <__smakebuf_r+0x74>
 80055ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055b0:	4630      	mov	r0, r6
 80055b2:	f000 f93f 	bl	8005834 <_isatty_r>
 80055b6:	b128      	cbz	r0, 80055c4 <__smakebuf_r+0x74>
 80055b8:	89a3      	ldrh	r3, [r4, #12]
 80055ba:	f023 0303 	bic.w	r3, r3, #3
 80055be:	f043 0301 	orr.w	r3, r3, #1
 80055c2:	81a3      	strh	r3, [r4, #12]
 80055c4:	89a0      	ldrh	r0, [r4, #12]
 80055c6:	4305      	orrs	r5, r0
 80055c8:	81a5      	strh	r5, [r4, #12]
 80055ca:	e7cd      	b.n	8005568 <__smakebuf_r+0x18>
 80055cc:	08005361 	.word	0x08005361

080055d0 <_free_r>:
 80055d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80055d2:	2900      	cmp	r1, #0
 80055d4:	d047      	beq.n	8005666 <_free_r+0x96>
 80055d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055da:	1f0c      	subs	r4, r1, #4
 80055dc:	9001      	str	r0, [sp, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	bfb8      	it	lt
 80055e2:	18e4      	addlt	r4, r4, r3
 80055e4:	f000 f948 	bl	8005878 <__malloc_lock>
 80055e8:	4a20      	ldr	r2, [pc, #128]	; (800566c <_free_r+0x9c>)
 80055ea:	9801      	ldr	r0, [sp, #4]
 80055ec:	6813      	ldr	r3, [r2, #0]
 80055ee:	4615      	mov	r5, r2
 80055f0:	b933      	cbnz	r3, 8005600 <_free_r+0x30>
 80055f2:	6063      	str	r3, [r4, #4]
 80055f4:	6014      	str	r4, [r2, #0]
 80055f6:	b003      	add	sp, #12
 80055f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80055fc:	f000 b942 	b.w	8005884 <__malloc_unlock>
 8005600:	42a3      	cmp	r3, r4
 8005602:	d90b      	bls.n	800561c <_free_r+0x4c>
 8005604:	6821      	ldr	r1, [r4, #0]
 8005606:	1862      	adds	r2, r4, r1
 8005608:	4293      	cmp	r3, r2
 800560a:	bf02      	ittt	eq
 800560c:	681a      	ldreq	r2, [r3, #0]
 800560e:	685b      	ldreq	r3, [r3, #4]
 8005610:	1852      	addeq	r2, r2, r1
 8005612:	6063      	str	r3, [r4, #4]
 8005614:	bf08      	it	eq
 8005616:	6022      	streq	r2, [r4, #0]
 8005618:	602c      	str	r4, [r5, #0]
 800561a:	e7ec      	b.n	80055f6 <_free_r+0x26>
 800561c:	461a      	mov	r2, r3
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	b10b      	cbz	r3, 8005626 <_free_r+0x56>
 8005622:	42a3      	cmp	r3, r4
 8005624:	d9fa      	bls.n	800561c <_free_r+0x4c>
 8005626:	6811      	ldr	r1, [r2, #0]
 8005628:	1855      	adds	r5, r2, r1
 800562a:	42a5      	cmp	r5, r4
 800562c:	d10b      	bne.n	8005646 <_free_r+0x76>
 800562e:	6824      	ldr	r4, [r4, #0]
 8005630:	4421      	add	r1, r4
 8005632:	1854      	adds	r4, r2, r1
 8005634:	6011      	str	r1, [r2, #0]
 8005636:	42a3      	cmp	r3, r4
 8005638:	d1dd      	bne.n	80055f6 <_free_r+0x26>
 800563a:	681c      	ldr	r4, [r3, #0]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	4421      	add	r1, r4
 8005640:	6053      	str	r3, [r2, #4]
 8005642:	6011      	str	r1, [r2, #0]
 8005644:	e7d7      	b.n	80055f6 <_free_r+0x26>
 8005646:	d902      	bls.n	800564e <_free_r+0x7e>
 8005648:	230c      	movs	r3, #12
 800564a:	6003      	str	r3, [r0, #0]
 800564c:	e7d3      	b.n	80055f6 <_free_r+0x26>
 800564e:	6825      	ldr	r5, [r4, #0]
 8005650:	1961      	adds	r1, r4, r5
 8005652:	428b      	cmp	r3, r1
 8005654:	bf02      	ittt	eq
 8005656:	6819      	ldreq	r1, [r3, #0]
 8005658:	685b      	ldreq	r3, [r3, #4]
 800565a:	1949      	addeq	r1, r1, r5
 800565c:	6063      	str	r3, [r4, #4]
 800565e:	bf08      	it	eq
 8005660:	6021      	streq	r1, [r4, #0]
 8005662:	6054      	str	r4, [r2, #4]
 8005664:	e7c7      	b.n	80055f6 <_free_r+0x26>
 8005666:	b003      	add	sp, #12
 8005668:	bd30      	pop	{r4, r5, pc}
 800566a:	bf00      	nop
 800566c:	20003f64 	.word	0x20003f64

08005670 <_malloc_r>:
 8005670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005672:	1ccd      	adds	r5, r1, #3
 8005674:	4606      	mov	r6, r0
 8005676:	f025 0503 	bic.w	r5, r5, #3
 800567a:	3508      	adds	r5, #8
 800567c:	2d0c      	cmp	r5, #12
 800567e:	bf38      	it	cc
 8005680:	250c      	movcc	r5, #12
 8005682:	2d00      	cmp	r5, #0
 8005684:	db01      	blt.n	800568a <_malloc_r+0x1a>
 8005686:	42a9      	cmp	r1, r5
 8005688:	d903      	bls.n	8005692 <_malloc_r+0x22>
 800568a:	230c      	movs	r3, #12
 800568c:	6033      	str	r3, [r6, #0]
 800568e:	2000      	movs	r0, #0
 8005690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005692:	f000 f8f1 	bl	8005878 <__malloc_lock>
 8005696:	4921      	ldr	r1, [pc, #132]	; (800571c <_malloc_r+0xac>)
 8005698:	680a      	ldr	r2, [r1, #0]
 800569a:	4614      	mov	r4, r2
 800569c:	b99c      	cbnz	r4, 80056c6 <_malloc_r+0x56>
 800569e:	4f20      	ldr	r7, [pc, #128]	; (8005720 <_malloc_r+0xb0>)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	b923      	cbnz	r3, 80056ae <_malloc_r+0x3e>
 80056a4:	4621      	mov	r1, r4
 80056a6:	4630      	mov	r0, r6
 80056a8:	f000 f83c 	bl	8005724 <_sbrk_r>
 80056ac:	6038      	str	r0, [r7, #0]
 80056ae:	4629      	mov	r1, r5
 80056b0:	4630      	mov	r0, r6
 80056b2:	f000 f837 	bl	8005724 <_sbrk_r>
 80056b6:	1c43      	adds	r3, r0, #1
 80056b8:	d123      	bne.n	8005702 <_malloc_r+0x92>
 80056ba:	230c      	movs	r3, #12
 80056bc:	4630      	mov	r0, r6
 80056be:	6033      	str	r3, [r6, #0]
 80056c0:	f000 f8e0 	bl	8005884 <__malloc_unlock>
 80056c4:	e7e3      	b.n	800568e <_malloc_r+0x1e>
 80056c6:	6823      	ldr	r3, [r4, #0]
 80056c8:	1b5b      	subs	r3, r3, r5
 80056ca:	d417      	bmi.n	80056fc <_malloc_r+0x8c>
 80056cc:	2b0b      	cmp	r3, #11
 80056ce:	d903      	bls.n	80056d8 <_malloc_r+0x68>
 80056d0:	6023      	str	r3, [r4, #0]
 80056d2:	441c      	add	r4, r3
 80056d4:	6025      	str	r5, [r4, #0]
 80056d6:	e004      	b.n	80056e2 <_malloc_r+0x72>
 80056d8:	6863      	ldr	r3, [r4, #4]
 80056da:	42a2      	cmp	r2, r4
 80056dc:	bf0c      	ite	eq
 80056de:	600b      	streq	r3, [r1, #0]
 80056e0:	6053      	strne	r3, [r2, #4]
 80056e2:	4630      	mov	r0, r6
 80056e4:	f000 f8ce 	bl	8005884 <__malloc_unlock>
 80056e8:	f104 000b 	add.w	r0, r4, #11
 80056ec:	1d23      	adds	r3, r4, #4
 80056ee:	f020 0007 	bic.w	r0, r0, #7
 80056f2:	1ac2      	subs	r2, r0, r3
 80056f4:	d0cc      	beq.n	8005690 <_malloc_r+0x20>
 80056f6:	1a1b      	subs	r3, r3, r0
 80056f8:	50a3      	str	r3, [r4, r2]
 80056fa:	e7c9      	b.n	8005690 <_malloc_r+0x20>
 80056fc:	4622      	mov	r2, r4
 80056fe:	6864      	ldr	r4, [r4, #4]
 8005700:	e7cc      	b.n	800569c <_malloc_r+0x2c>
 8005702:	1cc4      	adds	r4, r0, #3
 8005704:	f024 0403 	bic.w	r4, r4, #3
 8005708:	42a0      	cmp	r0, r4
 800570a:	d0e3      	beq.n	80056d4 <_malloc_r+0x64>
 800570c:	1a21      	subs	r1, r4, r0
 800570e:	4630      	mov	r0, r6
 8005710:	f000 f808 	bl	8005724 <_sbrk_r>
 8005714:	3001      	adds	r0, #1
 8005716:	d1dd      	bne.n	80056d4 <_malloc_r+0x64>
 8005718:	e7cf      	b.n	80056ba <_malloc_r+0x4a>
 800571a:	bf00      	nop
 800571c:	20003f64 	.word	0x20003f64
 8005720:	20003f68 	.word	0x20003f68

08005724 <_sbrk_r>:
 8005724:	b538      	push	{r3, r4, r5, lr}
 8005726:	2300      	movs	r3, #0
 8005728:	4d05      	ldr	r5, [pc, #20]	; (8005740 <_sbrk_r+0x1c>)
 800572a:	4604      	mov	r4, r0
 800572c:	4608      	mov	r0, r1
 800572e:	602b      	str	r3, [r5, #0]
 8005730:	f7fb f810 	bl	8000754 <_sbrk>
 8005734:	1c43      	adds	r3, r0, #1
 8005736:	d102      	bne.n	800573e <_sbrk_r+0x1a>
 8005738:	682b      	ldr	r3, [r5, #0]
 800573a:	b103      	cbz	r3, 800573e <_sbrk_r+0x1a>
 800573c:	6023      	str	r3, [r4, #0]
 800573e:	bd38      	pop	{r3, r4, r5, pc}
 8005740:	20004010 	.word	0x20004010

08005744 <__sread>:
 8005744:	b510      	push	{r4, lr}
 8005746:	460c      	mov	r4, r1
 8005748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800574c:	f000 f8a0 	bl	8005890 <_read_r>
 8005750:	2800      	cmp	r0, #0
 8005752:	bfab      	itete	ge
 8005754:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005756:	89a3      	ldrhlt	r3, [r4, #12]
 8005758:	181b      	addge	r3, r3, r0
 800575a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800575e:	bfac      	ite	ge
 8005760:	6563      	strge	r3, [r4, #84]	; 0x54
 8005762:	81a3      	strhlt	r3, [r4, #12]
 8005764:	bd10      	pop	{r4, pc}

08005766 <__swrite>:
 8005766:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800576a:	461f      	mov	r7, r3
 800576c:	898b      	ldrh	r3, [r1, #12]
 800576e:	4605      	mov	r5, r0
 8005770:	460c      	mov	r4, r1
 8005772:	05db      	lsls	r3, r3, #23
 8005774:	4616      	mov	r6, r2
 8005776:	d505      	bpl.n	8005784 <__swrite+0x1e>
 8005778:	2302      	movs	r3, #2
 800577a:	2200      	movs	r2, #0
 800577c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005780:	f000 f868 	bl	8005854 <_lseek_r>
 8005784:	89a3      	ldrh	r3, [r4, #12]
 8005786:	4632      	mov	r2, r6
 8005788:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800578c:	4628      	mov	r0, r5
 800578e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005792:	81a3      	strh	r3, [r4, #12]
 8005794:	463b      	mov	r3, r7
 8005796:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800579a:	f000 b817 	b.w	80057cc <_write_r>

0800579e <__sseek>:
 800579e:	b510      	push	{r4, lr}
 80057a0:	460c      	mov	r4, r1
 80057a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057a6:	f000 f855 	bl	8005854 <_lseek_r>
 80057aa:	1c43      	adds	r3, r0, #1
 80057ac:	89a3      	ldrh	r3, [r4, #12]
 80057ae:	bf15      	itete	ne
 80057b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80057b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80057b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80057ba:	81a3      	strheq	r3, [r4, #12]
 80057bc:	bf18      	it	ne
 80057be:	81a3      	strhne	r3, [r4, #12]
 80057c0:	bd10      	pop	{r4, pc}

080057c2 <__sclose>:
 80057c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057c6:	f000 b813 	b.w	80057f0 <_close_r>
	...

080057cc <_write_r>:
 80057cc:	b538      	push	{r3, r4, r5, lr}
 80057ce:	4604      	mov	r4, r0
 80057d0:	4d06      	ldr	r5, [pc, #24]	; (80057ec <_write_r+0x20>)
 80057d2:	4608      	mov	r0, r1
 80057d4:	4611      	mov	r1, r2
 80057d6:	2200      	movs	r2, #0
 80057d8:	602a      	str	r2, [r5, #0]
 80057da:	461a      	mov	r2, r3
 80057dc:	f7fa ff69 	bl	80006b2 <_write>
 80057e0:	1c43      	adds	r3, r0, #1
 80057e2:	d102      	bne.n	80057ea <_write_r+0x1e>
 80057e4:	682b      	ldr	r3, [r5, #0]
 80057e6:	b103      	cbz	r3, 80057ea <_write_r+0x1e>
 80057e8:	6023      	str	r3, [r4, #0]
 80057ea:	bd38      	pop	{r3, r4, r5, pc}
 80057ec:	20004010 	.word	0x20004010

080057f0 <_close_r>:
 80057f0:	b538      	push	{r3, r4, r5, lr}
 80057f2:	2300      	movs	r3, #0
 80057f4:	4d05      	ldr	r5, [pc, #20]	; (800580c <_close_r+0x1c>)
 80057f6:	4604      	mov	r4, r0
 80057f8:	4608      	mov	r0, r1
 80057fa:	602b      	str	r3, [r5, #0]
 80057fc:	f7fa ff75 	bl	80006ea <_close>
 8005800:	1c43      	adds	r3, r0, #1
 8005802:	d102      	bne.n	800580a <_close_r+0x1a>
 8005804:	682b      	ldr	r3, [r5, #0]
 8005806:	b103      	cbz	r3, 800580a <_close_r+0x1a>
 8005808:	6023      	str	r3, [r4, #0]
 800580a:	bd38      	pop	{r3, r4, r5, pc}
 800580c:	20004010 	.word	0x20004010

08005810 <_fstat_r>:
 8005810:	b538      	push	{r3, r4, r5, lr}
 8005812:	2300      	movs	r3, #0
 8005814:	4d06      	ldr	r5, [pc, #24]	; (8005830 <_fstat_r+0x20>)
 8005816:	4604      	mov	r4, r0
 8005818:	4608      	mov	r0, r1
 800581a:	4611      	mov	r1, r2
 800581c:	602b      	str	r3, [r5, #0]
 800581e:	f7fa ff70 	bl	8000702 <_fstat>
 8005822:	1c43      	adds	r3, r0, #1
 8005824:	d102      	bne.n	800582c <_fstat_r+0x1c>
 8005826:	682b      	ldr	r3, [r5, #0]
 8005828:	b103      	cbz	r3, 800582c <_fstat_r+0x1c>
 800582a:	6023      	str	r3, [r4, #0]
 800582c:	bd38      	pop	{r3, r4, r5, pc}
 800582e:	bf00      	nop
 8005830:	20004010 	.word	0x20004010

08005834 <_isatty_r>:
 8005834:	b538      	push	{r3, r4, r5, lr}
 8005836:	2300      	movs	r3, #0
 8005838:	4d05      	ldr	r5, [pc, #20]	; (8005850 <_isatty_r+0x1c>)
 800583a:	4604      	mov	r4, r0
 800583c:	4608      	mov	r0, r1
 800583e:	602b      	str	r3, [r5, #0]
 8005840:	f7fa ff6f 	bl	8000722 <_isatty>
 8005844:	1c43      	adds	r3, r0, #1
 8005846:	d102      	bne.n	800584e <_isatty_r+0x1a>
 8005848:	682b      	ldr	r3, [r5, #0]
 800584a:	b103      	cbz	r3, 800584e <_isatty_r+0x1a>
 800584c:	6023      	str	r3, [r4, #0]
 800584e:	bd38      	pop	{r3, r4, r5, pc}
 8005850:	20004010 	.word	0x20004010

08005854 <_lseek_r>:
 8005854:	b538      	push	{r3, r4, r5, lr}
 8005856:	4604      	mov	r4, r0
 8005858:	4d06      	ldr	r5, [pc, #24]	; (8005874 <_lseek_r+0x20>)
 800585a:	4608      	mov	r0, r1
 800585c:	4611      	mov	r1, r2
 800585e:	2200      	movs	r2, #0
 8005860:	602a      	str	r2, [r5, #0]
 8005862:	461a      	mov	r2, r3
 8005864:	f7fa ff68 	bl	8000738 <_lseek>
 8005868:	1c43      	adds	r3, r0, #1
 800586a:	d102      	bne.n	8005872 <_lseek_r+0x1e>
 800586c:	682b      	ldr	r3, [r5, #0]
 800586e:	b103      	cbz	r3, 8005872 <_lseek_r+0x1e>
 8005870:	6023      	str	r3, [r4, #0]
 8005872:	bd38      	pop	{r3, r4, r5, pc}
 8005874:	20004010 	.word	0x20004010

08005878 <__malloc_lock>:
 8005878:	4801      	ldr	r0, [pc, #4]	; (8005880 <__malloc_lock+0x8>)
 800587a:	f7ff be43 	b.w	8005504 <__retarget_lock_acquire_recursive>
 800587e:	bf00      	nop
 8005880:	20004008 	.word	0x20004008

08005884 <__malloc_unlock>:
 8005884:	4801      	ldr	r0, [pc, #4]	; (800588c <__malloc_unlock+0x8>)
 8005886:	f7ff be3e 	b.w	8005506 <__retarget_lock_release_recursive>
 800588a:	bf00      	nop
 800588c:	20004008 	.word	0x20004008

08005890 <_read_r>:
 8005890:	b538      	push	{r3, r4, r5, lr}
 8005892:	4604      	mov	r4, r0
 8005894:	4d06      	ldr	r5, [pc, #24]	; (80058b0 <_read_r+0x20>)
 8005896:	4608      	mov	r0, r1
 8005898:	4611      	mov	r1, r2
 800589a:	2200      	movs	r2, #0
 800589c:	602a      	str	r2, [r5, #0]
 800589e:	461a      	mov	r2, r3
 80058a0:	f7fa feea 	bl	8000678 <_read>
 80058a4:	1c43      	adds	r3, r0, #1
 80058a6:	d102      	bne.n	80058ae <_read_r+0x1e>
 80058a8:	682b      	ldr	r3, [r5, #0]
 80058aa:	b103      	cbz	r3, 80058ae <_read_r+0x1e>
 80058ac:	6023      	str	r3, [r4, #0]
 80058ae:	bd38      	pop	{r3, r4, r5, pc}
 80058b0:	20004010 	.word	0x20004010

080058b4 <_init>:
 80058b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058b6:	bf00      	nop
 80058b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058ba:	bc08      	pop	{r3}
 80058bc:	469e      	mov	lr, r3
 80058be:	4770      	bx	lr

080058c0 <_fini>:
 80058c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058c2:	bf00      	nop
 80058c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058c6:	bc08      	pop	{r3}
 80058c8:	469e      	mov	lr, r3
 80058ca:	4770      	bx	lr
 80058cc:	0000      	movs	r0, r0
	...
