
AVRASM ver. 2.1.30  D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\3-phase-curent-protect\Debug\List\3 phase current protect.asm Wed Nov 21 14:01:26 2018

D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\3-phase-curent-protect\Debug\List\3 phase current protect.asm(987): warning: Register r4 already defined by the .DEF directive
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\3-phase-curent-protect\Debug\List\3 phase current protect.asm(988): warning: Register r3 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATtiny24A
                 ;Program type           : Application
                 ;Clock frequency        : 8,000000 MHz
                 ;Memory model           : Tiny
                 ;Optimize for           : Size
                 ;(s)printf features     : int
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 13 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_TINY_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATtiny24A
                 	#pragma AVRPART MEMORY PROG_FLASH 2048
                 	#pragma AVRPART MEMORY EEPROM 128
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 128
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 
                 	.EQU WDTCSR=0x21
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x13
                 	.EQU GPIOR1=0x14
                 	.EQU GPIOR2=0x15
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x00DF
                 	.EQU __DSTACK_SIZE=0x000D
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _Uchar_Sample_count=R4
                 	.DEF _Uchar_Timer_count=R3
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION VALUES
                 	.EQU __GPIOR0_INIT=0x00
                 	.EQU __GPIOR1_INIT=0x00
                 	.EQU __GPIOR2_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c015      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 c023      	RJMP _timer1_ovf_isr
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
                 
                 _0x18:
000011 0000
000012 0000
000013 0000
000014 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\3-phase-curent-protect\Debug\List\3 phase current protect.asm(1022): warning: .cseg .db misalignment - padding zero byte
000015 0000      	.DB  0x0
                 __RESET:
000016 94f8      	CLI
000017 27ee      	CLR  R30
000018 bbec      	OUT  EECR,R30
000019 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00001a e08d      	LDI  R24,(14-2)+1
00001b e0a2      	LDI  R26,2
                 __CLEAR_REG:
00001c 93ed      	ST   X+,R30
00001d 958a      	DEC  R24
00001e f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00001f e880      	LDI  R24,__CLEAR_SRAM_SIZE
000020 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000021 93ed      	ST   X+,R30
000022 958a      	DEC  R24
000023 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION
000024 e0e0      	LDI  R30,__GPIOR0_INIT
000025 bbe3      	OUT  GPIOR0,R30
                 	;__GPIOR1_INIT = __GPIOR0_INIT
000026 bbe4      	OUT  GPIOR1,R30
                 	;__GPIOR2_INIT = __GPIOR0_INIT
000027 bbe5      	OUT  GPIOR2,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000028 edef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000029 bfed      	OUT  SPL,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00002a e6cd      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
                 
00002b c071      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x6D
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;ï¿½ Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : 3 Phase curent protect
                 ;Version : 1.0
                 ;Date    : 05/11/2018
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;Doc dien ap tu 3 pha, so sanh voi dien ap cai dat.
                 ;Dieu khien ngat dong dau vao khi dong tieu thu lon hon dong cai dat
                 ;
                 ;
                 ;Chip type               : ATtiny24
                 ;AVR Core Clock frequency: 8,000000 MHz
                 ;Memory model            : Tiny
                 ;External RAM size       : 0
                 ;Data Stack size         : 8
                 ;*******************************************************/
                 ;
                 ;#include <tiny24.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x18
                 	.EQU __sm_adc_noise_red=0x08
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_standby=0x18
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;#define	ADC_current_L1	1
                 ;#define	ADC_current_L2	2
                 ;#define	ADC_current_L3	3
                 ;#define	ADC_current_set	7
                 ;
                 ;#define	num_sample	10
                 ;
                 ;/* He so nhan gia tri ADC doc duoc tu L1, L2, L3 */
                 ;#define	current_scale	6
                 ;
                 ;/* Gia tri dong dien cai dat */
                 ;#define	CURRENT_SET_MAX	20
                 ;#define	CURRENT_SET_MIN	8
                 ;
                 ;/* Gia tri max co the doc duoc tu VR_set */
                 ;#define CURRENT_SET_ADC_VALUE_MAX     840
                 ;
                 ;
                 ;#define	DO_CONTROL_BUZZER	PORTB.0
                 ;#define	DO_CONTROL_RELAY	PORTB.1
                 ;
                 ;#define	BUZZER_ON	DO_CONTROL_BUZZER = 1
                 ;#define	BUZZER_OFF	DO_CONTROL_BUZZER = 0
                 ;
                 ;#define	RELAY_ON	DO_CONTROL_RELAY = 1
                 ;#define	RELAY_OFF	DO_CONTROL_RELAY = 0
                 ;
                 ;
                 ;#define	Err	0
                 ;#define	Ok	1
                 ;#define	Processing	2
                 ;
                 ;unsigned int	AI10_Current_L1[num_sample];
                 ;unsigned int	AI10_Current_L2[num_sample];
                 ;unsigned int	AI10_Current_L3[num_sample];
                 ;unsigned int	AI10_SetCurrent_VR1[num_sample];
                 ;unsigned char	Uchar_Sample_count;
                 ;unsigned char	Uchar_Timer_count;
                 ;
                 ;bit	Bit_AdcSample_full = 0;
                 ;
                 ;bit	Bit_TimerOverflow = 0;
                 ;
                 ;bit Bit_warning = 0;
                 ;
                 ;/*-----------------------------------------------------*/
                 ;// Timer1 overflow interrupt service routine
                 ;// Timer 10ms
                 ;interrupt [TIM1_OVF] void timer1_ovf_isr(void)
                 ; 0000 004E {
                 
                 	.CSEG
                 _timer1_ovf_isr:
                 ; .FSTART _timer1_ovf_isr
00002c 93ea      	ST   -Y,R30
00002d b7ef      	IN   R30,SREG
00002e 93ea      	ST   -Y,R30
                 ; 0000 004F // Reinitialize Timer1 value
                 ; 0000 0050 	TCNT1H=0xCF2C >> 8;
00002f d09f      	RCALL SUBOPT_0x0
                 ; 0000 0051 	TCNT1L=0xCF2C & 0xff;
                 ; 0000 0052 	Bit_TimerOverflow = 1;
000030 9a99      	SBI  0x13,1
                 ; 0000 0053 	Uchar_Timer_count++;
000031 9433      	INC  R3
                 ; 0000 0054 	if(Uchar_Timer_count>= 10)
000032 e0ea      	LDI  R30,LOW(10)
000033 163e      	CP   R3,R30
000034 f008      	BRLO _0x5
                 ; 0000 0055 	{
                 ; 0000 0056 		Uchar_Timer_count = 0;
000035 2433      	CLR  R3
                 ; 0000 0057 	}
                 ; 0000 0058 	if(Bit_warning == 1)
                 _0x5:
000036 9b9a      	SBIS 0x13,2
000037 c008      	RJMP _0x6
                 ; 0000 0059 	{
                 ; 0000 005A 		RELAY_ON;
000038 9ac1      	SBI  0x18,1
                 ; 0000 005B 		if(Uchar_Timer_count < 5)	BUZZER_ON;
000039 e0e5      	LDI  R30,LOW(5)
00003a 163e      	CP   R3,R30
00003b f410      	BRSH _0x9
00003c 9ac0      	SBI  0x18,0
                 ; 0000 005C 		else	BUZZER_OFF;
00003d c001      	RJMP _0xC
                 _0x9:
00003e 98c0      	CBI  0x18,0
                 ; 0000 005D 	}
                 _0xC:
                 ; 0000 005E 	else
00003f c002      	RJMP _0xF
                 _0x6:
                 ; 0000 005F 	{
                 ; 0000 0060 		BUZZER_OFF;
000040 98c0      	CBI  0x18,0
                 ; 0000 0061 		RELAY_OFF;
000041 98c1      	CBI  0x18,1
                 ; 0000 0062 	}
                 _0xF:
                 ; 0000 0063 }
000042 91e9      	LD   R30,Y+
000043 bfef      	OUT  SREG,R30
000044 91e9      	LD   R30,Y+
000045 9518      	RETI
                 ; .FEND
                 ;
                 ;
                 ;
                 ;// Voltage Reference: AVCC pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0))
                 ;
                 ;// Read the AD conversion result
                 ;// ADC 10 bit
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 006D {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 006E 	ADMUX=(adc_input & 0x3f) | ADC_VREF_TYPE;
000046 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
000047 81e8      	LD   R30,Y
000048 73ef      	ANDI R30,LOW(0x3F)
000049 b9e7      	OUT  0x7,R30
                 ; 0000 006F 	// Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0070 	delay_us(10);
                +
00004a e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
00004b 958a     +DEC R24
00004c f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0000 0071 	// Start the AD conversion
                 ; 0000 0072 	ADCSRA|=(1<<ADSC);
00004d 9a36      	SBI  0x6,6
                 ; 0000 0073 	// Wait for the AD conversion to complete
                 ; 0000 0074 	while ((ADCSRA & (1<<ADIF))==0);
                 _0x14:
00004e 9b34      	SBIS 0x6,4
00004f cffe      	RJMP _0x14
                 ; 0000 0075 	ADCSRA|=(1<<ADIF);
000050 9a34      	SBI  0x6,4
                 ; 0000 0076 	return ADCW;
000051 b1e4      	IN   R30,0x4
000052 b1f5      	IN   R31,0x4+1
000053 9621      	ADIW R28,1
000054 9508      	RET
                 ; 0000 0077 }
                 ; .FEND
                 ;
                 ;/*
                 ;*	Doc gia tri ADC cac dong dien theo chu ki cua timer (10ms/lan)
                 ;*	Lay gia tri trung binh cac gai tri doc duoc de giam nhieu.
                 ;*	nhan 10 gia tri doc duoc de tang do phan giai so sanh 0.1A
                 ;* 	So sanh dong dien tieu thu (1,2,3) voi gia tri cai dat (current_set)
                 ;*	Tra ve OK khi dong tieu thu nho hon dong cai dat
                 ;*	Tra ve ERR khi dong tieu thu lon hon dong cai dat
                 ;*/
                 ;unsigned char	Read_value_current(void)
                 ; 0000 0082 {
                 _Read_value_current:
                 ; .FSTART _Read_value_current
                 ; 0000 0083 	if(Bit_TimerOverflow)
000055 9b99      	SBIS 0x13,1
000056 c03e      	RJMP _0x17
                 ; 0000 0084 	{
                 ; 0000 0085 		unsigned char	Uchar_loop_cnt = 0;
                 ; 0000 0086 		unsigned long	Uint_Current_value = 0;
                 ; 0000 0087 		unsigned long	Uint_CurrentSet_value = 0;
                 ; 0000 0088 
                 ; 0000 0089 		Uint_CurrentSet_value = read_adc(ADC_current_set);
000057 9729      	SBIW R28,9
000058 e089      	LDI  R24,9
000059 e0a0      	LDI  R26,LOW(0)
00005a e2e2      	LDI  R30,LOW(_0x18*2)
00005b e0f0      	LDI  R31,HIGH(_0x18*2)
00005c d10e      	RCALL __INITLOCB
                 ;	Uchar_loop_cnt -> Y+8
                 ;	Uint_Current_value -> Y+4
                 ;	Uint_CurrentSet_value -> Y+0
00005d e0a7      	LDI  R26,LOW(7)
00005e d075      	RCALL SUBOPT_0x1
00005f d078      	RCALL SUBOPT_0x2
                 ; 0000 008A 		Uint_CurrentSet_value = ((Uint_CurrentSet_value*10/CURRENT_SET_ADC_VALUE_MAX)*(CURRENT_SET_MAX - CURRENT_SET_MIN)) + C ...
000060 d079      	RCALL SUBOPT_0x3
000061 d07a      	RCALL SUBOPT_0x4
                +
000062 e4e8     +LDI R30 , LOW ( 0x348 )
000063 e0f3     +LDI R31 , HIGH ( 0x348 )
000064 e060     +LDI R22 , BYTE3 ( 0x348 )
000065 e070     +LDI R23 , BYTE4 ( 0x348 )
                 	__GETD1N 0x348
000066 d0d0      	RCALL __DIVD21U
                +
000067 e0ac     +LDI R26 , LOW ( 0xC )
000068 e0b0     +LDI R27 , HIGH ( 0xC )
000069 e080     +LDI R24 , BYTE3 ( 0xC )
00006a e090     +LDI R25 , BYTE4 ( 0xC )
                 	__GETD2N 0xC
00006b d0ab      	RCALL __MULD12U
                +
00006c 5be0     +SUBI R30 , LOW ( - 80 )
00006d 4fff     +SBCI R31 , HIGH ( - 80 )
00006e 4f6f     +SBCI R22 , BYTE3 ( - 80 )
00006f 4f7f     +SBCI R23 , BYTE4 ( - 80 )
                 	__ADDD1N 80
000070 d067      	RCALL SUBOPT_0x2
                 ; 0000 008B 
                 ; 0000 008C 		Uint_Current_value = read_adc(ADC_current_L1);
000071 e0a1      	LDI  R26,LOW(1)
000072 d061      	RCALL SUBOPT_0x1
000073 d070      	RCALL SUBOPT_0x5
                 ; 0000 008D 		Uint_Current_value = Uint_Current_value*5*current_scale*10/1024;
000074 d074      	RCALL SUBOPT_0x6
000075 d082      	RCALL SUBOPT_0x7
                 ; 0000 008E 		if(Uint_Current_value > Uint_CurrentSet_value)
000076 f418      	BRSH _0x19
                 ; 0000 008F 		{
                 ; 0000 0090 			Bit_warning = 1;
000077 9a9a      	SBI  0x13,2
                 ; 0000 0091 			Uchar_Sample_count = 0;
000078 2444      	CLR  R4
                 ; 0000 0092 			//return Err;
                 ; 0000 0093 		}
                 ; 0000 0094 		else
000079 c019      	RJMP _0x1C
                 _0x19:
                 ; 0000 0095 		{
                 ; 0000 0096 			Uint_Current_value = read_adc(ADC_current_L2);
00007a e0a2      	LDI  R26,LOW(2)
00007b d058      	RCALL SUBOPT_0x1
00007c d067      	RCALL SUBOPT_0x5
                 ; 0000 0097 			Uint_Current_value = Uint_Current_value*5*current_scale*10/1024;
00007d d06b      	RCALL SUBOPT_0x6
00007e d079      	RCALL SUBOPT_0x7
                 ; 0000 0098 			if(Uint_Current_value > Uint_CurrentSet_value)
00007f f418      	BRSH _0x1D
                 ; 0000 0099 			{
                 ; 0000 009A 				Bit_warning = 1;
000080 9a9a      	SBI  0x13,2
                 ; 0000 009B 				Uchar_Sample_count = 0;
000081 2444      	CLR  R4
                 ; 0000 009C 				//return Err;
                 ; 0000 009D 			}
                 ; 0000 009E 			else
000082 c010      	RJMP _0x20
                 _0x1D:
                 ; 0000 009F 			{
                 ; 0000 00A0 				Uint_Current_value = read_adc(ADC_current_L3);
000083 e0a3      	LDI  R26,LOW(3)
000084 d04f      	RCALL SUBOPT_0x1
000085 d05e      	RCALL SUBOPT_0x5
                 ; 0000 00A1 				Uint_Current_value = Uint_Current_value*5*current_scale*10/1024;
000086 d062      	RCALL SUBOPT_0x6
000087 d070      	RCALL SUBOPT_0x7
                 ; 0000 00A2 				if(Uint_Current_value > Uint_CurrentSet_value)
000088 f418      	BRSH _0x21
                 ; 0000 00A3 				{
                 ; 0000 00A4 					Bit_warning = 1;
000089 9a9a      	SBI  0x13,2
                 ; 0000 00A5 					Uchar_Sample_count = 0;
00008a 2444      	CLR  R4
                 ; 0000 00A6 					//return Err;
                 ; 0000 00A7 				}
                 ; 0000 00A8 				else
00008b c007      	RJMP _0x24
                 _0x21:
                 ; 0000 00A9 				{
                 ; 0000 00AA 					Uchar_Sample_count++;
00008c 9443      	INC  R4
                 ; 0000 00AB 					if(Uchar_Sample_count > 10)
00008d e0ea      	LDI  R30,LOW(10)
00008e 15e4      	CP   R30,R4
00008f f418      	BRSH _0x25
                 ; 0000 00AC 					{
                 ; 0000 00AD 						Bit_warning = 0;
000090 989a      	CBI  0x13,2
                 ; 0000 00AE 						Uchar_Sample_count = 6;
000091 e0e6      	LDI  R30,LOW(6)
000092 2e4e      	MOV  R4,R30
                 ; 0000 00AF 					}
                 ; 0000 00B0 					//return Ok;
                 ; 0000 00B1 				}
                 _0x25:
                 _0x24:
                 ; 0000 00B2 			}
                 _0x20:
                 ; 0000 00B3 		}
                 _0x1C:
                 ; 0000 00B4 		Bit_TimerOverflow = 0;
000093 9899      	CBI  0x13,1
                 ; 0000 00B5 
                 ; 0000 00B6 
                 ; 0000 00B7 		// AI10_Current_L1[Uchar_Sample_count] = read_adc(ADC_current_L1);
                 ; 0000 00B8 		// AI10_Current_L2[Uchar_Sample_count] = read_adc(ADC_current_L2);
                 ; 0000 00B9 		// AI10_Current_L3[Uchar_Sample_count] = read_adc(ADC_current_L3);
                 ; 0000 00BA 
                 ; 0000 00BB 		// AI10_SetCurrent_VR1[Uchar_Sample_count] = read_adc(ADC_current_set);
                 ; 0000 00BC 
                 ; 0000 00BD 		// Uchar_Sample_count++;
                 ; 0000 00BE 		// if(Uchar_Sample_count >= num_sample)
                 ; 0000 00BF 		// {
                 ; 0000 00C0 		// 	Uchar_Sample_count = 0;
                 ; 0000 00C1 		// 	Bit_AdcSample_full = 1;
                 ; 0000 00C2 		// }
                 ; 0000 00C3 
                 ; 0000 00C4 		// /* So mau lay duoc chua dat du num_sample (10) */
                 ; 0000 00C5 		// if(Bit_AdcSample_full == 0)
                 ; 0000 00C6 		// {
                 ; 0000 00C7 		// 	/* tinh trung binh gia tri dien ap set doc duoc */
                 ; 0000 00C8 		// 	Uint_CurrentSet_value = 0;
                 ; 0000 00C9         //     for(Uchar_loop_cnt = 0; Uchar_loop_cnt < Uchar_Sample_count; Uchar_loop_cnt++)
                 ; 0000 00CA 		// 	{
                 ; 0000 00CB 		// 		Uint_CurrentSet_value += AI10_SetCurrent_VR1[Uchar_loop_cnt];
                 ; 0000 00CC 		// 	}
                 ; 0000 00CD 		// 	Uint_CurrentSet_value /= Uchar_loop_cnt;
                 ; 0000 00CE 		// 	if(Uint_CurrentSet_value >= CURRENT_SET_ADC_VALUE_MAX)	Uint_CurrentSet_value = CURRENT_SET_ADC_VALUE_MAX;
                 ; 0000 00CF 		// 	Uint_CurrentSet_value = ((Uint_CurrentSet_value*10/CURRENT_SET_ADC_VALUE_MAX)*(CURRENT_SET_MAX - CURRENT_SET_MIN)) ...
                 ; 0000 00D0 
                 ; 0000 00D1 
                 ; 0000 00D2         //     /* TInh trung binh gia tri dien ap doc duoc tu L1 */
                 ; 0000 00D3 		// 	Uint_Current_value = 0;
                 ; 0000 00D4 		// 	for(Uchar_loop_cnt = 0; Uchar_loop_cnt < Uchar_Sample_count; Uchar_loop_cnt++)
                 ; 0000 00D5 		// 	{
                 ; 0000 00D6 		// 		Uint_Current_value += AI10_Current_L1[Uchar_loop_cnt];
                 ; 0000 00D7 		// 	}
                 ; 0000 00D8 		// 	Uint_Current_value /= Uchar_loop_cnt;
                 ; 0000 00D9 		// 	Uint_Current_value = Uint_Current_value*5*current_scale*10/1024;
                 ; 0000 00DA 		// 	if(Uint_Current_value > Uint_CurrentSet_value)	return Err;
                 ; 0000 00DB 
                 ; 0000 00DC 		// 	/* TInh trung binh gia tri dien ap doc duoc tu L2 */
                 ; 0000 00DD 		// 	Uint_Current_value = 0;
                 ; 0000 00DE 		// 	for(Uchar_loop_cnt = 0; Uchar_loop_cnt < Uchar_Sample_count; Uchar_loop_cnt++)
                 ; 0000 00DF 		// 	{
                 ; 0000 00E0 		// 		Uint_Current_value += AI10_Current_L2[Uchar_loop_cnt];
                 ; 0000 00E1 		// 	}
                 ; 0000 00E2 		// 	Uint_Current_value /= Uchar_loop_cnt;
                 ; 0000 00E3 		// 	Uint_Current_value = Uint_Current_value*5*current_scale*10/1024;
                 ; 0000 00E4 		// 	if(Uint_Current_value > Uint_CurrentSet_value)	return Err;
                 ; 0000 00E5 
                 ; 0000 00E6 		// 	/* TInh trung binh gia tri dien ap doc duoc tu L3 */
                 ; 0000 00E7 		// 	Uint_Current_value = 0;
                 ; 0000 00E8 		// 	for(Uchar_loop_cnt = 0; Uchar_loop_cnt <= Uchar_Sample_count; Uchar_loop_cnt++)
                 ; 0000 00E9 		// 	{
                 ; 0000 00EA 		// 		Uint_Current_value += AI10_Current_L3[Uchar_loop_cnt];
                 ; 0000 00EB 		// 	}
                 ; 0000 00EC 		// 	Uint_Current_value /= Uchar_loop_cnt;
                 ; 0000 00ED 		// 	Uint_Current_value = Uint_Current_value*5*current_scale*10/1024;
                 ; 0000 00EE 		// 	if(Uint_Current_value > Uint_CurrentSet_value)	return Err;
                 ; 0000 00EF 
                 ; 0000 00F0 		// 	return Ok;
                 ; 0000 00F1         // }
                 ; 0000 00F2 		// else /* So mau da duoc lay du num_sample*/
                 ; 0000 00F3 		// {
                 ; 0000 00F4 		// 	Uint_CurrentSet_value = 0;
                 ; 0000 00F5 		// 	for(Uchar_loop_cnt = 0; Uchar_loop_cnt < num_sample; Uchar_loop_cnt++)
                 ; 0000 00F6 		// 	{
                 ; 0000 00F7 		// 		Uint_CurrentSet_value += AI10_SetCurrent_VR1[Uchar_loop_cnt];
                 ; 0000 00F8 		// 	}
                 ; 0000 00F9 		// 	Uint_CurrentSet_value /= num_sample;
                 ; 0000 00FA 		// 	if(Uint_CurrentSet_value >= CURRENT_SET_ADC_VALUE_MAX)	Uint_CurrentSet_value = CURRENT_SET_ADC_VALUE_MAX;
                 ; 0000 00FB 		// 	Uint_CurrentSet_value = ((Uint_CurrentSet_value*10/CURRENT_SET_ADC_VALUE_MAX)*(CURRENT_SET_MAX - CURRENT_SET_MIN)) ...
                 ; 0000 00FC 
                 ; 0000 00FD 		// 	Uint_Current_value = 0;
                 ; 0000 00FE 		// 	for(Uchar_loop_cnt = 0; Uchar_loop_cnt < num_sample; Uchar_loop_cnt++)
                 ; 0000 00FF 		// 	{
                 ; 0000 0100 		// 		Uint_Current_value += AI10_Current_L1[Uchar_loop_cnt];
                 ; 0000 0101 		// 	}
                 ; 0000 0102 		// 	Uint_Current_value /=num_sample;
                 ; 0000 0103 		// 	Uint_Current_value = Uint_Current_value*5*current_scale*10/1024;
                 ; 0000 0104 		// 	if(Uint_Current_value > Uint_CurrentSet_value)	return Err;
                 ; 0000 0105 
                 ; 0000 0106 		// 	Uint_Current_value = 0;
                 ; 0000 0107 		// 	for(Uchar_loop_cnt = 0; Uchar_loop_cnt < num_sample; Uchar_loop_cnt++)
                 ; 0000 0108 		// 	{
                 ; 0000 0109 		// 		Uint_Current_value += AI10_Current_L2[Uchar_loop_cnt];
                 ; 0000 010A 		// 	}
                 ; 0000 010B 		// 	Uint_Current_value /=num_sample;
                 ; 0000 010C 		// 	Uint_Current_value = Uint_Current_value*5*current_scale*10/1024;
                 ; 0000 010D 		// 	if(Uint_Current_value > Uint_CurrentSet_value)	return Err;
                 ; 0000 010E 
                 ; 0000 010F 		// 	Uint_Current_value = 0;
                 ; 0000 0110 		// 	for(Uchar_loop_cnt = 0; Uchar_loop_cnt < num_sample; Uchar_loop_cnt++)
                 ; 0000 0111 		// 	{
                 ; 0000 0112 		// 		Uint_Current_value += AI10_Current_L3[Uchar_loop_cnt];
                 ; 0000 0113 		// 	}
                 ; 0000 0114 		// 	Uint_Current_value /= num_sample;
                 ; 0000 0115 		// 	Uint_Current_value = Uint_Current_value*5*current_scale*10/1024;
                 ; 0000 0116 		// 	if(Uint_Current_value > Uint_CurrentSet_value)	return Err;
                 ; 0000 0117 
                 ; 0000 0118 		// 	return Ok;
                 ; 0000 0119 		// }
                 ; 0000 011A 	}
000094 9629      	ADIW R28,9
                 ; 0000 011B 	return Processing;
                 _0x17:
000095 e0e2      	LDI  R30,LOW(2)
000096 9508      	RET
                 ; 0000 011C }
                 ; .FEND
                 ;
                 ;
                 ;/*
                 ;*	Dieu khien cac tin hieu canh bao dua vao trang thai tra ve cua ham doc gia tri dong dien
                 ;*	Err : Bat tin hieu canh bao
                 ;*	Ok : Tat tien hieu canh bao
                 ;*/
                 ;void	Control_ProtectPower(void)
                 ; 0000 0125 {
                 _Control_ProtectPower:
                 ; .FSTART _Control_ProtectPower
                 ; 0000 0126 	unsigned char	Uchar_respone = Processing;
                 ; 0000 0127 	Uchar_respone = Read_value_current();
000097 931a      	ST   -Y,R17
                 ;	Uchar_respone -> R17
000098 e012      	LDI  R17,2
000099 dfbb      	RCALL _Read_value_current
00009a 2f1e      	MOV  R17,R30
                 ; 0000 0128 	//Bit_warning = 1;
                 ; 0000 0129 	// if(Uchar_respone == Err)
                 ; 0000 012A 	// {
                 ; 0000 012B 	// 	Bit_warning = 1;
                 ; 0000 012C 	// }
                 ; 0000 012D 	// else if(Uchar_respone == Ok)
                 ; 0000 012E 	// {
                 ; 0000 012F 	// 	Bit_warning = 0;
                 ; 0000 0130 	// }
                 ; 0000 0131 }
00009b 9119      	LD   R17,Y+
00009c 9508      	RET
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0134 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0135 // Declare your local variables here
                 ; 0000 0136 // Crystal Oscillator division factor: 1
                 ; 0000 0137 #pragma optsize-
                 ; 0000 0138 CLKPR=(1<<CLKPCE);
00009d e8e0      	LDI  R30,LOW(128)
00009e bde6      	OUT  0x26,R30
                 ; 0000 0139 CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
00009f e0e0      	LDI  R30,LOW(0)
0000a0 bde6      	OUT  0x26,R30
                 ; 0000 013A #ifdef _OPTIMIZE_SIZE_
                 ; 0000 013B #pragma optsize+
                 ; 0000 013C #endif
                 ; 0000 013D // Input/Output Ports initialization
                 ; 0000 013E // Port A initialization
                 ; 0000 013F // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0140 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000a1 bbea      	OUT  0x1A,R30
                 ; 0000 0141 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0142 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000a2 bbeb      	OUT  0x1B,R30
                 ; 0000 0143 
                 ; 0000 0144 // Port B initialization
                 ; 0000 0145 // Function: Bit3=Out Bit2=In Bit1=Out Bit0=Out
                 ; 0000 0146 DDRB=(1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
0000a3 e0ef      	LDI  R30,LOW(15)
0000a4 bbe7      	OUT  0x17,R30
                 ; 0000 0147 // State: Bit3=0 Bit2=T Bit1=0 Bit0=0
                 ; 0000 0148 PORTB=(0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000a5 e0e0      	LDI  R30,LOW(0)
0000a6 bbe8      	OUT  0x18,R30
                 ; 0000 0149 
                 ; 0000 014A // Timer/Counter 0 initialization
                 ; 0000 014B // Clock source: System Clock
                 ; 0000 014C // Clock value: Timer 0 Stopped
                 ; 0000 014D // Mode: Normal top=0xFF
                 ; 0000 014E // OC0A output: Disconnected
                 ; 0000 014F // OC0B output: Disconnected
                 ; 0000 0150 TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
0000a7 bfe0      	OUT  0x30,R30
                 ; 0000 0151 TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000a8 bfe3      	OUT  0x33,R30
                 ; 0000 0152 TCNT0=0x00;
0000a9 bfe2      	OUT  0x32,R30
                 ; 0000 0153 OCR0A=0x00;
0000aa bfe6      	OUT  0x36,R30
                 ; 0000 0154 OCR0B=0x00;
0000ab bfec      	OUT  0x3C,R30
                 ; 0000 0155 
                 ; 0000 0156 // Timer/Counter 1 initialization
                 ; 0000 0157 // Clock source: System Clock
                 ; 0000 0158 // Clock value: 125,000 kHz
                 ; 0000 0159 // Mode: Normal top=0xFFFF
                 ; 0000 015A // OC1A output: Disconnected
                 ; 0000 015B // OC1B output: Disconnected
                 ; 0000 015C // Noise Canceler: Off
                 ; 0000 015D // Input Capture on Falling Edge
                 ; 0000 015E // Timer Period: 0,1 s
                 ; 0000 015F // Timer1 Overflow Interrupt: On
                 ; 0000 0160 // Input Capture Interrupt: Off
                 ; 0000 0161 // Compare A Match Interrupt: Off
                 ; 0000 0162 // Compare B Match Interrupt: Off
                 ; 0000 0163 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000ac bdef      	OUT  0x2F,R30
                 ; 0000 0164 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (1<<CS11) | (1<<CS10);
0000ad e0e3      	LDI  R30,LOW(3)
0000ae bdee      	OUT  0x2E,R30
                 ; 0000 0165 TCNT1H=0xCF;
0000af d01f      	RCALL SUBOPT_0x0
                 ; 0000 0166 TCNT1L=0x2C;
                 ; 0000 0167 ICR1H=0x00;
0000b0 e0e0      	LDI  R30,LOW(0)
0000b1 bde5      	OUT  0x25,R30
                 ; 0000 0168 ICR1L=0x00;
0000b2 bde4      	OUT  0x24,R30
                 ; 0000 0169 OCR1AH=0x00;
0000b3 bdeb      	OUT  0x2B,R30
                 ; 0000 016A OCR1AL=0x00;
0000b4 bdea      	OUT  0x2A,R30
                 ; 0000 016B OCR1BH=0x00;
0000b5 bde9      	OUT  0x29,R30
                 ; 0000 016C OCR1BL=0x00;
0000b6 bde8      	OUT  0x28,R30
                 ; 0000 016D // // Timer/Counter 1 initialization
                 ; 0000 016E // // Clock source: System Clock
                 ; 0000 016F // // Clock value: 31.250 kHz
                 ; 0000 0170 // // Mode: Normal top=0xFFFF
                 ; 0000 0171 // // OC1A output: Disconnected
                 ; 0000 0172 // // OC1B output: Disconnected
                 ; 0000 0173 // // Noise Canceler: Off
                 ; 0000 0174 // // Input Capture on Falling Edge
                 ; 0000 0175 // // Timer Period: 1 s
                 ; 0000 0176 // // Timer1 Overflow Interrupt: On
                 ; 0000 0177 // // Input Capture Interrupt: Off
                 ; 0000 0178 // // Compare A Match Interrupt: Off
                 ; 0000 0179 // // Compare B Match Interrupt: Off
                 ; 0000 017A // TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
                 ; 0000 017B // TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (1<<CS12) | (0<<CS11) | (0<<CS10);
                 ; 0000 017C // TCNT1H=0x85;
                 ; 0000 017D // TCNT1L=0xEE;
                 ; 0000 017E // ICR1H=0x00;
                 ; 0000 017F // ICR1L=0x00;
                 ; 0000 0180 // OCR1AH=0x00;
                 ; 0000 0181 // OCR1AL=0x00;
                 ; 0000 0182 // OCR1BH=0x00;
                 ; 0000 0183 // OCR1BL=0x00;
                 ; 0000 0184 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0185 TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (0<<TOIE0);
0000b7 bfe9      	OUT  0x39,R30
                 ; 0000 0186 
                 ; 0000 0187 // // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 0188 // TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (0<<OCIE1A) | (1<<TOIE1);
                 ; 0000 0189 
                 ; 0000 018A // External Interrupt(s) initialization
                 ; 0000 018B // INT0: Off
                 ; 0000 018C // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 018D // Interrupt on any change on pins PCINT8-11: Off
                 ; 0000 018E MCUCR=(0<<ISC01) | (0<<ISC00);
0000b8 bfe5      	OUT  0x35,R30
                 ; 0000 018F GIMSK=(0<<INT0) | (0<<PCIE1) | (0<<PCIE0);
0000b9 bfeb      	OUT  0x3B,R30
                 ; 0000 0190 
                 ; 0000 0191 // USI initialization
                 ; 0000 0192 // Mode: Disabled
                 ; 0000 0193 // Clock source: Register & Counter=no clk.
                 ; 0000 0194 // USI Counter Overflow Interrupt: Off
                 ; 0000 0195 USICR=(0<<USISIE) | (0<<USIOIE) | (0<<USIWM1) | (0<<USIWM0) | (0<<USICS1) | (0<<USICS0) | (0<<USICLK) | (0<<USITC);
0000ba b9ed      	OUT  0xD,R30
                 ; 0000 0196 
                 ; 0000 0197 // Analog Comparator initialization
                 ; 0000 0198 // Analog Comparator: Off
                 ; 0000 0199 // The Analog Comparator's positive input is
                 ; 0000 019A // connected to the AIN0 pin
                 ; 0000 019B // The Analog Comparator's negative input is
                 ; 0000 019C // connected to the AIN1 pin
                 ; 0000 019D ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000bb e8e0      	LDI  R30,LOW(128)
0000bc b9e8      	OUT  0x8,R30
                 ; 0000 019E // Digital input buffer on AIN0: On
                 ; 0000 019F // Digital input buffer on AIN1: On
                 ; 0000 01A0 DIDR0=(0<<ADC1D) | (0<<ADC2D);
0000bd e0e0      	LDI  R30,LOW(0)
0000be b9e1      	OUT  0x1,R30
                 ; 0000 01A1 
                 ; 0000 01A2 
                 ; 0000 01A3 // ADC initialization
                 ; 0000 01A4 // ADC Clock frequency: 1000.000 kHz
                 ; 0000 01A5 // ADC Voltage Reference: AVCC pin
                 ; 0000 01A6 // ADC Bipolar Input Mode: Off
                 ; 0000 01A7 // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 01A8 // Digital input buffers on ADC0: Off, ADC1: On, ADC2: On, ADC3: On
                 ; 0000 01A9 // ADC4: Off, ADC5: Off, ADC6: Off, ADC7: On
                 ; 0000 01AA DIDR0=(0<<ADC7D) | (1<<ADC6D) | (1<<ADC5D) | (1<<ADC4D) | (0<<ADC3D) | (0<<ADC2D) | (0<<ADC1D) | (1<<ADC0D);
0000bf e7e1      	LDI  R30,LOW(113)
0000c0 b9e1      	OUT  0x1,R30
                 ; 0000 01AB ADMUX=ADC_VREF_TYPE;
0000c1 e0e0      	LDI  R30,LOW(0)
0000c2 b9e7      	OUT  0x7,R30
                 ; 0000 01AC ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
0000c3 e8e3      	LDI  R30,LOW(131)
0000c4 b9e6      	OUT  0x6,R30
                 ; 0000 01AD ADCSRB=(0<<BIN) | (0<<ADLAR) | (0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
0000c5 e0e0      	LDI  R30,LOW(0)
0000c6 b9e3      	OUT  0x3,R30
                 ; 0000 01AE 
                 ; 0000 01AF 
                 ; 0000 01B0 // Watchdog Timer initialization
                 ; 0000 01B1 // Watchdog Timer Prescaler: OSC/2k
                 ; 0000 01B2 // Watchdog timeout action: Reset
                 ; 0000 01B3 //#pragma optsize-
                 ; 0000 01B4 //WDTCSR=(0<<WDIF) | (0<<WDIE) | (0<<WDP3) | (1<<WDCE) | (1<<WDE) | (0<<WDP2) | (0<<WDP1) | (0<<WDP0);
                 ; 0000 01B5 //WDTCSR=(0<<WDIF) | (0<<WDIE) | (0<<WDP3) | (0<<WDCE) | (1<<WDE) | (0<<WDP2) | (0<<WDP1) | (0<<WDP0);
                 ; 0000 01B6 //#ifdef _OPTIMIZE_SIZE_
                 ; 0000 01B7 //#pragma optsize+
                 ; 0000 01B8 //#endif
                 ; 0000 01B9 
                 ; 0000 01BA // Global enable interrupts
                 ; 0000 01BB 
                 ; 0000 01BC #asm("sei")
0000c7 9478      	sei
                 ; 0000 01BD BUZZER_ON;
0000c8 d03c      	RCALL SUBOPT_0x8
                 ; 0000 01BE delay_ms(400);
                 ; 0000 01BF BUZZER_OFF;
                 ; 0000 01C0 delay_ms(400);
                 ; 0000 01C1 BUZZER_ON;
0000c9 d03b      	RCALL SUBOPT_0x8
                 ; 0000 01C2 delay_ms(400);
                 ; 0000 01C3 BUZZER_OFF;
                 ; 0000 01C4 delay_ms(400);
                 ; 0000 01C5 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 01C6 TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (0<<OCIE1A) | (1<<TOIE1);
0000ca e0e1      	LDI  R30,LOW(1)
0000cb b9ec      	OUT  0xC,R30
                 ; 0000 01C7 
                 ; 0000 01C8 	while (1)
                 _0x32:
                 ; 0000 01C9 	{
                 ; 0000 01CA 		Control_ProtectPower();
0000cc dfca      	RCALL _Control_ProtectPower
                 ; 0000 01CB 	}
0000cd cffe      	RJMP _0x32
                 ; 0000 01CC }
                 _0x35:
0000ce cfff      	RJMP _0x35
                 ; .FEND
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0000cf ecef      	LDI  R30,LOW(207)
0000d0 bded      	OUT  0x2D,R30
0000d1 e2ec      	LDI  R30,LOW(44)
0000d2 bdec      	OUT  0x2C,R30
0000d3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x1:
0000d4 df71      	RCALL _read_adc
0000d5 2766      	CLR  R22
0000d6 2777      	CLR  R23
0000d7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
0000d8 d088      	RCALL __PUTD1S0
0000d9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x3:
0000da d081      	RCALL __GETD1S0
0000db 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:16 WORDS
                 SUBOPT_0x4:
                +
0000dc e0aa     +LDI R26 , LOW ( 0xA )
0000dd e0b0     +LDI R27 , HIGH ( 0xA )
0000de e080     +LDI R24 , BYTE3 ( 0xA )
0000df e090     +LDI R25 , BYTE4 ( 0xA )
                 	__GETD2N 0xA
0000e0 d036      	RCALL __MULD12U
0000e1 01df      	MOVW R26,R30
0000e2 01cb      	MOVW R24,R22
0000e3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x5:
                +
0000e4 83ec     +STD Y + 4 , R30
0000e5 83fd     +STD Y + 4 + 1 , R31
0000e6 836e     +STD Y + 4 + 2 , R22
0000e7 837f     +STD Y + 4 + 3 , R23
                 	__PUTD1S 4
0000e8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:26 WORDS
                 SUBOPT_0x6:
                +
0000e9 81ec     +LDD R30 , Y + 4
0000ea 81fd     +LDD R31 , Y + 4 + 1
0000eb 816e     +LDD R22 , Y + 4 + 2
0000ec 817f     +LDD R23 , Y + 4 + 3
                 	__GETD1S 4
                +
0000ed e0a5     +LDI R26 , LOW ( 0x5 )
0000ee e0b0     +LDI R27 , HIGH ( 0x5 )
0000ef e080     +LDI R24 , BYTE3 ( 0x5 )
0000f0 e090     +LDI R25 , BYTE4 ( 0x5 )
                 	__GETD2N 0x5
0000f1 d025      	RCALL __MULD12U
                +
0000f2 e0a6     +LDI R26 , LOW ( 0x6 )
0000f3 e0b0     +LDI R27 , HIGH ( 0x6 )
0000f4 e080     +LDI R24 , BYTE3 ( 0x6 )
0000f5 e090     +LDI R25 , BYTE4 ( 0x6 )
                 	__GETD2N 0x6
0000f6 d020      	RCALL __MULD12U
0000f7 cfe4      	RJMP SUBOPT_0x4
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:20 WORDS
                 SUBOPT_0x7:
                +
0000f8 e0e0     +LDI R30 , LOW ( 0x400 )
0000f9 e0f4     +LDI R31 , HIGH ( 0x400 )
0000fa e060     +LDI R22 , BYTE3 ( 0x400 )
0000fb e070     +LDI R23 , BYTE4 ( 0x400 )
                 	__GETD1N 0x400
0000fc d03a      	RCALL __DIVD21U
0000fd dfe6      	RCALL SUBOPT_0x5
0000fe dfdb      	RCALL SUBOPT_0x3
                +
0000ff 81ac     +LDD R26 , Y + 4
000100 81bd     +LDD R27 , Y + 4 + 1
000101 818e     +LDD R24 , Y + 4 + 2
000102 819f     +LDD R25 , Y + 4 + 3
                 	__GETD2S 4
000103 d062      	RCALL __CPD12
000104 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x8:
000105 9ac0      	SBI  0x18,0
000106 e9a0      	LDI  R26,LOW(400)
000107 e0b1      	LDI  R27,HIGH(400)
000108 d004      	RCALL _delay_ms
000109 98c0      	CBI  0x18,0
00010a e9a0      	LDI  R26,LOW(400)
00010b e0b1      	LDI  R27,HIGH(400)
00010c c000      	RJMP _delay_ms
                 
                 
                 	.CSEG
                 _delay_ms:
00010d 9610      	adiw r26,0
00010e f039      	breq __delay_ms1
                 __delay_ms0:
                +
00010f ed80     +LDI R24 , LOW ( 0x7D0 )
000110 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000111 9701     +SBIW R24 , 1
000112 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000113 95a8      	wdr
000114 9711      	sbiw r26,1
000115 f7c9      	brne __delay_ms0
                 __delay_ms1:
000116 9508      	ret
                 
                 __MULD12U:
000117 933f      	PUSH R19
000118 934f      	PUSH R20
000119 935f      	PUSH R21
00011a e251      	LDI  R21,33
00011b 2e0a      	MOV  R0,R26
00011c 2e1b      	MOV  R1,R27
00011d 2f38      	MOV  R19,R24
00011e 2f49      	MOV  R20,R25
00011f 27aa      	CLR  R26
000120 27bb      	CLR  R27
000121 2788      	CLR  R24
000122 1b99      	SUB  R25,R25
000123 c009      	RJMP __MULD12U1
                 __MULD12U3:
000124 f420      	BRCC __MULD12U2
000125 0da0      	ADD  R26,R0
000126 1db1      	ADC  R27,R1
000127 1f83      	ADC  R24,R19
000128 1f94      	ADC  R25,R20
                 __MULD12U2:
000129 9596      	LSR  R25
00012a 9587      	ROR  R24
00012b 95b7      	ROR  R27
00012c 95a7      	ROR  R26
                 __MULD12U1:
00012d 9577      	ROR  R23
00012e 9567      	ROR  R22
00012f 95f7      	ROR  R31
000130 95e7      	ROR  R30
000131 955a      	DEC  R21
000132 f789      	BRNE __MULD12U3
000133 915f      	POP  R21
000134 914f      	POP  R20
000135 913f      	POP  R19
000136 9508      	RET
                 
                 __DIVD21U:
000137 933f      	PUSH R19
000138 934f      	PUSH R20
000139 935f      	PUSH R21
00013a 2400      	CLR  R0
00013b 2411      	CLR  R1
00013c 2744      	CLR  R20
00013d 2755      	CLR  R21
00013e e230      	LDI  R19,32
                 __DIVD21U1:
00013f 0faa      	LSL  R26
000140 1fbb      	ROL  R27
000141 1f88      	ROL  R24
000142 1f99      	ROL  R25
000143 1c00      	ROL  R0
000144 1c11      	ROL  R1
000145 1f44      	ROL  R20
000146 1f55      	ROL  R21
000147 1a0e      	SUB  R0,R30
000148 0a1f      	SBC  R1,R31
000149 0b46      	SBC  R20,R22
00014a 0b57      	SBC  R21,R23
00014b f428      	BRCC __DIVD21U2
00014c 0e0e      	ADD  R0,R30
00014d 1e1f      	ADC  R1,R31
00014e 1f46      	ADC  R20,R22
00014f 1f57      	ADC  R21,R23
000150 c001      	RJMP __DIVD21U3
                 __DIVD21U2:
000151 60a1      	SBR  R26,1
                 __DIVD21U3:
000152 953a      	DEC  R19
000153 f759      	BRNE __DIVD21U1
000154 01fd      	MOVW R30,R26
000155 01bc      	MOVW R22,R24
000156 01d0      	MOVW R26,R0
000157 01ca      	MOVW R24,R20
000158 915f      	POP  R21
000159 914f      	POP  R20
00015a 913f      	POP  R19
00015b 9508      	RET
                 
                 __GETD1S0:
00015c 81e8      	LD   R30,Y
00015d 81f9      	LDD  R31,Y+1
00015e 816a      	LDD  R22,Y+2
00015f 817b      	LDD  R23,Y+3
000160 9508      	RET
                 
                 __PUTD1S0:
000161 83e8      	ST   Y,R30
000162 83f9      	STD  Y+1,R31
000163 836a      	STD  Y+2,R22
000164 837b      	STD  Y+3,R23
000165 9508      	RET
                 
                 __CPD12:
000166 17ea      	CP   R30,R26
000167 07fb      	CPC  R31,R27
000168 0768      	CPC  R22,R24
000169 0779      	CPC  R23,R25
00016a 9508      	RET
                 
                 __INITLOCB:
                 __INITLOCW:
00016b 0fac      	ADD  R26,R28
                 __INITLOC0:
00016c 9005      	LPM  R0,Z+
00016d 920d      	ST   X+,R0
00016e 958a      	DEC  R24
00016f f7e1      	BRNE __INITLOC0
000170 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATtiny24A register use summary:
r0 :   9 r1 :   6 r2 :   0 r3 :   4 r4 :   6 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   4 r18:   0 r19:   8 r20:  11 r21:  10 r22:  14 r23:  12 
r24:  24 r25:  13 r26:  28 r27:  13 r28:   5 r29:   0 r30:  92 r31:  13 
x  :   3 y  :  28 z  :   1 
Registers used: 20 out of 35 (57.1%)

ATtiny24A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   6 add   :   3 
adiw  :   3 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :   1 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 
brlt  :   0 brmi  :   0 brne  :   8 brpl  :   0 brsh  :   5 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   6 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  14 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   4 
cpc   :   3 cpi   :   0 cpse  :   0 dec   :   6 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   3 
inc   :   2 ld    :   5 ldd   :  11 ldi   :  69 lds   :   0 lpm   :   1 
lsl   :   1 lsr   :   1 mov   :   6 movw  :   6 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  40 
pop   :   6 push  :   6 rcall :  37 ret   :  17 reti  :   1 rjmp  :  32 
rol   :   7 ror   :   7 sbc   :   3 sbci  :   3 sbi   :   9 sbic  :   0 
sbis  :   3 sbiw  :   3 sbr   :   1 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   8 std   :   7 
sts   :   0 sub   :   2 subi  :   1 swap  :   0 tst   :   0 wdr   :   1 

Instructions used: 46 out of 114 (40.4%)

ATtiny24A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002e2    728     10    738    2048  36.0%
[.dseg] 0x000060 0x00006d      0      0      0     128   0.0%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 3 warnings
