<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int)" Length="variable" Direction="read" AccessID="memseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="./basic_helper.hpp:60:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./basic_helper.hpp:73:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem7" VarName="mem" LoopLoc="./basic_helper.hpp:73:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data_special(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int)" Length="variable" Direction="read" AccessID="memseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="./basic_helper.hpp:75:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.11)" Length="variable" Direction="read" AccessID="memseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="./basic_helper.hpp:60:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.12)" Length="variable" Direction="read" AccessID="memseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="./basic_helper.hpp:60:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.15)" Length="variable" Direction="read" AccessID="memseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="./basic_helper.hpp:60:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.16)" Length="variable" Direction="read" AccessID="memseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="./basic_helper.hpp:60:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.25)" Length="variable" Direction="read" AccessID="memseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="./basic_helper.hpp:60:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.27)" Length="variable" Direction="read" AccessID="memseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="./basic_helper.hpp:60:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.28)" Length="variable" Direction="read" AccessID="memseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="./basic_helper.hpp:60:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.29)" Length="variable" Direction="read" AccessID="memseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="./basic_helper.hpp:60:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.30)" Length="variable" Direction="read" AccessID="memseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="./basic_helper.hpp:60:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./basic_helper.hpp:58:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int)" OrigID="memseq" OrigAccess-DebugLoc="./basic_helper.hpp:58:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./basic_helper.hpp:73:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem7" VarName="mem" LoopLoc="./basic_helper.hpp:73:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data_special(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int)" OrigID="memseq" OrigAccess-DebugLoc="./basic_helper.hpp:73:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./basic_helper.hpp:58:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.11)" OrigID="memseq" OrigAccess-DebugLoc="./basic_helper.hpp:58:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./basic_helper.hpp:58:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.12)" OrigID="memseq" OrigAccess-DebugLoc="./basic_helper.hpp:58:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./basic_helper.hpp:58:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.15)" OrigID="memseq" OrigAccess-DebugLoc="./basic_helper.hpp:58:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./basic_helper.hpp:58:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.16)" OrigID="memseq" OrigAccess-DebugLoc="./basic_helper.hpp:58:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./basic_helper.hpp:58:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.25)" OrigID="memseq" OrigAccess-DebugLoc="./basic_helper.hpp:58:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./basic_helper.hpp:58:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.27)" OrigID="memseq" OrigAccess-DebugLoc="./basic_helper.hpp:58:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./basic_helper.hpp:58:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.28)" OrigID="memseq" OrigAccess-DebugLoc="./basic_helper.hpp:58:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./basic_helper.hpp:58:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.29)" OrigID="memseq" OrigAccess-DebugLoc="./basic_helper.hpp:58:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./basic_helper.hpp:58:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem5,gmem6,gmem9,gmem10,gmem8,gmem0,gmem1,gmem2,gmem3,gmem4" VarName="mem" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" ParentFunc="loadDDR_data(hls::vector&lt;double, 8ul&gt;*, hls::stream&lt;hls::vector&lt;double, 8ul&gt;, 0&gt;&amp;, int) (.30)" OrigID="memseq" OrigAccess-DebugLoc="./basic_helper.hpp:58:5" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'loadDDR_data' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'loadDDR_data' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'loadDDR_data' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'loadDDR_data' has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem3" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'loadDDR_data' has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem4" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'loadDDR_data' has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem5" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'loadDDR_data' has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem6" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'loadDDR_data' has been inferred on bundle 'gmem8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem8" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'loadDDR_data' has been inferred on bundle 'gmem9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem9" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./basic_helper.hpp:58:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'loadDDR_data' has been inferred on bundle 'gmem10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem10" LoopLoc="./basic_helper.hpp:58:5" LoopName="loadDDR_data" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./basic_helper.hpp:73:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'loadDDR_data' has been inferred on bundle 'gmem7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem7" LoopLoc="./basic_helper.hpp:73:5" LoopName="loadDDR_data" Length="variable" Width="512" Direction="read"/>
</VitisHLS:BurstInfo>

