Generating HDL for page 12.30.04.1 2ND AND 3RD SCAN CTRLS at 7/8/2020 2:54:12 PM
Found combinatorial loop (need D FF) at output of gate at 3C
Found combinatorial loop (need D FF) at output of gate at 2C
Found combinatorial loop (need D FF) at output of gate at 3G
Found combinatorial loop (need D FF) at output of gate at 2G
Removed 1 outputs from Gate at 1E to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1I to ignored block(s) or identical signal names
Generating Statement for block at 3C with *latched* output pin(s) of OUT_3C_NoPin_Latch, OUT_3C_NoPin_Latch
	and inputs of MS_LOGIC_GATE_D_1,MS_PROGRAM_RESET_1,OUT_DOT_2C
	and logic function of NAND
Generating Statement for block at 2C with *latched* output pin(s) of OUT_2C_P_Latch
	and inputs of OUT_4D_F,OUT_4E_E,OUT_3C_NoPin
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_B
	and inputs of OUT_3C_NoPin
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_4D_F
	and inputs of PS_NEXT_TO_LAST_LOGIC_GATE,PS_SET_2ND_SCAN_CTRL
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_P
	and inputs of MS_DISPLAY_OR_ALTER_SET_2ND_SCAN
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_E
	and inputs of PS_NEXT_TO_LAST_LOGIC_GATE,PS_2ND_SCAN,PS_RGEN_2ND_SCAN_CTRL
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_C
	and inputs of OUT_DOT_2C
	and logic function of NOT
Generating Statement for block at 3G with *latched* output pin(s) of OUT_3G_NoPin_Latch, OUT_3G_NoPin_Latch
	and inputs of MS_LOGIC_GATE_D_1,MS_PROGRAM_RESET_1,OUT_2G_P
	and logic function of NAND
Generating Statement for block at 2G with *latched* output pin(s) of OUT_2G_P_Latch, OUT_2G_P_Latch
	and inputs of OUT_4H_C,OUT_4I_D,OUT_3G_NoPin
	and logic function of NAND
Generating Statement for block at 1G with output pin(s) of OUT_1G_B
	and inputs of OUT_3G_NoPin
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_C
	and inputs of PS_NEXT_TO_LAST_LOGIC_GATE,PS_SET_3RD_SCAN_CTRL
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_D
	and inputs of PS_NEXT_TO_LAST_LOGIC_GATE,PS_3RD_SCAN,PS_RGEN_3RD_SCAN_CTRL
	and logic function of NAND
Generating Statement for block at 1I with output pin(s) of OUT_1I_C
	and inputs of OUT_2G_P
	and logic function of NOT
Generating Statement for block at 2C with output pin(s) of OUT_DOT_2C, OUT_DOT_2C
	and inputs of OUT_2D_P,OUT_2C_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_2ND_SCAN_CTRL
	from gate output OUT_1C_B
Generating output sheet edge signal assignment to 
	signal MS_2ND_SCAN_CTRL
	from gate output OUT_1E_C
Generating output sheet edge signal assignment to 
	signal PS_3RD_SCAN_CTRL
	from gate output OUT_1G_B
Generating output sheet edge signal assignment to 
	signal MS_3RD_SCAN_CTRL
	from gate output OUT_1I_C
Generating D Flip Flop for block at 3C
Generating D Flip Flop for block at 2C
Generating D Flip Flop for block at 3G
Generating D Flip Flop for block at 2G
