[
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "\"/home/user0/custom_installed/e2_studio/toolchains/llvm-19.1.7.202501-riscv-elf/llvm-for-renesas-riscv/bin/clang\" --target\u003driscv32 -mabi\u003dilp32 -march\u003drv32imaczba_zbb_zbs -Og -ffunction-sections -fdata-sections -fdiagnostics-parseable-fixits -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Waggregate-return -g -v -I\"/home/user0/e2_studio/workspace/freertos_port/generate\" -I\"/home/user0/e2_studio/workspace/freertos_port/FreeRTOSConfig\" -I\"/home/user0/e2_studio/workspace/freertos_port/includes/include\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_MTIME_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM\" \"/home/user0/e2_studio/workspace/freertos_port/generate/inthandler.c\" -c -o \"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug/generate/inthandler.o\"",
    "file": "/home/user0/e2_studio/workspace/freertos_port/generate/inthandler.c"
  },
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "\"/home/user0/custom_installed/e2_studio/toolchains/llvm-19.1.7.202501-riscv-elf/llvm-for-renesas-riscv/bin/clang\" --target\u003driscv32 -mabi\u003dilp32 -march\u003drv32imaczba_zbb_zbs -Og -ffunction-sections -fdata-sections -fdiagnostics-parseable-fixits -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Waggregate-return -g -v -I\"/home/user0/e2_studio/workspace/freertos_port/generate\" -I\"/home/user0/e2_studio/workspace/freertos_port/FreeRTOSConfig\" -I\"/home/user0/e2_studio/workspace/freertos_port/includes/include\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_MTIME_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM\" \"/home/user0/e2_studio/workspace/freertos_port/generate/vects.c\" -c -o \"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug/generate/vects.o\"",
    "file": "/home/user0/e2_studio/workspace/freertos_port/generate/vects.c"
  },
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "\"/home/user0/custom_installed/e2_studio/toolchains/llvm-19.1.7.202501-riscv-elf/llvm-for-renesas-riscv/bin/clang\" --target\u003driscv32 -mabi\u003dilp32 -march\u003drv32imaczba_zbb_zbs -Og -ffunction-sections -fdata-sections -fdiagnostics-parseable-fixits -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Waggregate-return -g -v -I\"/home/user0/e2_studio/workspace/freertos_port/generate\" -I\"/home/user0/e2_studio/workspace/freertos_port/FreeRTOSConfig\" -I\"/home/user0/e2_studio/workspace/freertos_port/includes/include\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_MTIME_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM\" \"/home/user0/e2_studio/workspace/freertos_port/src/croutine.c\" -c -o \"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug/src/croutine.o\"",
    "file": "/home/user0/e2_studio/workspace/freertos_port/src/croutine.c"
  },
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "\"/home/user0/custom_installed/e2_studio/toolchains/llvm-19.1.7.202501-riscv-elf/llvm-for-renesas-riscv/bin/clang\" --target\u003driscv32 -mabi\u003dilp32 -march\u003drv32imaczba_zbb_zbs -Og -ffunction-sections -fdata-sections -fdiagnostics-parseable-fixits -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Waggregate-return -g -v -I\"/home/user0/e2_studio/workspace/freertos_port/generate\" -I\"/home/user0/e2_studio/workspace/freertos_port/FreeRTOSConfig\" -I\"/home/user0/e2_studio/workspace/freertos_port/includes/include\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_MTIME_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM\" \"/home/user0/e2_studio/workspace/freertos_port/src/heap_4.c\" -c -o \"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug/src/heap_4.o\"",
    "file": "/home/user0/e2_studio/workspace/freertos_port/src/heap_4.c"
  },
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "\"/home/user0/custom_installed/e2_studio/toolchains/llvm-19.1.7.202501-riscv-elf/llvm-for-renesas-riscv/bin/clang\" --target\u003driscv32 -mabi\u003dilp32 -march\u003drv32imaczba_zbb_zbs -Og -ffunction-sections -fdata-sections -fdiagnostics-parseable-fixits -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Waggregate-return -g -v -I\"/home/user0/e2_studio/workspace/freertos_port/generate\" -I\"/home/user0/e2_studio/workspace/freertos_port/FreeRTOSConfig\" -I\"/home/user0/e2_studio/workspace/freertos_port/includes/include\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_MTIME_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM\" \"/home/user0/e2_studio/workspace/freertos_port/src/list.c\" -c -o \"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug/src/list.o\"",
    "file": "/home/user0/e2_studio/workspace/freertos_port/src/list.c"
  },
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "\"/home/user0/custom_installed/e2_studio/toolchains/llvm-19.1.7.202501-riscv-elf/llvm-for-renesas-riscv/bin/clang\" --target\u003driscv32 -mabi\u003dilp32 -march\u003drv32imaczba_zbb_zbs -Og -ffunction-sections -fdata-sections -fdiagnostics-parseable-fixits -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Waggregate-return -g -v -I\"/home/user0/e2_studio/workspace/freertos_port/generate\" -I\"/home/user0/e2_studio/workspace/freertos_port/FreeRTOSConfig\" -I\"/home/user0/e2_studio/workspace/freertos_port/includes/include\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_MTIME_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM\" \"/home/user0/e2_studio/workspace/freertos_port/src/main.c\" -c -o \"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug/src/main.o\"",
    "file": "/home/user0/e2_studio/workspace/freertos_port/src/main.c"
  },
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "\"/home/user0/custom_installed/e2_studio/toolchains/llvm-19.1.7.202501-riscv-elf/llvm-for-renesas-riscv/bin/clang\" --target\u003driscv32 -mabi\u003dilp32 -march\u003drv32imaczba_zbb_zbs -Og -ffunction-sections -fdata-sections -fdiagnostics-parseable-fixits -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Waggregate-return -g -v -I\"/home/user0/e2_studio/workspace/freertos_port/generate\" -I\"/home/user0/e2_studio/workspace/freertos_port/FreeRTOSConfig\" -I\"/home/user0/e2_studio/workspace/freertos_port/includes/include\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_MTIME_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM\" \"/home/user0/e2_studio/workspace/freertos_port/src/port.c\" -c -o \"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug/src/port.o\"",
    "file": "/home/user0/e2_studio/workspace/freertos_port/src/port.c"
  },
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "\"/home/user0/custom_installed/e2_studio/toolchains/llvm-19.1.7.202501-riscv-elf/llvm-for-renesas-riscv/bin/clang\" --target\u003driscv32 -mabi\u003dilp32 -march\u003drv32imaczba_zbb_zbs -Og -ffunction-sections -fdata-sections -fdiagnostics-parseable-fixits -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Waggregate-return -g -x assembler-with-cpp -c \"/home/user0/e2_studio/workspace/freertos_port/src/portASM.S\" -o \"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug/src/portASM.o\"",
    "file": "/home/user0/e2_studio/workspace/freertos_port/src/portASM.S"
  },
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "\"/home/user0/custom_installed/e2_studio/toolchains/llvm-19.1.7.202501-riscv-elf/llvm-for-renesas-riscv/bin/clang\" --target\u003driscv32 -mabi\u003dilp32 -march\u003drv32imaczba_zbb_zbs -Og -ffunction-sections -fdata-sections -fdiagnostics-parseable-fixits -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Waggregate-return -g -v -I\"/home/user0/e2_studio/workspace/freertos_port/generate\" -I\"/home/user0/e2_studio/workspace/freertos_port/FreeRTOSConfig\" -I\"/home/user0/e2_studio/workspace/freertos_port/includes/include\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_MTIME_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM\" \"/home/user0/e2_studio/workspace/freertos_port/src/queue.c\" -c -o \"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug/src/queue.o\"",
    "file": "/home/user0/e2_studio/workspace/freertos_port/src/queue.c"
  },
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "\"/home/user0/custom_installed/e2_studio/toolchains/llvm-19.1.7.202501-riscv-elf/llvm-for-renesas-riscv/bin/clang\" --target\u003driscv32 -mabi\u003dilp32 -march\u003drv32imaczba_zbb_zbs -Og -ffunction-sections -fdata-sections -fdiagnostics-parseable-fixits -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Waggregate-return -g -v -I\"/home/user0/e2_studio/workspace/freertos_port/generate\" -I\"/home/user0/e2_studio/workspace/freertos_port/FreeRTOSConfig\" -I\"/home/user0/e2_studio/workspace/freertos_port/includes/include\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_MTIME_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM\" \"/home/user0/e2_studio/workspace/freertos_port/src/stream_buffer.c\" -c -o \"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug/src/stream_buffer.o\"",
    "file": "/home/user0/e2_studio/workspace/freertos_port/src/stream_buffer.c"
  },
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "\"/home/user0/custom_installed/e2_studio/toolchains/llvm-19.1.7.202501-riscv-elf/llvm-for-renesas-riscv/bin/clang\" --target\u003driscv32 -mabi\u003dilp32 -march\u003drv32imaczba_zbb_zbs -Og -ffunction-sections -fdata-sections -fdiagnostics-parseable-fixits -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Waggregate-return -g -v -I\"/home/user0/e2_studio/workspace/freertos_port/generate\" -I\"/home/user0/e2_studio/workspace/freertos_port/FreeRTOSConfig\" -I\"/home/user0/e2_studio/workspace/freertos_port/includes/include\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_MTIME_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM\" \"/home/user0/e2_studio/workspace/freertos_port/src/tasks.c\" -c -o \"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug/src/tasks.o\"",
    "file": "/home/user0/e2_studio/workspace/freertos_port/src/tasks.c"
  },
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "\"/home/user0/custom_installed/e2_studio/toolchains/llvm-19.1.7.202501-riscv-elf/llvm-for-renesas-riscv/bin/clang\" --target\u003driscv32 -mabi\u003dilp32 -march\u003drv32imaczba_zbb_zbs -Og -ffunction-sections -fdata-sections -fdiagnostics-parseable-fixits -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Waggregate-return -g -v -I\"/home/user0/e2_studio/workspace/freertos_port/generate\" -I\"/home/user0/e2_studio/workspace/freertos_port/FreeRTOSConfig\" -I\"/home/user0/e2_studio/workspace/freertos_port/includes/include\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/RISCV_MTIME_CLINT_no_extensions\" -I\"/home/user0/e2_studio/workspace/freertos_port/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM\" \"/home/user0/e2_studio/workspace/freertos_port/src/timers.c\" -c -o \"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug/src/timers.o\"",
    "file": "/home/user0/e2_studio/workspace/freertos_port/src/timers.c"
  },
  {
    "directory": "/home/user0/e2_studio/workspace/freertos_port",
    "command": "clang -I \"${CWD}\" -I\"/home/user0/e2_studio/workspace/freertos_port/HardwareDebug\" -I\"/home/user0/e2_studio/workspace/freertos_port/generate\" -ferror-limit\u003d30",
    "file": "/home/user0/e2_studio/workspace/freertos_port/generate/linker_script.ld"
  }
]