s1(15Mar2024:15:25:31):  irun -messages -nocopyright -64bit -sv -uvm -update -define CONFIG_FOR_SIM -work worklib -l sim_logs/my_case0_sim.log -sem2009 -errormax 15 -access +rwc -covtest my_case0 -timescale 1ns/1ns -coverage all -covoverwrite -status +UVM_NO_RELNOTES +UVM_TESTNAME=my_case0 -incdir ../../rtl/ -f rtl_list.f my_if.sv my_transaction.sv my_sequencer.sv my_driver.sv my_monitor.sv my_agent.sv my_model.sv my_scoreboard.sv my_env.sv base_test.sv my_case0.sv top_tb.sv 
s2(15Mar2024:15:26:53):  irun -messages -nocopyright -64bit -sv -uvm -update -define CONFIG_FOR_SIM -work worklib -l sim_logs/my_case0_sim.log -sem2009 -errormax 15 -access +rwc -covtest my_case0 -timescale 1ns/1ns -coverage all -covoverwrite -status +UVM_NO_RELNOTES +UVM_TESTNAME=my_case0 -incdir ../../rtl/ -f rtl_list.f -incdir my_if.sv -incdir my_transaction.sv -incdir my_sequencer.sv -incdir my_driver.sv -incdir my_monitor.sv -incdir my_agent.sv -incdir my_model.sv -incdir my_scoreboard.sv -incdir my_env.sv -incdir base_test.sv -incdir my_case0.sv -incdir top_tb.sv 
s3(15Mar2024:15:27:22):  irun -messages -nocopyright -64bit -gui -sv -uvm -update -define CONFIG_FOR_SIM -work worklib -l sim_logs/my_case0_sim.log -sem2009 -errormax 15 -access +rwc -covtest my_case0 -timescale 1ns/1ns -coverage all -covoverwrite -status +UVM_NO_RELNOTES +UVM_TESTNAME=my_case0 -incdir ../../rtl/ -f rtl_list.f -incdir my_if.sv -incdir my_transaction.sv -incdir my_sequencer.sv -incdir my_driver.sv -incdir my_monitor.sv -incdir my_agent.sv -incdir my_model.sv -incdir my_scoreboard.sv -incdir my_env.sv -incdir base_test.sv -incdir my_case0.sv -incdir top_tb.sv 
s4(15Mar2024:15:29:33):  irun -messages -nocopyright -64bit -gui -sv -uvm -update -define CONFIG_FOR_SIM -work worklib -l sim_logs/my_case0_sim.log -sem2009 -errormax 15 -access +rwc -covtest my_case0 -timescale 1ns/1ns -coverage all -covoverwrite -status +UVM_NO_RELNOTES +UVM_TESTNAME=my_case0 -incdir ../../rtl/ -f rtl_list.f -incdir my_if.sv -incdir my_transaction.sv -incdir my_sequencer.sv -incdir my_driver.sv -incdir my_monitor.sv -incdir my_agent.sv -incdir my_model.sv -incdir my_scoreboard.sv -incdir my_env.sv -incdir base_test.sv -incdir my_case0.sv -incdir top_tb.sv 
s5(15Mar2024:15:34:33):  irun -messages -nocopyright -64bit -sv -uvm -gui -update -define CONFIG_FOR_SIM -work worklib -l sim_logs/my_case0_sim.log -sem2009 -errormax 15 -access +rwc -covtest my_case0 -timescale 1ns/1ns -coverage all -covoverwrite -status +UVM_NO_RELNOTES +UVM_TESTNAME=my_case0 -incdir ../../rtl/ -f rtl_list.f -incdir my_if.sv -incdir my_transaction.sv -incdir my_sequencer.sv -incdir my_driver.sv -incdir my_monitor.sv -incdir my_agent.sv -incdir my_model.sv -incdir my_scoreboard.sv -incdir my_env.sv -incdir base_test.sv -incdir my_case0.sv -incdir top_tb.sv 
s6(15Mar2024:15:36:27):  irun -messages -nocopyright -64bit -sv -uvm -gui -update -define CONFIG_FOR_SIM -work worklib -l sim_logs/my_case0_sim.log -errormax 15 -access +rwc -covtest my_case0 -timescale 1ns/1ns -coverage all -covoverwrite -status +UVM_NO_RELNOTES +UVM_TESTNAME=my_case0 -incdir ../../rtl/ -f rtl_list.f -incdir my_if.sv -incdir my_transaction.sv -incdir my_sequencer.sv -incdir my_driver.sv -incdir my_monitor.sv -incdir my_agent.sv -incdir my_model.sv -incdir my_scoreboard.sv -incdir my_env.sv -incdir base_test.sv -incdir my_case0.sv -incdir top_tb.sv 
s7(15Mar2024:15:41:09):  irun -messages -nocopyright -64bit -gui -sv -uvm -update -define CONFIG_FOR_SIM -work worklib -l sim_logs/my_case0_sim.log -sem2009 -errormax 15 -access +rwc -input probe_wave.tcl -covtest my_case0 -timescale 1ns/1ns -coverage all -covoverwrite -status +UVM_NO_RELNOTES +UVM_TESTNAME=my_case0 -incdir ../../rtl/ -f rtl_list.f -incdir my_if.sv -incdir my_transaction.sv -incdir my_sequencer.sv -incdir my_driver.sv -incdir my_monitor.sv -incdir my_agent.sv -incdir my_model.sv -incdir my_scoreboard.sv -incdir my_env.sv -incdir base_test.sv -incdir my_case0.sv -incdir top_tb.sv 
s8(15Mar2024:15:56:51):  irun -messages -nocopyright -64bit -sv -uvm -update -define CONFIG_FOR_SIM -work worklib -l sim_logs/my_case0_sim.log -sem2009 -errormax 15 -access +rwc -input probe_wave.tcl -covtest my_case0 -timescale 1ns/1ns -coverage all -covoverwrite -status +UVM_NO_RELNOTES +UVM_TESTNAME=my_case0 -f rtl_list.f 
