var __xr_tmp = [
"#<a class=\"id\" href=\"#ifndef\">ifndef</a> <a class=\"id\" href=\"#_ASM_X86_HYPERV_H\">_ASM_X86_HYPERV_H</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#_ASM_X86_HYPERV_H\">_ASM_X86_HYPERV_H</a>", 
"", 
"#<a class=\"id\" href=\"#ifdef\">ifdef</a> <a class=\"id\" href=\"#__KERNEL__\">__KERNEL__</a>", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#types\">types</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#endif\">endif</a>", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * The below CPUID leaves are present if VersionAndFeatures.HypervisorPresent</span>", 
"<span class=\"comment\"> * is set by CPUID(HvCpuIdFunctionVersionAndFeatures).</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HYPERV_CPUID_VENDOR_AND_MAX_FUNCTIONS\">HYPERV_CPUID_VENDOR_AND_MAX_FUNCTIONS</a><span class=\"ts\"/>0x40000000", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HYPERV_CPUID_INTERFACE\">HYPERV_CPUID_INTERFACE</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000001", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HYPERV_CPUID_VERSION\">HYPERV_CPUID_VERSION</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000002", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HYPERV_CPUID_FEATURES\">HYPERV_CPUID_FEATURES</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000003", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HYPERV_CPUID_ENLIGHTMENT_INFO\">HYPERV_CPUID_ENLIGHTMENT_INFO</a><span class=\"ts\"/><span class=\"ts\"/>0x40000004", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HYPERV_CPUID_IMPLEMENT_LIMITS\">HYPERV_CPUID_IMPLEMENT_LIMITS</a><span class=\"ts\"/><span class=\"ts\"/>0x40000005", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HYPERV_HYPERVISOR_PRESENT_BIT\">HYPERV_HYPERVISOR_PRESENT_BIT</a><span class=\"ts\"/><span class=\"ts\"/>0x80000000", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HYPERV_CPUID_MIN\">HYPERV_CPUID_MIN</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000005", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HYPERV_CPUID_MAX\">HYPERV_CPUID_MAX</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x4000ffff", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Feature identification. EAX indicates which features are available</span>", 
"<span class=\"comment\"> * to the partition based upon the current partition privileges.</span>", 
"<span class=\"comment\"> */</span>", 
"", 
"<span class=\"comment\">/* VP Runtime (HV_X64_MSR_VP_RUNTIME) available */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_VP_RUNTIME_AVAILABLE\">HV_X64_MSR_VP_RUNTIME_AVAILABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 0)", 
"<span class=\"comment\">/* Partition Reference Counter (HV_X64_MSR_TIME_REF_COUNT) available*/</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_TIME_REF_COUNT_AVAILABLE\">HV_X64_MSR_TIME_REF_COUNT_AVAILABLE</a><span class=\"ts\"/>(1 << 1)", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Basic SynIC MSRs (HV_X64_MSR_SCONTROL through HV_X64_MSR_EOM</span>", 
"<span class=\"comment\"> * and HV_X64_MSR_SINT0 through HV_X64_MSR_SINT15) available</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SYNIC_AVAILABLE\">HV_X64_MSR_SYNIC_AVAILABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 2)", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Synthetic Timer MSRs (HV_X64_MSR_STIMER0_CONFIG through</span>", 
"<span class=\"comment\"> * HV_X64_MSR_STIMER3_COUNT) available</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SYNTIMER_AVAILABLE\">HV_X64_MSR_SYNTIMER_AVAILABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 3)", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * APIC access MSRs (HV_X64_MSR_EOI, HV_X64_MSR_ICR and HV_X64_MSR_TPR)</span>", 
"<span class=\"comment\"> * are available</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_APIC_ACCESS_AVAILABLE\">HV_X64_MSR_APIC_ACCESS_AVAILABLE</a><span class=\"ts\"/>(1 << 4)", 
"<span class=\"comment\">/* Hypercall MSRs (HV_X64_MSR_GUEST_OS_ID and HV_X64_MSR_HYPERCALL) available*/</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_HYPERCALL_AVAILABLE\">HV_X64_MSR_HYPERCALL_AVAILABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 5)", 
"<span class=\"comment\">/* Access virtual processor index MSR (HV_X64_MSR_VP_INDEX) available*/</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_VP_INDEX_AVAILABLE\">HV_X64_MSR_VP_INDEX_AVAILABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 6)", 
"<span class=\"comment\">/* Virtual system reset MSR (HV_X64_MSR_RESET) is available*/</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_RESET_AVAILABLE\">HV_X64_MSR_RESET_AVAILABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 7)", 
" <span class=\"comment\">/*</span>", 
"<span class=\"comment\">  * Access statistics pages MSRs (HV_X64_MSR_STATS_PARTITION_RETAIL_PAGE,</span>", 
"<span class=\"comment\">  * HV_X64_MSR_STATS_PARTITION_INTERNAL_PAGE, HV_X64_MSR_STATS_VP_RETAIL_PAGE,</span>", 
"<span class=\"comment\">  * HV_X64_MSR_STATS_VP_INTERNAL_PAGE) available</span>", 
"<span class=\"comment\">  */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_STAT_PAGES_AVAILABLE\">HV_X64_MSR_STAT_PAGES_AVAILABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 8)", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Feature identification: EBX indicates which flags were specified at</span>", 
"<span class=\"comment\"> * partition creation. The format is the same as the partition creation</span>", 
"<span class=\"comment\"> * flag structure defined in section Partition Creation Flags.</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_CREATE_PARTITIONS\">HV_X64_CREATE_PARTITIONS</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 0)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_ACCESS_PARTITION_ID\">HV_X64_ACCESS_PARTITION_ID</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 1)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_ACCESS_MEMORY_POOL\">HV_X64_ACCESS_MEMORY_POOL</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 2)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_ADJUST_MESSAGE_BUFFERS\">HV_X64_ADJUST_MESSAGE_BUFFERS</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 3)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_POST_MESSAGES\">HV_X64_POST_MESSAGES</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1 << 4)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_SIGNAL_EVENTS\">HV_X64_SIGNAL_EVENTS</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1 << 5)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_CREATE_PORT\">HV_X64_CREATE_PORT</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1 << 6)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_CONNECT_PORT\">HV_X64_CONNECT_PORT</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1 << 7)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_ACCESS_STATS\">HV_X64_ACCESS_STATS</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1 << 8)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_DEBUGGING\">HV_X64_DEBUGGING</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1 << 11)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_CPU_POWER_MANAGEMENT\">HV_X64_CPU_POWER_MANAGEMENT</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 12)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_CONFIGURE_PROFILER\">HV_X64_CONFIGURE_PROFILER</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 13)", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Feature identification. EDX indicates which miscellaneous features</span>", 
"<span class=\"comment\"> * are available to the partition.</span>", 
"<span class=\"comment\"> */</span>", 
"<span class=\"comment\">/* The MWAIT instruction is available (per section MONITOR / MWAIT) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MWAIT_AVAILABLE\">HV_X64_MWAIT_AVAILABLE</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1 << 0)", 
"<span class=\"comment\">/* Guest debugging support is available */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_GUEST_DEBUGGING_AVAILABLE\">HV_X64_GUEST_DEBUGGING_AVAILABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 1)", 
"<span class=\"comment\">/* Performance Monitor support is available*/</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_PERF_MONITOR_AVAILABLE\">HV_X64_PERF_MONITOR_AVAILABLE</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1 << 2)", 
"<span class=\"comment\">/* Support for physical CPU dynamic partitioning events is available*/</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_CPU_DYNAMIC_PARTITIONING_AVAILABLE\">HV_X64_CPU_DYNAMIC_PARTITIONING_AVAILABLE</a><span class=\"ts\"/>(1 << 3)", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Support for passing hypercall input parameter block via XMM</span>", 
"<span class=\"comment\"> * registers is available</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_HYPERCALL_PARAMS_XMM_AVAILABLE\">HV_X64_HYPERCALL_PARAMS_XMM_AVAILABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 4)", 
"<span class=\"comment\">/* Support for a virtual guest idle state is available */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_GUEST_IDLE_STATE_AVAILABLE\">HV_X64_GUEST_IDLE_STATE_AVAILABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 5)", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Implementation recommendations. Indicates which behaviors the hypervisor</span>", 
"<span class=\"comment\"> * recommends the OS implement for optimal performance.</span>", 
"<span class=\"comment\"> */</span>", 
" <span class=\"comment\">/*</span>", 
"<span class=\"comment\">  * Recommend using hypercall for address space switches rather</span>", 
"<span class=\"comment\">  * than MOV to CR3 instruction</span>", 
"<span class=\"comment\">  */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MWAIT_RECOMMENDED\">HV_X64_MWAIT_RECOMMENDED</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 0)", 
"<span class=\"comment\">/* Recommend using hypercall for local TLB flushes rather</span>", 
"<span class=\"comment\"> * than INVLPG or MOV to CR3 instructions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_LOCAL_TLB_FLUSH_RECOMMENDED\">HV_X64_LOCAL_TLB_FLUSH_RECOMMENDED</a><span class=\"ts\"/>(1 << 1)", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Recommend using hypercall for remote TLB flushes rather</span>", 
"<span class=\"comment\"> * than inter-processor interrupts</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_REMOTE_TLB_FLUSH_RECOMMENDED\">HV_X64_REMOTE_TLB_FLUSH_RECOMMENDED</a><span class=\"ts\"/>(1 << 2)", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Recommend using MSRs for accessing APIC registers</span>", 
"<span class=\"comment\"> * EOI, ICR and TPR rather than their memory-mapped counterparts</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_APIC_ACCESS_RECOMMENDED\">HV_X64_APIC_ACCESS_RECOMMENDED</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 3)", 
"<span class=\"comment\">/* Recommend using the hypervisor-provided MSR to initiate a system RESET */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_SYSTEM_RESET_RECOMMENDED\">HV_X64_SYSTEM_RESET_RECOMMENDED</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 4)", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Recommend using relaxed timing for this partition. If used,</span>", 
"<span class=\"comment\"> * the VM should disable any watchdog timeouts that rely on the</span>", 
"<span class=\"comment\"> * timely delivery of external interrupts</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_RELAXED_TIMING_RECOMMENDED\">HV_X64_RELAXED_TIMING_RECOMMENDED</a><span class=\"ts\"/>(1 << 5)", 
"", 
"<span class=\"comment\">/* MSR used to identify the guest OS. */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_GUEST_OS_ID\">HV_X64_MSR_GUEST_OS_ID</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000000", 
"", 
"<span class=\"comment\">/* MSR used to setup pages used to communicate with the hypervisor. */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_HYPERCALL\">HV_X64_MSR_HYPERCALL</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000001", 
"", 
"<span class=\"comment\">/* MSR used to provide vcpu index */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_VP_INDEX\">HV_X64_MSR_VP_INDEX</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000002", 
"", 
"<span class=\"comment\">/* MSR used to read the per-partition time reference counter */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_TIME_REF_COUNT\">HV_X64_MSR_TIME_REF_COUNT</a><span class=\"ts\"/><span class=\"ts\"/>0x40000020", 
"", 
"<span class=\"comment\">/* Define the virtual APIC registers */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_EOI\">HV_X64_MSR_EOI</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000070", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_ICR\">HV_X64_MSR_ICR</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000071", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_TPR\">HV_X64_MSR_TPR</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000072", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_APIC_ASSIST_PAGE\">HV_X64_MSR_APIC_ASSIST_PAGE</a><span class=\"ts\"/><span class=\"ts\"/>0x40000073", 
"", 
"<span class=\"comment\">/* Define synthetic interrupt controller model specific registers. */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SCONTROL\">HV_X64_MSR_SCONTROL</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000080", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SVERSION\">HV_X64_MSR_SVERSION</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000081", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SIEFP\">HV_X64_MSR_SIEFP</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000082", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SIMP\">HV_X64_MSR_SIMP</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000083", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_EOM\">HV_X64_MSR_EOM</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000084", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT0\">HV_X64_MSR_SINT0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000090", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT1\">HV_X64_MSR_SINT1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000091", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT2\">HV_X64_MSR_SINT2</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000092", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT3\">HV_X64_MSR_SINT3</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000093", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT4\">HV_X64_MSR_SINT4</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000094", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT5\">HV_X64_MSR_SINT5</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000095", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT6\">HV_X64_MSR_SINT6</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000096", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT7\">HV_X64_MSR_SINT7</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000097", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT8\">HV_X64_MSR_SINT8</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000098", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT9\">HV_X64_MSR_SINT9</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x40000099", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT10\">HV_X64_MSR_SINT10</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x4000009A", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT11\">HV_X64_MSR_SINT11</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x4000009B", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT12\">HV_X64_MSR_SINT12</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x4000009C", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT13\">HV_X64_MSR_SINT13</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x4000009D", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT14\">HV_X64_MSR_SINT14</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x4000009E", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_SINT15\">HV_X64_MSR_SINT15</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x4000009F", 
"", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_HYPERCALL_ENABLE\">HV_X64_MSR_HYPERCALL_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/>0x00000001", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT\">HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT</a><span class=\"ts\"/>12", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_MASK\">HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_MASK</a><span class=\"ts\"/>\\", 
"<span class=\"ts\"/><span class=\"ts\"/>(~((1ull << <a class=\"id\" href=\"#HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT\">HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT</a>) - 1))", 
"", 
"<span class=\"comment\">/* Declare the various hypercall operations. */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_HV_NOTIFY_LONG_SPIN_WAIT\">HV_X64_HV_NOTIFY_LONG_SPIN_WAIT</a><span class=\"ts\"/><span class=\"ts\"/>0x0008", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE\">HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/>0x00000001", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT\">HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT</a><span class=\"ts\"/>12", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_MASK\">HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_MASK</a><span class=\"ts\"/>\\", 
"<span class=\"ts\"/><span class=\"ts\"/>(~((1ull << <a class=\"id\" href=\"#HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT\">HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT</a>) - 1))", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_PROCESSOR_POWER_STATE_C0\">HV_PROCESSOR_POWER_STATE_C0</a><span class=\"ts\"/><span class=\"ts\"/>0", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_PROCESSOR_POWER_STATE_C1\">HV_PROCESSOR_POWER_STATE_C1</a><span class=\"ts\"/><span class=\"ts\"/>1", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_PROCESSOR_POWER_STATE_C2\">HV_PROCESSOR_POWER_STATE_C2</a><span class=\"ts\"/><span class=\"ts\"/>2", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_PROCESSOR_POWER_STATE_C3\">HV_PROCESSOR_POWER_STATE_C3</a><span class=\"ts\"/><span class=\"ts\"/>3", 
"", 
"<span class=\"comment\">/* hypercall status code */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_STATUS_SUCCESS\">HV_STATUS_SUCCESS</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_STATUS_INVALID_HYPERCALL_CODE\">HV_STATUS_INVALID_HYPERCALL_CODE</a><span class=\"ts\"/>2", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_STATUS_INVALID_HYPERCALL_INPUT\">HV_STATUS_INVALID_HYPERCALL_INPUT</a><span class=\"ts\"/>3", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HV_STATUS_INVALID_ALIGNMENT\">HV_STATUS_INVALID_ALIGNMENT</a><span class=\"ts\"/><span class=\"ts\"/>4", 
"", 
"#<a class=\"id\" href=\"#endif\">endif</a>", 
];
xr_frag_insert('l/4d/24cd83c84ca5df7b6ff950e37677d9bb0e0518.xr', __xr_tmp);
