name,bits,varName,mode,reset,loraDesc,
(Address),,,,,,
RegFifo (0x00),7-0,Fifo,rw,0x00,LoRa base-band FIFO data input/output. FIFO is cleared an not,
,,,,,accessible when device is in SLEEPmode,
,7,LongRangeMode,rw,0x0,0 --> FSK/OOK Mode,
,,,,,1 --> LoRa Mode,
,,,,,This bit can be modified only in Sleep mode. A write operation on,
,,,,,other device modes is ignored.,
,6,AccessSharedReg,rw,0x0,This bit operates when device is in Lora mode; if set it allows,
,,,,,access to FSK registers page located in address space,
,,,,,(0x0D:0x3F) while in LoRa mode,
,,,,,0 --> Access LoRa registers page 0x0D: 0x3F,
,,,,,1 --> Access FSK registers page (in mode LoRa) 0x0D: 0x3F,
RegOpMode (0x01),5-4,reserved,r,0x00,reserved,
,3,LowFrequencyModeOn,rw,0x01,Access Low Frequency Mode registers,
,,,,,0 --> High Frequency Mode (access to HF test registers),
,,,,,1 --> Low Frequency Mode (access to LF test registers),
,2-0,Mode,rwt,0x01,Device modes,
,,,,,000 --> SLEEP,
,,,,,001 --> STDBY,
,,,,,010 --> Frequency synthesis TX (FSTX),
,,,,,011 --> Transmit (TX),
,,,,,100 --> Frequency synthesis RX (FSRX),
,,,,,101 --> Receive continuous (RXCONTINUOUS),
,,,,,110 --> receive single (RXSINGLE),
,,,,,111 --> Channel activity detection (CAD),
(0x02),,7-0,reserved,r,0x00,-
(0x03),,7-0,reserved,r,0x00,-
(0x04),,7-0,reserved,rw,0x00,-
(0x05),,7-0,reserved,r,0x00,-
RegFrMsb (0x06),,7-0,Frf(23:16),rw,0x6c,MSB of RF carrier frequency
RegFrMid (0x07),7-0,Frf(15:8),rw,0x80,MSB of RF carrier frequency,
,,,,,,
RegFrLsb (0x08),7-0,Frf(7:0),rwt,0x00,NEEDS FIX LSB of RF carrier frequency,
,,,,,Resolution is 61.035 Hz if F(XOSC) = 32 MHz. Default value is,
,,,,,0x6c8000 = 434 MHz. Register values must be modified only when,
,,,,,device is in SLEEP or STAND-BY mode.,
,,,,,for RF blocks,
RegPaConfig (0x09),7,PaSelect,rw,0x00,Selects PA output pin,
,,,,,0 --> RFO pin. Output power is limited to +14 dBm.,
,,,,,1 --> PA_BOOST pin. Output power is limited to +20 dBm,
,6-4,MaxPower,rw,0x04,Select max output power: Pmax=10.8+0.6*MaxPower[dBm],
,3-0,OutputPower,rw,0x0f,Pout=Pmax-(15-OutputPower) if PaSelect = 0 (RFO pin),
,,,,,Pout=17-(15-OutputPower) if PaSelect = 1 (PA_BOOST pin),
,7-5,unused,r,-,unused,
,4,reserved,rw,0x00,reserved,
RegPaRamp,3-0,PaRamp(3:0),rw,0x09,Rise/Fall time of ramp up/down in FSK,
(0x0A),,,,,0000 --> 3.4 ms,
,,,,,0001 --> 2 ms,
,,,,,0010 --> 1 ms,
,,,,,0011 --> 500 us,
,,,,,0100 --> 250 us,
,,,,,0101 --> 125 us,
,,,,,0110 --> 100 us,
,,,,,0111 --> 62 us,
,,,,,1000 --> 50 us,
,,,,,1001 --> 40 us,
,,,,,1010 --> 31 us,
,,,,,1011 --> 25 us,
,,,,,1100 --> 20 us,
,,,,,1101 --> 15 us,
,,,,,1110 --> 12 us,
,,,,,1111 --> 10 us,
,7-6,unused,r,0x00,unused,
,5,OcpOn,rw,0x01,Enables overload current protection (OCP) for PA:,
,,,,,0 --> OCP disabled,
,,,,,1 --> OCP enabled,
RegOcp,4-0,OcpTrim,rw,0x0b,Trimming of OCP current:,
(0x0B,,,,,I max = 45+5*OcpTrim [mA] if OcpTrim &lt;= 15 (120 mA) /,
,,,,,I max = -30+10*OcpTrim [mA] if 15 &lt; OcpTrim &lt;= 27 (130 to,
,,,,,240 mA),
,,,,,I max = 240mA for higher settings,
,,,,,Default I max = 100mA,
RegLna,7-5,LnaGain,rwx,0x01,LNA gain setting:,
(0x0C),,,,,000 --> not used,
,,,,,001 --> G1 = maximum gain,
,,,,,010 --> G2,
,,,,,011 --> G3,
,,,,,100 --> G4,
,,,,,101 --> G5,
,,,,,110 --> G6 = minimum gain,
,,,,,111 --> not used,
(0x0C),4-3,LnaBoostLf,rw,0x00,Low Frequency (RFI_LF) LNA current adjustment,
,,,,,00 --> Default LNA current,
,,,,,Other --> Reserved,
,2,reserved,rw,0x00,reserved,
,1-0,LnaBoostHf,rw,0x00,High Frequency (RFI_HF) LNA currentadjustment,
,,,,,00 --> Default LNA current,
,,,,,"11 --> Boost on, 150% LNA current",
,,,Lora,Lora page,registers,
RegFifoAddrPtr (0x0D),7-0,FifoAddrPtr,rw,0x00,SPI interface address pointer in FIFO data buffer.,
,,,,,,
,,,,,,
RegFifoTxB,7-0,FifoTxBaseAddr,rw,0x80,write base address in FIFO data buffer for TX modulator,
a seAddr,,,,,,
(0x0E),,,,,,
RegFifoRxB,7-0,FifoRxBaseAddr,rw,0x00,read base address in FIFO data buffer for RX demodulator,
a seAddr,,,,,,
(0x0F),,,,,,
RegFifoRxC,7-0,FifoRxCurrentAddr,r,n/a,Start address (in data buffer) of last packet received,
u rrentAddr,,,,,,
(0x10),,,,,,
,7,RxTimeoutMask,rw,0x00,Timeout interrupt mask: setting this bit masks the corresponding,
,,,,,IRQ in RegIrqFlags,
,6,RxDoneMask,rw,0x00,Packet reception complete interrupt mask: setting this bit masks the,
,,,,,corresponding IRQ in RegIrqFlags,
,5,PayloadCrcErrorMask,rw,0x00,Payload CRC error interrupt mask: setting this bit masks the,
,,,,,corresponding IRQ in RegIrqFlags,
RegIrqFlag,4,ValidHeaderMask,rw,0x00,Valid header received in Rx mask: setting this bit masks the,
,,,,,corresponding IRQ in RegIrqFlags,
s Mask,3,TxDoneMask,rw,0x00,FIFO Payload transmission complete interrupt mask: setting this bit,
(0x11),,,,,masks the corresponding IRQ in RegIrqFlags,
,2,CadDoneMask,rw,0x00,CAD complete interrupt mask: setting this bit masks the,
,,,,,corresponding IRQ in RegIrqFlags,
,1,FhssChangeChannelMask,rw,0x00,FHSS change channel interrupt mask: setting this bit masks the,
,,,,,corresponding IRQ in RegIrqFlags,
,0,CadDetectedMask,rw,0x00,Cad Detected Interrupt Mask: setting this bit masks the,
,,,,,corresponding IRQ in RegIrqFlags,
,7,RxTimeout,rc,0x00,Timeout interrupt: writing a 1 clears the IRQ,
,6,RxDone,rc,0x00,Packet reception complete interrupt: writing a 1 clears the IRQ,
,5,PayloadCrcError,rc,0x00,Payload CRC error interrupt: writing a 1 clears the IRQ,
RegIrqFlag,4,ValidHeader,rc,0x00,Valid header received in Rx: writing a 1 clears the IRQ,
s (0x12),3,TxDone,rc,0x00,FIFO Payload transmission complete interrupt: writing a 1 clears,
,,,,,the IRQ,
,2,CadDone,rc,0x00,CAD complete: write to clear: writing a 1 clears the IRQ,
,1,FhssChangeChannel,rc,0x00,FHSS change channel interrupt: writing a 1 clears the IRQ,
,0,CadDetected,rc,0x00,Valid Lora signal detected during CAD operation: writing a 1clears,
,,,,,the IRQ,
RegRxNbByt,7-0,FifoRxBytesNb,r,n/a,Number of payload bytes of latest packetreceived,
es,,,,,,
(0x13),,,,,,
RegRxHead,7-0,ValidHeaderCntMsb(15:8),r,n/a,Number of valid headers received since last transition into Rx,
e,,,,,"mode, MSB(15:8). Header and packet counters are reseted in",
rCntValueMs,,,,,Sleep mode.,
b,,,,,,
RegRxHead,7-0,ValidHeaderCntLsb(7:0),r,n/a,Number of valid headers received since last transition into Rx,
e,,,,,"mode, LSB(7:0). Header and packet counters are reseted in Sleep",
rCntValueLsb,,,,,mode.,
RegRxPacket,7-0,ValidPacketCntMsb(15:8),rc,n/a,Number of valid packets received since last transition into Rx,
CntValueMsb,,,,,"mode, MSB(15:8). Header and packet counters are reseted in",
(0x16),,,,,Sleep mode.,
RegRxPacket,7-0,ValidPacketCntLsb(7:0),r,n/a,Number of valid packets received since last transition into Rx,
CntValueLsb,,,,,"mode, LSB(7:0). Header and packet counters are reseted in Sleep",
(0x17),,,,,mode.,
,7-5,RxCodingRate,r,n/a,Coding rate of last header received,
,4,,r,‘1’,Modem clear,
RegModemSt,3,,r,‘0’,Header info valid,
at,,,,,,
(0x18),2,ModemStatus,r,‘0’,RX on-going,
,1,,r,‘0’,Signal synchronized,
,0,,r,‘0’,Signal detected,
RegPktSnrVal,7-0,PacketSnr,r,n/a,Estimation of SNR on last packet received.In two’s compliment,
ue,,,,,format mutiplied by 4.,
(0x19),,,,,NEEDS FIXING,
RegPktRssiV,7-0,PacketRssi,r,n/a,RSSI of the latest packet received (dBm):,
alue,,,,,"RSSI[dBm] = -157 + Rssi (using HF output port, SNR &gt;= 0)",
(0x1A),,,,,or,
,,,,,"RSSI[dBm] = -164 + Rssi (using LF output port, SNR &gt;= 0)",
,,,,,(see section 5.5.5 for details),
RegRssiValu,7-0,Rssi,r,n/a,Current RSSI value (dBm),
e,,,,,RSSI[dBm] = -157 + Rssi (using HF output port),
(0x1B),,,,,or,
,,,,,RSSI[dBm] = -164 + Rssi (using LF output port),
,,,,,(see section 5.5.5 for details),
,7,PllTimeout,r,n/a,PLL failed to lock while attempting a TX/RX/CAD operation,
,,,,,1 --> PLL did not lock,
,,,,,0 --> PLL did lock,
RegHopChan,6,CrcOnPayload,r,n/a,CRC Information extracted from the received packet header,
nel,,,,,(Explicit header mode only),
(0x1C),,,,,0 --> Header indicates CRC off,
,,,,,1 --> Header indicates CRC on,
,5-0,FhssPresentChannel,r,n/a,Current value of frequency hopping channel inuse.,
RegModemC,7-4,Bw,rw,0x07,Signal bandwidth:,
onfig1,,,,,0000 --> 7.8 kHz,
(0x1D),,,,,0001 --> 10.4 kHz,
,,,,,0010 --> 15.6 kHz,
,,,,,0011 --> 20.8kHz,
,,,,,0100 --> 31.25 kHz,
,,,,,0101 --> 41.7 kHz,
,,,,,0110 --> 62.5 kHz,
,,,,,0111 --> 125 kHz,
,,,,,1000 --> 250 kHz,
,,,,,1001 --> 500 kHz,
,,,,,other values --> reserved,
,,,,,"In the lower band (169MHz), signal bandwidths 8&amp;9 are not",
,,,,,supported),
,3-1,CodingRate,rw,‘001’,Error coding rate,
,,,,,001 --> 4/5,
,,,,,010 --> 4/6,
,,,,,011 --> 4/7,
,,,,,100 --> 4/8,
,,,,,All other values --> reserved,
,,,,,In implicit header mode should be set on receiver to determine,
,,,,,expected coding rate. See 4.1.1.3,
,0,ImplicitHeaderModeOn,rw,0x0,0 --> Explicit Header mode,
,,,,,1 --> Implicit Header mode,
,7-4,SpreadingFactor,rw,0x07,SF rate (expressed as a base-2 logarithm),
,,,,,6 --> 64 chips / symbol,
,,,,,7 --> 128 chips / symbol,
,,,,,8 --> 256 chips / symbol,
,,,,,9 --> 512 chips / symbol,
,,,,,10 --> 1024 chips / symbol,
,,,,,11 --> 2048 chips / symbol,
,,,,,12 --> 4096 chips / symbol,
,,,,,other values reserved.,
RegModemC,3,TxContinuousMode,rw,0,"0 --> normal mode, a single packet is sent",
onfig2,,,,,"1 --> continuous mode, send multiple packets across the FIFO",
(0x1E),,,,,(used for spectral analysis),
,2,RxPayloadCrcOn,rw,0x00,Enable CRC generation and check on payload:,
,,,,,0 --> CRC disable,
,,,,,1 --> CRC enable,
,,,,,"If CRC is needed, RxPayloadCrcOn should beset:",
,,,,,- in Implicit header mode: on Tx and Rx side,
,,,,,- in Explicit header mode: on the Tx side alone (recovered from the,
,,,,,header in Rx side),
,1-0,SymbTimeout(9:8),rw,0x00,RX Time-Out MSB,
RegSymbTim,7-0,SymbTimeout(7:0),rw,0x64,RX Time-Out LSB,
eoutLsb,,,,,RX operation time-out value expressed as number of symbols:,
(0x1F),,,,,TimeOut = SymbTimeout  Ts,
Name,Bits,Variable Name,Mode,Reset,LoRa Description,
(Address),,,,,TM,
RegPreamble,7-0,PreambleLength(15:8),rw,0x0,"Preamble length MSB, = PreambleLength + 4.25Symbols",
Msb,,,,,See 4.1.1 for more details.,
(0x20),,,,,,
RegPreamble,7-0,PreambleLength(7:0),rw,0x8,Preamble Length LSB,
Lsb,,,,,,
(0x21),,,,,,
RegPayloadL,7-0,PayloadLength(7:0),rw,0x1,Payload length in bytes. The register needs to be set in implicit,
ength,,,,,header mode for the expected packet length. A 0 value is not,
(0x22),,,,,permitted,
RegMaxPayl,7-0,PayloadMaxLength(7:0),rw,0xff,Maximum payload length; if header payload length exceeds value a,
oadLength,,,,,header CRC error is generated. Allows filtering of packet with a bad,
(0x23),,,,,size.,
RegHopPeri,7-0,FreqHoppingPeriod(7:0),rw,0x0,Symbol periods between frequency hops. (0 = disabled). 1st hop,
od,,,,,always happen after the 1st header symbol,
(0x24),,,,,,
RegFifoRxByt,7-0,FifoRxByteAddrPtr,r,n/a,Current value of RX databuffer pointer (address of last byte written,
eAddr,,,,,by Lora receiver),
(0x25),,,,,,
RegModemC,7-4,Unused,r,0x00,,
onfig3,3,LowDataRateOptimize,rw,0x00,0 --> Disabled,
(0x26),,,,,1 --> Enabled; mandated for when the symbol length exceeds 16ms,
,2,AgcAutoOn,rw,0x00,0 --> LNA gain set by register LnaGain,
,,,,,1 --> LNA gain set by the internal AGC loop,
,1-0,Reserved,rw,0x00,Reserved,
(0x27),7-0,PpmCorrection,rw,0x00,"Data rate offset value, used in conjunction with AFC",
,7-4,Reserved,r,n/a,Reserved,
RegFeiMs,3-0,FreqError(19:16),r,0x0,Estimated frequency error from modem,
b (0x28),,,,,MSB of RF Frequency Error,
,,,,,F Error = - ---- -- --- --- ---- --- -- ---- ---- --- --2--- -- --   ----- -- --- ---- --- -------,
,,,,,F r e q E r r o r   B W  k H z ,
,,,,,2 4,
,,,,,F xtal 500,
RegFeiMi,7-0,FreqError(15:8),r,0x0,Middle byte of RF Frequency Error,
d (0x29),,,,,,
RegFeiLsb,7-0,FreqError(7:0),r,0x0,LSB of RF Frequency Error,
(0x2A),,,,,,
(0x2B),-,Reserved,r,n/a,Reserved,
RegRssiWid,7-0,RssiWideband(7:0),r,n/a,Wideband RSSI measurement used to locally generate a random,
e band,,,,,number,
(0x2C),,,,,,
0x2F,7-0,IfFreq2,rw,0x20,See errata note,