<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_4fb9df67_A1011</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011')">rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.50</td>
<td class="s10 cl rt"><a href="mod540.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod540.html#Toggle" > 86.49</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod540.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30293"  onclick="showContent('inst_tag_30293')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30293_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30293_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30293_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30297"  onclick="showContent('inst_tag_30297')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30297_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30297_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30297_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30302"  onclick="showContent('inst_tag_30302')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30302_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30302_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30302_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30308"  onclick="showContent('inst_tag_30308')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30308_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30308_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30308_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30283"  onclick="showContent('inst_tag_30283')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30283_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30283_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30283_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30284"  onclick="showContent('inst_tag_30284')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30284_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30284_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30284_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30286"  onclick="showContent('inst_tag_30286')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30286_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30286_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30286_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30288"  onclick="showContent('inst_tag_30288')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30288_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30288_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30288_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30289"  onclick="showContent('inst_tag_30289')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30289_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30289_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30289_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30292"  onclick="showContent('inst_tag_30292')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30292_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30292_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30292_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30294"  onclick="showContent('inst_tag_30294')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30294_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30294_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30294_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30298"  onclick="showContent('inst_tag_30298')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30298_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30298_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30298_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30303"  onclick="showContent('inst_tag_30303')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30303_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30303_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30303_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30306"  onclick="showContent('inst_tag_30306')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uub499ba16.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30306_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30306_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30306_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30307"  onclick="showContent('inst_tag_30307')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30307_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30307_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30307_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30309"  onclick="showContent('inst_tag_30309')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30309_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30309_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30309_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30285"  onclick="showContent('inst_tag_30285')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30285_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30285_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30285_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30287"  onclick="showContent('inst_tag_30287')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30287_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30287_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30287_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30295"  onclick="showContent('inst_tag_30295')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30295_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30295_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30295_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30300"  onclick="showContent('inst_tag_30300')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30300_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30300_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30300_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30311"  onclick="showContent('inst_tag_30311')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30311_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30311_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30311_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30290"  onclick="showContent('inst_tag_30290')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30290_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30290_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30290_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30291"  onclick="showContent('inst_tag_30291')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30291_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30291_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30291_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30296"  onclick="showContent('inst_tag_30296')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30296_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30296_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30296_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30299"  onclick="showContent('inst_tag_30299')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30299_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30299_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30299_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30301"  onclick="showContent('inst_tag_30301')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30301_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30301_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30301_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30310"  onclick="showContent('inst_tag_30310')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30310_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30310_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30310_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30312"  onclick="showContent('inst_tag_30312')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30312_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30312_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30312_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30304"  onclick="showContent('inst_tag_30304')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></td>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt"><a href="mod540.html#inst_tag_30304_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30304_Toggle" > 83.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod540.html#inst_tag_30304_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_30305"  onclick="showContent('inst_tag_30305')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></td>
<td class="s9 cl rt"> 95.50</td>
<td class="s10 cl rt"><a href="mod540.html#inst_tag_30305_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30305_Toggle" > 86.49</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod540.html#inst_tag_30305_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_30293'>
<hr>
<a name="inst_tag_30293"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_30293" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30293_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30293_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30293_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1788.html#inst_tag_100435" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30297'>
<hr>
<a name="inst_tag_30297"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_30297" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30297_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30297_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30297_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod480.html#inst_tag_28993" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30302'>
<hr>
<a name="inst_tag_30302"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30302" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30302_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30302_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30302_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod3337.html#inst_tag_248849" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30308'>
<hr>
<a name="inst_tag_30308"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30308" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30308_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30308_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30308_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod3403.html#inst_tag_256057" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30283'>
<hr>
<a name="inst_tag_30283"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30283" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30283_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30283_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30283_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod3558.html#inst_tag_260398" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30284'>
<hr>
<a name="inst_tag_30284"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30284" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30284_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30284_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30284_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2584.html#inst_tag_191876" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30286'>
<hr>
<a name="inst_tag_30286"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30286" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30286_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30286_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30286_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.83</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.71</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod469.html#inst_tag_28972" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30288'>
<hr>
<a name="inst_tag_30288"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30288" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30288_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30288_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30288_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod838.html#inst_tag_38115" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30289'>
<hr>
<a name="inst_tag_30289"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30289" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30289_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30289_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30289_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.83</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.71</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1099.html#inst_tag_69229" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30292'>
<hr>
<a name="inst_tag_30292"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30292" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30292_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30292_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30292_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  7.42</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod532.html#inst_tag_30266" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30294'>
<hr>
<a name="inst_tag_30294"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_30294" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30294_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30294_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30294_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.68</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod966.html#inst_tag_48027" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30298'>
<hr>
<a name="inst_tag_30298"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_30298" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30298_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30298_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30298_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1343.html#inst_tag_76051" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30303'>
<hr>
<a name="inst_tag_30303"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30303" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30303_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30303_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30303_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod259.html#inst_tag_12348" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30306'>
<hr>
<a name="inst_tag_30306"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30306" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uub499ba16.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30306_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30306_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30306_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod3507.html#inst_tag_258569" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30307'>
<hr>
<a name="inst_tag_30307"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30307" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30307_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30307_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30307_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1375.html#inst_tag_77447" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30309'>
<hr>
<a name="inst_tag_30309"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30309" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30309_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod540.html#inst_tag_30309_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30309_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.24</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.32</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod296.html#inst_tag_12724" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30285'>
<hr>
<a name="inst_tag_30285"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30285" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30285_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30285_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30285_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.40</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.97</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1271.html#inst_tag_74823" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30287'>
<hr>
<a name="inst_tag_30287"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30287" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30287_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30287_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30287_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.83</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.71</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod777.html#inst_tag_34003" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30295'>
<hr>
<a name="inst_tag_30295"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30295" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30295_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30295_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30295_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod542.html#inst_tag_30314" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30300'>
<hr>
<a name="inst_tag_30300"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_30300" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30300_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30300_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30300_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.32</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.65</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1482.html#inst_tag_78291" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30311'>
<hr>
<a name="inst_tag_30311"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30311" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30311_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30311_Toggle" > 20.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30311_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.67</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.32</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.65</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1517.html#inst_tag_80425" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30290'>
<hr>
<a name="inst_tag_30290"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30290" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30290_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30290_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30290_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.68</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1578.html#inst_tag_81323" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30291'>
<hr>
<a name="inst_tag_30291"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30291" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30291_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30291_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30291_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.32</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.65</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod930.html#inst_tag_39578" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30296'>
<hr>
<a name="inst_tag_30296"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30296" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30296_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30296_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30296_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod3247.html#inst_tag_236773" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30299'>
<hr>
<a name="inst_tag_30299"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30299" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30299_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30299_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30299_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.99</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.35</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod17.html#inst_tag_134" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30301'>
<hr>
<a name="inst_tag_30301"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_30301" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30301_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30301_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30301_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.68</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1526.html#inst_tag_80459" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30310'>
<hr>
<a name="inst_tag_30310"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30310" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30310_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30310_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30310_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.32</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.65</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod302.html#inst_tag_12730" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30312'>
<hr>
<a name="inst_tag_30312"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30312" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30312_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod540.html#inst_tag_30312_Toggle" > 21.62</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod540.html#inst_tag_30312_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.24</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.32</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod459.html#inst_tag_28160" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30304'>
<hr>
<a name="inst_tag_30304"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30304" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt"><a href="mod540.html#inst_tag_30304_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30304_Toggle" > 83.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod540.html#inst_tag_30304_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.70</td>
<td class="s5 cl rt"> 56.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 41.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_26" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30305'>
<hr>
<a name="inst_tag_30305"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_30305" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.50</td>
<td class="s10 cl rt"><a href="mod540.html#inst_tag_30305_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod540.html#inst_tag_30305_Toggle" > 86.49</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod540.html#inst_tag_30305_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.50</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.49</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.64</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 71.94</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2369.html#inst_tag_175855" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod540.html" >rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       1/1          			u_7c15 &lt;= #1.0 ( RxInt_Data );
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       1/1          			u_8549 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       1/1          			u_79a6 &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod540.html" >rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">64</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">64</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod540.html" >rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30293'>
<a name="inst_tag_30293_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30293" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30293_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30293" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30293_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30293" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30297'>
<a name="inst_tag_30297_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30297" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30297_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30297" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30297_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30297" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30302'>
<a name="inst_tag_30302_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30302" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30302_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30302" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30302_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30302" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30308'>
<a name="inst_tag_30308_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30308" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30308_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30308" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30308_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30308" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30283'>
<a name="inst_tag_30283_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30283" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30283_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30283" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30283_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30283" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30284'>
<a name="inst_tag_30284_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30284" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30284_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30284" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30284_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30284" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30286'>
<a name="inst_tag_30286_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30286" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30286_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30286" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30286_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30286" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30288'>
<a name="inst_tag_30288_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30288" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30288_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30288" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30288_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30288" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30289'>
<a name="inst_tag_30289_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30289" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30289_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30289" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30289_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30289" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30292'>
<a name="inst_tag_30292_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30292" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30292_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30292" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30292_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30292" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30294'>
<a name="inst_tag_30294_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30294" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30294_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30294" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30294_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30294" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30298'>
<a name="inst_tag_30298_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30298" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30298_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30298" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30298_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30298" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30303'>
<a name="inst_tag_30303_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30303" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30303_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30303" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30303_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30303" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30306'>
<a name="inst_tag_30306_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30306" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uub499ba16.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30306_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30306" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uub499ba16.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30306_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30306" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uub499ba16.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30307'>
<a name="inst_tag_30307_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30307" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30307_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30307" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30307_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30307" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30309'>
<a name="inst_tag_30309_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30309" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30309_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30309" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30309_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30309" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30285'>
<a name="inst_tag_30285_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30285" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30285_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30285" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30285_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30285" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30287'>
<a name="inst_tag_30287_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30287" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30287_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30287" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30287_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30287" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30295'>
<a name="inst_tag_30295_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30295" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30295_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30295" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30295_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30295" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30300'>
<a name="inst_tag_30300_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30300" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30300_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30300" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30300_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30300" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30311'>
<a name="inst_tag_30311_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30311" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30311_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30311" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">15</td>
<td class="rt">20.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30311_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30311" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30290'>
<a name="inst_tag_30290_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30290" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30290_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30290" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30290_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30290" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30291'>
<a name="inst_tag_30291_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30291" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30291_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30291" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30291_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30291" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30296'>
<a name="inst_tag_30296_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30296" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30296_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30296" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30296_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30296" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30299'>
<a name="inst_tag_30299_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30299" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30299_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30299" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30299_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30299" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30301'>
<a name="inst_tag_30301_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30301" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30301_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30301" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30301_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30301" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30310'>
<a name="inst_tag_30310_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30310" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30310_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30310" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30310_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30310" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30312'>
<a name="inst_tag_30312_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30312" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30312_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30312" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">16</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30312_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30312" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30304'>
<a name="inst_tag_30304_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30304" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       1/1          			u_7c15 &lt;= #1.0 ( RxInt_Data );
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       1/1          			u_8549 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       1/1          			u_79a6 &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30304_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30304" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30304_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30304" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30305'>
<a name="inst_tag_30305_Line"></a>
<b>Line Coverage for Instance : <a href="mod540.html#inst_tag_30305" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       1/1          			u_7c15 &lt;= #1.0 ( RxInt_Data );
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       1/1          			u_8549 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       1/1          			u_79a6 &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30305_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod540.html#inst_tag_30305" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">64</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">64</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">32</td>
<td class="rt">86.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30305_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod540.html#inst_tag_30305" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_30283">
    <li>
      <a href="#inst_tag_30283_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30283_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30283_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30284">
    <li>
      <a href="#inst_tag_30284_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30284_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30284_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30285">
    <li>
      <a href="#inst_tag_30285_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30285_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30285_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30286">
    <li>
      <a href="#inst_tag_30286_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30286_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30286_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30287">
    <li>
      <a href="#inst_tag_30287_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30287_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30287_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30288">
    <li>
      <a href="#inst_tag_30288_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30288_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30288_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30289">
    <li>
      <a href="#inst_tag_30289_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30289_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30289_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30290">
    <li>
      <a href="#inst_tag_30290_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30290_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30290_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30291">
    <li>
      <a href="#inst_tag_30291_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30291_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30291_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30292">
    <li>
      <a href="#inst_tag_30292_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30292_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30292_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30293">
    <li>
      <a href="#inst_tag_30293_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30293_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30293_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30294">
    <li>
      <a href="#inst_tag_30294_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30294_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30294_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30295">
    <li>
      <a href="#inst_tag_30295_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30295_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30295_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30296">
    <li>
      <a href="#inst_tag_30296_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30296_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30296_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30297">
    <li>
      <a href="#inst_tag_30297_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30297_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30297_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30298">
    <li>
      <a href="#inst_tag_30298_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30298_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30298_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30299">
    <li>
      <a href="#inst_tag_30299_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30299_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30299_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30300">
    <li>
      <a href="#inst_tag_30300_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30300_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30300_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30301">
    <li>
      <a href="#inst_tag_30301_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30301_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30301_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30302">
    <li>
      <a href="#inst_tag_30302_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30302_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30302_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30303">
    <li>
      <a href="#inst_tag_30303_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30303_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30303_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30304">
    <li>
      <a href="#inst_tag_30304_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30304_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30304_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30305">
    <li>
      <a href="#inst_tag_30305_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30305_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30305_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30306">
    <li>
      <a href="#inst_tag_30306_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30306_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30306_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30307">
    <li>
      <a href="#inst_tag_30307_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30307_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30307_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30308">
    <li>
      <a href="#inst_tag_30308_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30308_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30308_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30309">
    <li>
      <a href="#inst_tag_30309_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30309_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30309_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30310">
    <li>
      <a href="#inst_tag_30310_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30310_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30310_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30311">
    <li>
      <a href="#inst_tag_30311_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30311_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30311_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30312">
    <li>
      <a href="#inst_tag_30312_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30312_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30312_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
