vhdl xil_defaultlib  \
"../../../../basicOutput_HW.gen/sources_1/bd/basicOutput/ipshared/ec73/hdl/vhdl/basic_output.vhd" \
"../../../bd/basicOutput/ip/basicOutput_basic_output_0_0/sim/basicOutput_basic_output_0_0.vhd" \
"../../../bd/basicOutput/sim/basicOutput.vhd" \

nosort
