<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/mips/isa.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>arch/mips/isa.cc</h1><a href="mips_2isa_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2009 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00029"></a>00029 <span class="comment"> */</span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#include &quot;<a class="code" href="mips_2isa_8hh.html">arch/mips/isa.hh</a>&quot;</span>
<a name="l00032"></a>00032 <span class="preprocessor">#include &quot;<a class="code" href="mips_2mt_8hh.html" title="ISA-specific helper functions for multithreaded execution.">arch/mips/mt.hh</a>&quot;</span>
<a name="l00033"></a>00033 <span class="preprocessor">#include &quot;<a class="code" href="mt__constants_8hh.html">arch/mips/mt_constants.hh</a>&quot;</span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &quot;<a class="code" href="pra__constants_8hh.html">arch/mips/pra_constants.hh</a>&quot;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;debug/MipsPRA.hh&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;params/MipsISA.hh&quot;</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="keyword">namespace </span>MipsISA
<a name="l00042"></a>00042 {
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 std::string
<a name="l00045"></a>00045 <a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">ISA::miscRegNames</a>[<a class="code" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>] =
<a name="l00046"></a>00046 {
<a name="l00047"></a>00047     <span class="stringliteral">&quot;Index&quot;</span>, <span class="stringliteral">&quot;MVPControl&quot;</span>, <span class="stringliteral">&quot;MVPConf0&quot;</span>, <span class="stringliteral">&quot;MVPConf1&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00048"></a>00048     <span class="stringliteral">&quot;Random&quot;</span>, <span class="stringliteral">&quot;VPEControl&quot;</span>, <span class="stringliteral">&quot;VPEConf0&quot;</span>, <span class="stringliteral">&quot;VPEConf1&quot;</span>,
<a name="l00049"></a>00049         <span class="stringliteral">&quot;YQMask&quot;</span>, <span class="stringliteral">&quot;VPESchedule&quot;</span>, <span class="stringliteral">&quot;VPEScheFBack&quot;</span>, <span class="stringliteral">&quot;VPEOpt&quot;</span>,
<a name="l00050"></a>00050     <span class="stringliteral">&quot;EntryLo0&quot;</span>, <span class="stringliteral">&quot;TCStatus&quot;</span>, <span class="stringliteral">&quot;TCBind&quot;</span>, <span class="stringliteral">&quot;TCRestart&quot;</span>,
<a name="l00051"></a>00051         <span class="stringliteral">&quot;TCHalt&quot;</span>, <span class="stringliteral">&quot;TCContext&quot;</span>, <span class="stringliteral">&quot;TCSchedule&quot;</span>, <span class="stringliteral">&quot;TCScheFBack&quot;</span>,
<a name="l00052"></a>00052     <span class="stringliteral">&quot;EntryLo1&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00053"></a>00053     <span class="stringliteral">&quot;Context&quot;</span>, <span class="stringliteral">&quot;ContextConfig&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00054"></a>00054     <span class="stringliteral">&quot;PageMask&quot;</span>, <span class="stringliteral">&quot;PageGrain&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00055"></a>00055     <span class="stringliteral">&quot;Wired&quot;</span>, <span class="stringliteral">&quot;SRSConf0&quot;</span>, <span class="stringliteral">&quot;SRCConf1&quot;</span>, <span class="stringliteral">&quot;SRSConf2&quot;</span>,
<a name="l00056"></a>00056         <span class="stringliteral">&quot;SRSConf3&quot;</span>, <span class="stringliteral">&quot;SRSConf4&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00057"></a>00057     <span class="stringliteral">&quot;HWREna&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00058"></a>00058     <span class="stringliteral">&quot;BadVAddr&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00059"></a>00059     <span class="stringliteral">&quot;Count&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00060"></a>00060     <span class="stringliteral">&quot;EntryHi&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00061"></a>00061     <span class="stringliteral">&quot;Compare&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00062"></a>00062     <span class="stringliteral">&quot;Status&quot;</span>, <span class="stringliteral">&quot;IntCtl&quot;</span>, <span class="stringliteral">&quot;SRSCtl&quot;</span>, <span class="stringliteral">&quot;SRSMap&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00063"></a>00063     <span class="stringliteral">&quot;Cause&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00064"></a>00064     <span class="stringliteral">&quot;EPC&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00065"></a>00065     <span class="stringliteral">&quot;PRId&quot;</span>, <span class="stringliteral">&quot;EBase&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00066"></a>00066     <span class="stringliteral">&quot;Config&quot;</span>, <span class="stringliteral">&quot;Config1&quot;</span>, <span class="stringliteral">&quot;Config2&quot;</span>, <span class="stringliteral">&quot;Config3&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00067"></a>00067     <span class="stringliteral">&quot;LLAddr&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00068"></a>00068     <span class="stringliteral">&quot;WatchLo0&quot;</span>, <span class="stringliteral">&quot;WatchLo1&quot;</span>, <span class="stringliteral">&quot;WatchLo2&quot;</span>, <span class="stringliteral">&quot;WatchLo3&quot;</span>,
<a name="l00069"></a>00069         <span class="stringliteral">&quot;WatchLo4&quot;</span>, <span class="stringliteral">&quot;WatchLo5&quot;</span>, <span class="stringliteral">&quot;WatchLo6&quot;</span>, <span class="stringliteral">&quot;WatchLo7&quot;</span>,
<a name="l00070"></a>00070     <span class="stringliteral">&quot;WatchHi0&quot;</span>, <span class="stringliteral">&quot;WatchHi1&quot;</span>, <span class="stringliteral">&quot;WatchHi2&quot;</span>, <span class="stringliteral">&quot;WatchHi3&quot;</span>,
<a name="l00071"></a>00071         <span class="stringliteral">&quot;WatchHi4&quot;</span>, <span class="stringliteral">&quot;WatchHi5&quot;</span>, <span class="stringliteral">&quot;WatchHi6&quot;</span>, <span class="stringliteral">&quot;WatchHi7&quot;</span>,
<a name="l00072"></a>00072     <span class="stringliteral">&quot;XCContext64&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00073"></a>00073     <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00074"></a>00074     <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00075"></a>00075     <span class="stringliteral">&quot;Debug&quot;</span>, <span class="stringliteral">&quot;TraceControl1&quot;</span>, <span class="stringliteral">&quot;TraceControl2&quot;</span>, <span class="stringliteral">&quot;UserTraceData&quot;</span>,
<a name="l00076"></a>00076         <span class="stringliteral">&quot;TraceBPC&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00077"></a>00077     <span class="stringliteral">&quot;DEPC&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00078"></a>00078     <span class="stringliteral">&quot;PerfCnt0&quot;</span>, <span class="stringliteral">&quot;PerfCnt1&quot;</span>, <span class="stringliteral">&quot;PerfCnt2&quot;</span>, <span class="stringliteral">&quot;PerfCnt3&quot;</span>,
<a name="l00079"></a>00079         <span class="stringliteral">&quot;PerfCnt4&quot;</span>, <span class="stringliteral">&quot;PerfCnt5&quot;</span>, <span class="stringliteral">&quot;PerfCnt6&quot;</span>, <span class="stringliteral">&quot;PerfCnt7&quot;</span>,
<a name="l00080"></a>00080     <span class="stringliteral">&quot;ErrCtl&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00081"></a>00081     <span class="stringliteral">&quot;CacheErr0&quot;</span>, <span class="stringliteral">&quot;CacheErr1&quot;</span>, <span class="stringliteral">&quot;CacheErr2&quot;</span>, <span class="stringliteral">&quot;CacheErr3&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00082"></a>00082     <span class="stringliteral">&quot;TagLo0&quot;</span>, <span class="stringliteral">&quot;DataLo1&quot;</span>, <span class="stringliteral">&quot;TagLo2&quot;</span>, <span class="stringliteral">&quot;DataLo3&quot;</span>,
<a name="l00083"></a>00083         <span class="stringliteral">&quot;TagLo4&quot;</span>, <span class="stringliteral">&quot;DataLo5&quot;</span>, <span class="stringliteral">&quot;TagLo6&quot;</span>, <span class="stringliteral">&quot;DataLo7&quot;</span>,
<a name="l00084"></a>00084     <span class="stringliteral">&quot;TagHi0&quot;</span>, <span class="stringliteral">&quot;DataHi1&quot;</span>, <span class="stringliteral">&quot;TagHi2&quot;</span>, <span class="stringliteral">&quot;DataHi3&quot;</span>,
<a name="l00085"></a>00085         <span class="stringliteral">&quot;TagHi4&quot;</span>, <span class="stringliteral">&quot;DataHi5&quot;</span>, <span class="stringliteral">&quot;TagHi6&quot;</span>, <span class="stringliteral">&quot;DataHi7&quot;</span>,
<a name="l00086"></a>00086     <span class="stringliteral">&quot;ErrorEPC&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00087"></a>00087     <span class="stringliteral">&quot;DESAVE&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l00088"></a>00088     <span class="stringliteral">&quot;LLFlag&quot;</span>
<a name="l00089"></a>00089 };
<a name="l00090"></a>00090 
<a name="l00091"></a><a class="code" href="classMipsISA_1_1ISA.html#adf3fa2f49430995cdf238ad5eea7e36c">00091</a> <a class="code" href="classMipsISA_1_1ISA.html#adf3fa2f49430995cdf238ad5eea7e36c">ISA::ISA</a>(Params *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)
<a name="l00092"></a>00092     : <a class="code" href="classSimObject.html" title="Abstract superclass for simulation objects.">SimObject</a>(p), numThreads(p-&gt;num_threads), numVpes(p-&gt;num_vpes)
<a name="l00093"></a>00093 {
<a name="l00094"></a>00094     <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>.resize(<a class="code" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>);
<a name="l00095"></a>00095     <a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>.resize(<a class="code" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>);
<a name="l00096"></a>00096 
<a name="l00097"></a>00097     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>=0; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> &lt; <a class="code" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>++) {
<a name="l00098"></a>00098         <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>].resize(1);
<a name="l00099"></a>00099         <a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>] = <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a235caa242edf33f649ee119b0d0de9ec">perProcessor</a>;
<a name="l00100"></a>00100     }
<a name="l00101"></a>00101 
<a name="l00102"></a>00102     <a class="code" href="classMipsISA_1_1ISA.html#a090acdaef8cc55704c8283610c6ccde6">miscRegFile_WriteMask</a>.resize(NumMiscRegs);
<a name="l00103"></a>00103 
<a name="l00104"></a>00104     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> = 0; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> &lt; NumMiscRegs; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>++) {
<a name="l00105"></a>00105         <a class="code" href="classMipsISA_1_1ISA.html#a090acdaef8cc55704c8283610c6ccde6">miscRegFile_WriteMask</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>].push_back(0);
<a name="l00106"></a>00106     }
<a name="l00107"></a>00107 
<a name="l00108"></a>00108     <span class="comment">// Initialize all Per-VPE regs</span>
<a name="l00109"></a>00109     uint32_t per_vpe_regs[] = { <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad0d18b770faede5003da56a029bd14b5">MISCREG_VPE_CONTROL</a>,
<a name="l00110"></a>00110                                 <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acc513c63c79509ac0103c21482af3b2b">MISCREG_VPE_CONF0</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a03c59a204299a5e21de91557b444eb90">MISCREG_VPE_CONF1</a>,
<a name="l00111"></a>00111                                 <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a20d613c7f8fb24478b9014ffcefdf772">MISCREG_YQMASK</a>,
<a name="l00112"></a>00112                                 <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a55d0e133383b18f0b2c2f60d6b0c57a8">MISCREG_VPE_SCHEDULE</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ac1bbb8b9cdaa6f1e143ff85b589c02e4">MISCREG_VPE_SCHEFBACK</a>,
<a name="l00113"></a>00113                                 <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab24522d09b8b2779a2cccaf869cc41d2">MISCREG_VPE_OPT</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab9e75a5381d4e93daacf4d40b9eae689">MISCREG_SRS_CONF0</a>,
<a name="l00114"></a>00114                                 <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a72daa0c0ffc5cc5cb38bff354e1abe26">MISCREG_SRS_CONF1</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3e400001ef5cf9fb117d0eeae9cfce6b">MISCREG_SRS_CONF2</a>,
<a name="l00115"></a>00115                                 <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aeb151be89415e33a2f149157f7863b56">MISCREG_SRS_CONF3</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae7bcd0c8a111b8726dc98489513d9828">MISCREG_SRS_CONF4</a>,
<a name="l00116"></a>00116                                 <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a78859d98258432b35980126062c912b7">MISCREG_EBASE</a>
<a name="l00117"></a>00117                               };
<a name="l00118"></a>00118     uint32_t num_vpe_regs = <span class="keyword">sizeof</span>(per_vpe_regs) / 4;
<a name="l00119"></a>00119     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> = 0; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> &lt; num_vpe_regs; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>++) {
<a name="l00120"></a>00120         <span class="keywordflow">if</span> (<a class="code" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">numVpes</a> &gt; 1) {
<a name="l00121"></a>00121             <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[per_vpe_regs[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>]].resize(<a class="code" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">numVpes</a>);
<a name="l00122"></a>00122         }
<a name="l00123"></a>00123         <a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[per_vpe_regs[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>]] = <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9da1d0c8367e8a00d03d17352b685cd7">perVirtProcessor</a>;
<a name="l00124"></a>00124     }
<a name="l00125"></a>00125 
<a name="l00126"></a>00126     <span class="comment">// Initialize all Per-TC regs</span>
<a name="l00127"></a>00127     uint32_t per_tc_regs[] = { <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>,
<a name="l00128"></a>00128                                <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>,
<a name="l00129"></a>00129                                <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a18623ff13551413ac00fe1e93acee7cb">MISCREG_TC_RESTART</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59">MISCREG_TC_HALT</a>,
<a name="l00130"></a>00130                                <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aa4c1bbafed6c3c095d18d9b4c8614e76">MISCREG_TC_CONTEXT</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1b83325a2e2cf731061c4f962b69a30b">MISCREG_TC_SCHEDULE</a>,
<a name="l00131"></a>00131                                <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a38378259d06c2bda7be08af144f1e376">MISCREG_TC_SCHEFBACK</a>,
<a name="l00132"></a>00132                                <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921af59fd262416b4caf3695056bb6496c59">MISCREG_DEBUG</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3f7cabea8160f381de68f8c47e0bf1a6">MISCREG_LLADDR</a>
<a name="l00133"></a>00133                              };
<a name="l00134"></a>00134     uint32_t num_tc_regs = <span class="keyword">sizeof</span>(per_tc_regs) /  4;
<a name="l00135"></a>00135 
<a name="l00136"></a>00136     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> = 0; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> &lt; num_tc_regs; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>++) {
<a name="l00137"></a>00137         <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[per_tc_regs[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>]].resize(<a class="code" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">numThreads</a>);
<a name="l00138"></a>00138         <a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[per_tc_regs[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>]] = <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>;
<a name="l00139"></a>00139     }
<a name="l00140"></a>00140 
<a name="l00141"></a>00141     <a class="code" href="classMipsISA_1_1ISA.html#a1e8d552f148af11f5c5c82e9c9027237">clear</a>();
<a name="l00142"></a>00142 }
<a name="l00143"></a>00143 
<a name="l00144"></a>00144 <span class="keyword">const</span> MipsISAParams *
<a name="l00145"></a><a class="code" href="classMipsISA_1_1ISA.html#aec6d1075f3c1da696bf14366d64b8b31">00145</a> <a class="code" href="classMipsISA_1_1ISA.html#aec6d1075f3c1da696bf14366d64b8b31">ISA::params</a>()<span class="keyword"> const</span>
<a name="l00146"></a>00146 <span class="keyword"></span>{
<a name="l00147"></a>00147     <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classMipsISA_1_1ISA.html#adb9e46290637bf85a9ee4c1d46c6b1a1">Params</a> *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8" title="Cached copy of the object parameters.">_params</a>);
<a name="l00148"></a>00148 }
<a name="l00149"></a>00149 
<a name="l00150"></a>00150 <span class="keywordtype">void</span>
<a name="l00151"></a><a class="code" href="classMipsISA_1_1ISA.html#a1e8d552f148af11f5c5c82e9c9027237">00151</a> <a class="code" href="classMipsISA_1_1ISA.html#a1e8d552f148af11f5c5c82e9c9027237">ISA::clear</a>()
<a name="l00152"></a>00152 {
<a name="l00153"></a>00153     <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> = 0; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> &lt; <a class="code" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>++) {
<a name="l00154"></a>00154         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>].size(); <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++)
<a name="l00155"></a>00155             <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>][<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>] = 0;
<a name="l00156"></a>00156 
<a name="l00157"></a>00157         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> = 0; <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> &lt; <a class="code" href="classMipsISA_1_1ISA.html#a090acdaef8cc55704c8283610c6ccde6">miscRegFile_WriteMask</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>].size(); <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a>++)
<a name="l00158"></a>00158             <a class="code" href="classMipsISA_1_1ISA.html#a090acdaef8cc55704c8283610c6ccde6">miscRegFile_WriteMask</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>][<a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a>] = (<span class="keywordtype">long</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>)(-1);
<a name="l00159"></a>00159     }
<a name="l00160"></a>00160 }
<a name="l00161"></a>00161 
<a name="l00162"></a>00162 
<a name="l00163"></a>00163 <span class="keywordtype">void</span>
<a name="l00164"></a><a class="code" href="classMipsISA_1_1ISA.html#a5f92aaa014390baa4ae472446307089b">00164</a> <a class="code" href="classMipsISA_1_1ISA.html#a5f92aaa014390baa4ae472446307089b">ISA::configCP</a>()
<a name="l00165"></a>00165 {
<a name="l00166"></a>00166     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;Resetting CP0 State with %i TCs and %i VPEs\n&quot;</span>,
<a name="l00167"></a>00167             <a class="code" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">numThreads</a>, <a class="code" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">numVpes</a>);
<a name="l00168"></a>00168 
<a name="l00169"></a>00169     <a class="code" href="structMipsISA_1_1CoreSpecific.html">CoreSpecific</a> cp;
<a name="l00170"></a>00170     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;CP state must be set before the following code is used&quot;</span>);
<a name="l00171"></a>00171 
<a name="l00172"></a>00172     <span class="comment">// Do Default CP0 initialization HERE</span>
<a name="l00173"></a>00173 
<a name="l00174"></a>00174     <span class="comment">// Do Initialization for MT cores here (eventually use</span>
<a name="l00175"></a>00175     <span class="comment">// core_name parameter to toggle this initialization)</span>
<a name="l00176"></a>00176     <span class="comment">// ===================================================</span>
<a name="l00177"></a>00177     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;Initializing CP0 State.... &quot;</span>);
<a name="l00178"></a>00178 
<a name="l00179"></a>00179     PRIdReg <a class="code" href="namespaceMipsISA.html#aa0ae2378bca9b9a85bd6739deb60e5d8">procId</a> = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a53c222d74feb95467af29787d4598f59">MISCREG_PRID</a>);
<a name="l00180"></a>00180     procId.coOp = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a9b344a4b48f21e30af729e41e95a6df4">CP0_PRId_CompanyOptions</a>;
<a name="l00181"></a>00181     procId.coId = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a9c739f02debd60db71b8c4c93faccf93">CP0_PRId_CompanyID</a>;
<a name="l00182"></a>00182     procId.procId = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a05c6533595e783bc9af38a75be4b9ea4">CP0_PRId_ProcessorID</a>;
<a name="l00183"></a>00183     procId.rev = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a333ca9ba919ce41958db3f14d13535f3">CP0_PRId_Revision</a>;
<a name="l00184"></a>00184     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a53c222d74feb95467af29787d4598f59">MISCREG_PRID</a>, procId);
<a name="l00185"></a>00185 
<a name="l00186"></a>00186     <span class="comment">// Now, create Write Mask for ProcID register</span>
<a name="l00187"></a>00187     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> procIDMask = 0; <span class="comment">// Read-Only register</span>
<a name="l00188"></a>00188     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(procIDMask, 0, 32, 0);
<a name="l00189"></a>00189     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a53c222d74feb95467af29787d4598f59">MISCREG_PRID</a>, procIDMask);
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     <span class="comment">// Config</span>
<a name="l00192"></a>00192     ConfigReg cfg = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3e236dbb4db60348771ed1f4794a66da">MISCREG_CONFIG</a>);
<a name="l00193"></a>00193     cfg.be = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ab0f0391f2338f0d3542dcf117e57e91a">CP0_Config_BE</a>;
<a name="l00194"></a>00194     cfg.at = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a42671a711ec87cc168904d5f774fa9b3">CP0_Config_AT</a>;
<a name="l00195"></a>00195     cfg.ar = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#af355d226101f8da2c48d2dc18119296b">CP0_Config_AR</a>;
<a name="l00196"></a>00196     cfg.mt = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#acbbaaec1c1a55ac57715ac9e04893330">CP0_Config_MT</a>;
<a name="l00197"></a>00197     cfg.vi = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a4f133f47c10e5ed0ab085f50fdad95df">CP0_Config_VI</a>;
<a name="l00198"></a>00198     cfg.m = 1;
<a name="l00199"></a>00199     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3e236dbb4db60348771ed1f4794a66da">MISCREG_CONFIG</a>, cfg);
<a name="l00200"></a>00200     <span class="comment">// Now, create Write Mask for Config register</span>
<a name="l00201"></a>00201     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> cfg_Mask = 0x7FFF0007;
<a name="l00202"></a>00202     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(cfg_Mask, 0, 32, 0);
<a name="l00203"></a>00203     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3e236dbb4db60348771ed1f4794a66da">MISCREG_CONFIG</a>, cfg_Mask);
<a name="l00204"></a>00204 
<a name="l00205"></a>00205     <span class="comment">// Config1</span>
<a name="l00206"></a>00206     Config1Reg cfg1 = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1c09e4f939960d2eab2b95a3a26223df">MISCREG_CONFIG1</a>);
<a name="l00207"></a>00207     cfg1.mmuSize = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ab7f08491da8a6c263843c0ef6395f9f9">CP0_Config1_MMU</a>;
<a name="l00208"></a>00208     cfg1.is = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a889a60f81820876223ae7cfb8c9faeb3">CP0_Config1_IS</a>;
<a name="l00209"></a>00209     cfg1.il = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ac8e54ad9c19f4c8f5ef77ae51944fff5">CP0_Config1_IL</a>;
<a name="l00210"></a>00210     cfg1.ia = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a08832452fad7403e255cc61d37a8f006">CP0_Config1_IA</a>;
<a name="l00211"></a>00211     cfg1.ds = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a3456693c1e1bfc6078e21788bd031e3b">CP0_Config1_DS</a>;
<a name="l00212"></a>00212     cfg1.dl = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a9bedad80a8025cd9f5591fe96428acbd">CP0_Config1_DL</a>;
<a name="l00213"></a>00213     cfg1.da = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a35d4585617db1fc75f11a5e807206c94">CP0_Config1_DA</a>;
<a name="l00214"></a>00214     cfg1.fp = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a2746e5977169c75bf7b45167cc6cda3a">CP0_Config1_FP</a>;
<a name="l00215"></a>00215     cfg1.ep = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a9df4af8cfa1373514852525ba64c67c7">CP0_Config1_EP</a>;
<a name="l00216"></a>00216     cfg1.wr = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a8e72faefb0912a11cd5d33bcb5ed5294">CP0_Config1_WR</a>;
<a name="l00217"></a>00217     cfg1.md = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a7153e14f3399577c9517e3e934360763">CP0_Config1_MD</a>;
<a name="l00218"></a>00218     cfg1.c2 = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#aac973bc9630c4b01928a756dad129c94">CP0_Config1_C2</a>;
<a name="l00219"></a>00219     cfg1.pc = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#acd2f593bee7527245407355050b06003">CP0_Config1_PC</a>;
<a name="l00220"></a>00220     cfg1.m = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a9cca835946ee403d135f5cedba06f4e3">CP0_Config1_M</a>;
<a name="l00221"></a>00221     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1c09e4f939960d2eab2b95a3a26223df">MISCREG_CONFIG1</a>, cfg1);
<a name="l00222"></a>00222     <span class="comment">// Now, create Write Mask for Config register</span>
<a name="l00223"></a>00223     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> cfg1_Mask = 0; <span class="comment">// Read Only Register</span>
<a name="l00224"></a>00224     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(cfg1_Mask, 0, 32, 0);
<a name="l00225"></a>00225     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1c09e4f939960d2eab2b95a3a26223df">MISCREG_CONFIG1</a>, cfg1_Mask);
<a name="l00226"></a>00226 
<a name="l00227"></a>00227     <span class="comment">// Config2</span>
<a name="l00228"></a>00228     Config2Reg cfg2 = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a94ee75c22216b90e2cba84ffbe7b098f">MISCREG_CONFIG2</a>);
<a name="l00229"></a>00229     cfg2.tu = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a954c6d1014cab0347732eecb33a4cb0b">CP0_Config2_TU</a>;
<a name="l00230"></a>00230     cfg2.ts = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a4d19311c50504ba5e4f8222ffec27dae">CP0_Config2_TS</a>;
<a name="l00231"></a>00231     cfg2.tl = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a84749f64007f7a141bce30e5e3fe345a">CP0_Config2_TL</a>;
<a name="l00232"></a>00232     cfg2.ta = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ae2d42a94309ddaf7433fe79c17ba6c1a">CP0_Config2_TA</a>;
<a name="l00233"></a>00233     cfg2.su = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a99870659c9547dd0d1f5a5b6d10ea527">CP0_Config2_SU</a>;
<a name="l00234"></a>00234     cfg2.ss = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ae7f514fea4a86383d5549150f16b6bb6">CP0_Config2_SS</a>;
<a name="l00235"></a>00235     cfg2.sl = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#aab64b5a5b97c0fa9beba7869d8719054">CP0_Config2_SL</a>;
<a name="l00236"></a>00236     cfg2.sa = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a0884736e0d4daf65d7e001e7fab89a6e">CP0_Config2_SA</a>;
<a name="l00237"></a>00237     cfg2.m = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a67e64fc49ae93656ed2242501da144e6">CP0_Config2_M</a>;
<a name="l00238"></a>00238     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a94ee75c22216b90e2cba84ffbe7b098f">MISCREG_CONFIG2</a>, cfg2);
<a name="l00239"></a>00239     <span class="comment">// Now, create Write Mask for Config register</span>
<a name="l00240"></a>00240     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> cfg2_Mask = 0x7000F000; <span class="comment">// Read Only Register</span>
<a name="l00241"></a>00241     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(cfg2_Mask, 0, 32, 0);
<a name="l00242"></a>00242     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a94ee75c22216b90e2cba84ffbe7b098f">MISCREG_CONFIG2</a>, cfg2_Mask);
<a name="l00243"></a>00243 
<a name="l00244"></a>00244     <span class="comment">// Config3</span>
<a name="l00245"></a>00245     Config3Reg cfg3 = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a9451470528afa242eb90584734862c34">MISCREG_CONFIG3</a>);
<a name="l00246"></a>00246     cfg3.dspp = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a862f288184d83379ab5dae9b40355fbb">CP0_Config3_DSPP</a>;
<a name="l00247"></a>00247     cfg3.lpa = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a13227a63845bf0a7812d06401eba3f33">CP0_Config3_LPA</a>;
<a name="l00248"></a>00248     cfg3.veic = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a76762f7aa69176fd1814703d0a5c6b2f">CP0_Config3_VEIC</a>;
<a name="l00249"></a>00249     cfg3.vint = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a082e204d66746cc3564d71809dbb3aac">CP0_Config3_VInt</a>;
<a name="l00250"></a>00250     cfg3.sp = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#aa045833db86f1d0e2a3873f283abd7d7">CP0_Config3_SP</a>;
<a name="l00251"></a>00251     cfg3.mt = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#aea3768dbcece83df5093762700129110">CP0_Config3_MT</a>;
<a name="l00252"></a>00252     cfg3.sm = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a74c8509c5d4d108c893def3e2f4ceb75">CP0_Config3_SM</a>;
<a name="l00253"></a>00253     cfg3.tl = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#abfcc133297818e52758ccc46efab4e63">CP0_Config3_TL</a>;
<a name="l00254"></a>00254     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a9451470528afa242eb90584734862c34">MISCREG_CONFIG3</a>, cfg3);
<a name="l00255"></a>00255     <span class="comment">// Now, create Write Mask for Config register</span>
<a name="l00256"></a>00256     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> cfg3_Mask = 0; <span class="comment">// Read Only Register</span>
<a name="l00257"></a>00257     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(cfg3_Mask, 0, 32, 0);
<a name="l00258"></a>00258     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a9451470528afa242eb90584734862c34">MISCREG_CONFIG3</a>, cfg3_Mask);
<a name="l00259"></a>00259 
<a name="l00260"></a>00260     <span class="comment">// EBase - CPUNum</span>
<a name="l00261"></a>00261     EBaseReg eBase = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a78859d98258432b35980126062c912b7">MISCREG_EBASE</a>);
<a name="l00262"></a>00262     eBase.cpuNum = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ae37e192d86706829f0f0101a54946c80">CP0_EBase_CPUNum</a>;
<a name="l00263"></a>00263     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(eBase, 31, 31, 1);
<a name="l00264"></a>00264     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a78859d98258432b35980126062c912b7">MISCREG_EBASE</a>, eBase);
<a name="l00265"></a>00265     <span class="comment">// Now, create Write Mask for Config register</span>
<a name="l00266"></a>00266     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> EB_Mask = 0x3FFFF000;<span class="comment">// Except Exception Base, the</span>
<a name="l00267"></a>00267                                  <span class="comment">// entire register is read only</span>
<a name="l00268"></a>00268     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(EB_Mask, 0, 32, 0);
<a name="l00269"></a>00269     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a78859d98258432b35980126062c912b7">MISCREG_EBASE</a>, EB_Mask);
<a name="l00270"></a>00270 
<a name="l00271"></a>00271     <span class="comment">// SRS Control - HSS (Highest Shadow Set)</span>
<a name="l00272"></a>00272     SRSCtlReg scsCtl = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1e41991b14b3ac850e455b3406dea1c6">MISCREG_SRSCTL</a>);
<a name="l00273"></a>00273     scsCtl.hss = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a9be6d370d6fa04e81a853cec3ca2ccfc">CP0_SrsCtl_HSS</a>;
<a name="l00274"></a>00274     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1e41991b14b3ac850e455b3406dea1c6">MISCREG_SRSCTL</a>, scsCtl);
<a name="l00275"></a>00275     <span class="comment">// Now, create Write Mask for the SRS Ctl register</span>
<a name="l00276"></a>00276     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> SC_Mask = 0x0000F3C0;
<a name="l00277"></a>00277     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(SC_Mask, 0, 32, 0);
<a name="l00278"></a>00278     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1e41991b14b3ac850e455b3406dea1c6">MISCREG_SRSCTL</a>, SC_Mask);
<a name="l00279"></a>00279 
<a name="l00280"></a>00280     <span class="comment">// IntCtl - IPTI, IPPCI</span>
<a name="l00281"></a>00281     IntCtlReg intCtl = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a63e08cc071dbf0521548054f94b4bb8a">MISCREG_INTCTL</a>);
<a name="l00282"></a>00282     intCtl.ipti = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a58d703a60a959b50dbdc0ac55bee0f44">CP0_IntCtl_IPTI</a>;
<a name="l00283"></a>00283     intCtl.ippci = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a12e8e79e2b0dc54593dcf78933ec0b14">CP0_IntCtl_IPPCI</a>;
<a name="l00284"></a>00284     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a63e08cc071dbf0521548054f94b4bb8a">MISCREG_INTCTL</a>, intCtl);
<a name="l00285"></a>00285     <span class="comment">// Now, create Write Mask for the IntCtl register</span>
<a name="l00286"></a>00286     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> IC_Mask = 0x000003E0;
<a name="l00287"></a>00287     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(IC_Mask, 0, 32, 0);
<a name="l00288"></a>00288     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a63e08cc071dbf0521548054f94b4bb8a">MISCREG_INTCTL</a>, IC_Mask);
<a name="l00289"></a>00289 
<a name="l00290"></a>00290     <span class="comment">// Watch Hi - M - FIXME (More than 1 Watch register)</span>
<a name="l00291"></a>00291     WatchHiReg watchHi = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a68f6ed846af0046122c175266c92152f">MISCREG_WATCHHI0</a>);
<a name="l00292"></a>00292     watchHi.m = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a8b3bcde238610b1276ec71dc135b2202">CP0_WatchHi_M</a>;
<a name="l00293"></a>00293     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a68f6ed846af0046122c175266c92152f">MISCREG_WATCHHI0</a>, watchHi);
<a name="l00294"></a>00294     <span class="comment">// Now, create Write Mask for the IntCtl register</span>
<a name="l00295"></a>00295     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> wh_Mask = 0x7FFF0FFF;
<a name="l00296"></a>00296     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(wh_Mask, 0, 32, 0);
<a name="l00297"></a>00297     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a68f6ed846af0046122c175266c92152f">MISCREG_WATCHHI0</a>, wh_Mask);
<a name="l00298"></a>00298 
<a name="l00299"></a>00299     <span class="comment">// Perf Ctr - M - FIXME (More than 1 PerfCnt Pair)</span>
<a name="l00300"></a>00300     PerfCntCtlReg perfCntCtl = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a417ddb4830ace0cd0ac6aead5986af8a">MISCREG_PERFCNT0</a>);
<a name="l00301"></a>00301     perfCntCtl.m = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ac252d5afed9bf11b7f9992a63cec0769">CP0_PerfCtr_M</a>;
<a name="l00302"></a>00302     perfCntCtl.w = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#aba0b047dfbc352db467ec4894efc28df">CP0_PerfCtr_W</a>;
<a name="l00303"></a>00303     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a417ddb4830ace0cd0ac6aead5986af8a">MISCREG_PERFCNT0</a>, perfCntCtl);
<a name="l00304"></a>00304     <span class="comment">// Now, create Write Mask for the IntCtl register</span>
<a name="l00305"></a>00305     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> pc_Mask = 0x00007FF;
<a name="l00306"></a>00306     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(pc_Mask, 0, 32, 0);
<a name="l00307"></a>00307     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a417ddb4830ace0cd0ac6aead5986af8a">MISCREG_PERFCNT0</a>, pc_Mask);
<a name="l00308"></a>00308 
<a name="l00309"></a>00309     <span class="comment">// Random</span>
<a name="l00310"></a>00310     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aa2ac9b5affe14dd3f69777bdf00bf06e">MISCREG_CP0_RANDOM</a>, 63);
<a name="l00311"></a>00311     <span class="comment">// Now, create Write Mask for the IntCtl register</span>
<a name="l00312"></a>00312     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> random_Mask = 0;
<a name="l00313"></a>00313     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(random_Mask, 0, 32, 0);
<a name="l00314"></a>00314     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aa2ac9b5affe14dd3f69777bdf00bf06e">MISCREG_CP0_RANDOM</a>, random_Mask);
<a name="l00315"></a>00315 
<a name="l00316"></a>00316     <span class="comment">// PageGrain</span>
<a name="l00317"></a>00317     PageGrainReg pageGrain = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921adaadf1dcd2d352909811eb1b6301e31b">MISCREG_PAGEGRAIN</a>);
<a name="l00318"></a>00318     pageGrain.esp = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#aa045833db86f1d0e2a3873f283abd7d7">CP0_Config3_SP</a>;
<a name="l00319"></a>00319     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921adaadf1dcd2d352909811eb1b6301e31b">MISCREG_PAGEGRAIN</a>, pageGrain);
<a name="l00320"></a>00320     <span class="comment">// Now, create Write Mask for the IntCtl register</span>
<a name="l00321"></a>00321     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> pg_Mask = 0x10000000;
<a name="l00322"></a>00322     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(pg_Mask, 0, 32, 0);
<a name="l00323"></a>00323     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921adaadf1dcd2d352909811eb1b6301e31b">MISCREG_PAGEGRAIN</a>, pg_Mask);
<a name="l00324"></a>00324 
<a name="l00325"></a>00325     <span class="comment">// Status</span>
<a name="l00326"></a>00326     StatusReg <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a> = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>);
<a name="l00327"></a>00327     <span class="comment">// Only CU0 and IE are modified on a reset - everything else needs</span>
<a name="l00328"></a>00328     <span class="comment">// to be controlled on a per CPU model basis</span>
<a name="l00329"></a>00329 
<a name="l00330"></a>00330     <span class="comment">// Enable CP0 on reset</span>
<a name="l00331"></a>00331     <span class="comment">// status.cu0 = 1;</span>
<a name="l00332"></a>00332 
<a name="l00333"></a>00333     <span class="comment">// Enable ERL bit on a reset</span>
<a name="l00334"></a>00334     status.erl = 1;
<a name="l00335"></a>00335     <span class="comment">// Enable BEV bit on a reset</span>
<a name="l00336"></a>00336     status.bev = 1;
<a name="l00337"></a>00337 
<a name="l00338"></a>00338     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>, status);
<a name="l00339"></a>00339     <span class="comment">// Now, create Write Mask for the Status register</span>
<a name="l00340"></a>00340     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> stat_Mask = 0xFF78FF17;
<a name="l00341"></a>00341     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(stat_Mask, 0, 32, 0);
<a name="l00342"></a>00342     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>, stat_Mask);
<a name="l00343"></a>00343 
<a name="l00344"></a>00344 
<a name="l00345"></a>00345     <span class="comment">// MVPConf0</span>
<a name="l00346"></a>00346     MVPConf0Reg mvpConf0 = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab8d041e0cb4d4da1c3e753301c70cf04">MISCREG_MVP_CONF0</a>);
<a name="l00347"></a>00347     mvpConf0.tca = 1;
<a name="l00348"></a>00348     mvpConf0.pvpe = <a class="code" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">numVpes</a> - 1;
<a name="l00349"></a>00349     mvpConf0.ptc = <a class="code" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">numThreads</a> - 1;
<a name="l00350"></a>00350     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab8d041e0cb4d4da1c3e753301c70cf04">MISCREG_MVP_CONF0</a>, mvpConf0);
<a name="l00351"></a>00351 
<a name="l00352"></a>00352     <span class="comment">// VPEConf0</span>
<a name="l00353"></a>00353     VPEConf0Reg vpeConf0 = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acc513c63c79509ac0103c21482af3b2b">MISCREG_VPE_CONF0</a>);
<a name="l00354"></a>00354     vpeConf0.mvp = 1;
<a name="l00355"></a>00355     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acc513c63c79509ac0103c21482af3b2b">MISCREG_VPE_CONF0</a>, vpeConf0);
<a name="l00356"></a>00356 
<a name="l00357"></a>00357     <span class="comment">// TCBind</span>
<a name="l00358"></a>00358     <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = 0; tid &lt; <a class="code" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">numThreads</a>; tid++) {
<a name="l00359"></a>00359         TCBindReg tcBind = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>, tid);
<a name="l00360"></a>00360         tcBind.curTC = tid;
<a name="l00361"></a>00361         <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>, tcBind, tid);
<a name="l00362"></a>00362     }
<a name="l00363"></a>00363     <span class="comment">// TCHalt</span>
<a name="l00364"></a>00364     TCHaltReg tcHalt = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59">MISCREG_TC_HALT</a>);
<a name="l00365"></a>00365     tcHalt.h = 0;
<a name="l00366"></a>00366     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59">MISCREG_TC_HALT</a>, tcHalt);
<a name="l00367"></a>00367 
<a name="l00368"></a>00368     <span class="comment">// TCStatus</span>
<a name="l00369"></a>00369     <span class="comment">// Set TCStatus Activated to 1 for the initial thread that is running</span>
<a name="l00370"></a>00370     TCStatusReg tcStatus = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>);
<a name="l00371"></a>00371     tcStatus.a = 1;
<a name="l00372"></a>00372     <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>, tcStatus);
<a name="l00373"></a>00373 
<a name="l00374"></a>00374     <span class="comment">// Set Dynamically Allocatable bit to 1 for all other threads</span>
<a name="l00375"></a>00375     <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = 1; tid &lt; numThreads; tid++) {
<a name="l00376"></a>00376         tcStatus = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>, tid);
<a name="l00377"></a>00377         tcStatus.da = 1;
<a name="l00378"></a>00378         <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>, tcStatus, tid);
<a name="l00379"></a>00379     }
<a name="l00380"></a>00380 
<a name="l00381"></a>00381 
<a name="l00382"></a>00382     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> <a class="code" href="namespaceMipsISA.html#a305d6506a6f765b54463d5b6a3a58e36">mask</a> = 0x7FFFFFFF;
<a name="l00383"></a>00383 
<a name="l00384"></a>00384     <span class="comment">// Now, create Write Mask for the Index register</span>
<a name="l00385"></a>00385     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(mask, 0, 32, 0);
<a name="l00386"></a>00386     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aa727e97410edc30bb4b353a70f5518c8">MISCREG_INDEX</a>, mask);
<a name="l00387"></a>00387 
<a name="l00388"></a>00388     mask = 0x3FFFFFFF;
<a name="l00389"></a>00389     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(mask, 0, 32, 0);
<a name="l00390"></a>00390     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921af5f87db21b7bde2f3459f40c5fdb08b2">MISCREG_ENTRYLO0</a>, mask);
<a name="l00391"></a>00391     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a4e5e87526b43fbcd3d56b47c32bcad7c">MISCREG_ENTRYLO1</a>, mask);
<a name="l00392"></a>00392 
<a name="l00393"></a>00393     mask = 0xFF800000;
<a name="l00394"></a>00394     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(mask, 0, 32, 0);
<a name="l00395"></a>00395     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aaf700059d425ebaf331ba36e339dda50">MISCREG_CONTEXT</a>, mask);
<a name="l00396"></a>00396 
<a name="l00397"></a>00397     mask = 0x1FFFF800;
<a name="l00398"></a>00398     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(mask, 0, 32, 0);
<a name="l00399"></a>00399     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae409a375c2e599b4145dcdb038aa5974">MISCREG_PAGEMASK</a>, mask);
<a name="l00400"></a>00400 
<a name="l00401"></a>00401     mask = 0x0;
<a name="l00402"></a>00402     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(mask, 0, 32, 0);
<a name="l00403"></a>00403     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ac05fae94bba8637fa2f3c69190d5f241">MISCREG_BADVADDR</a>, mask);
<a name="l00404"></a>00404     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3f7cabea8160f381de68f8c47e0bf1a6">MISCREG_LLADDR</a>, mask);
<a name="l00405"></a>00405 
<a name="l00406"></a>00406     mask = 0x08C00300;
<a name="l00407"></a>00407     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(mask, 0, 32, 0);
<a name="l00408"></a>00408     <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47">MISCREG_CAUSE</a>, mask);
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 }
<a name="l00411"></a>00411 
<a name="l00412"></a>00412 <span class="keyword">inline</span> <span class="keywordtype">unsigned</span>
<a name="l00413"></a><a class="code" href="classMipsISA_1_1ISA.html#af471640ae38ef1919db3165954418565">00413</a> <a class="code" href="classMipsISA_1_1ISA.html#af471640ae38ef1919db3165954418565">ISA::getVPENum</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid)<span class="keyword"> const</span>
<a name="l00414"></a>00414 <span class="keyword"></span>{
<a name="l00415"></a>00415     TCBindReg tcBind = <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>][tid];
<a name="l00416"></a>00416     <span class="keywordflow">return</span> tcBind.curVPE;
<a name="l00417"></a>00417 }
<a name="l00418"></a>00418 
<a name="l00419"></a>00419 <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a>
<a name="l00420"></a><a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">00420</a> <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">ISA::readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid)<span class="keyword"> const</span>
<a name="l00421"></a>00421 <span class="keyword"></span>{
<a name="l00422"></a>00422     <span class="keywordtype">unsigned</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>)
<a name="l00423"></a>00423         ? tid : <a class="code" href="classMipsISA_1_1ISA.html#af471640ae38ef1919db3165954418565">getVPENum</a>(tid);
<a name="l00424"></a>00424     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;Reading CP0 Register:%u Select:%u (%s) (%lx).\n&quot;</span>,
<a name="l00425"></a>00425             misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">miscRegNames</a>[misc_reg],
<a name="l00426"></a>00426             <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[misc_reg][reg_sel]);
<a name="l00427"></a>00427     <span class="keywordflow">return</span> <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[misc_reg][reg_sel];
<a name="l00428"></a>00428 }
<a name="l00429"></a>00429 
<a name="l00430"></a>00430 <span class="comment">//@TODO: MIPS MT&apos;s register view automatically connects</span>
<a name="l00431"></a>00431 <span class="comment">//       Status to TCStatus depending on current thread</span>
<a name="l00432"></a>00432 <span class="comment">//template &lt;class TC&gt;</span>
<a name="l00433"></a>00433 <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a>
<a name="l00434"></a><a class="code" href="classMipsISA_1_1ISA.html#a14f67cf57e0c7e94269f6de896a59412">00434</a> <a class="code" href="classMipsISA_1_1ISA.html#a14f67cf57e0c7e94269f6de896a59412">ISA::readMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>,  <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid)
<a name="l00435"></a>00435 {
<a name="l00436"></a>00436     <span class="keywordtype">unsigned</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>)
<a name="l00437"></a>00437         ? tid : <a class="code" href="classMipsISA_1_1ISA.html#af471640ae38ef1919db3165954418565">getVPENum</a>(tid);
<a name="l00438"></a>00438     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,
<a name="l00439"></a>00439             <span class="stringliteral">&quot;Reading CP0 Register:%u Select:%u (%s) with effect (%lx).\n&quot;</span>,
<a name="l00440"></a>00440             misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">miscRegNames</a>[misc_reg],
<a name="l00441"></a>00441             <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[misc_reg][reg_sel]);
<a name="l00442"></a>00442 
<a name="l00443"></a>00443     <span class="keywordflow">return</span> <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[misc_reg][reg_sel];
<a name="l00444"></a>00444 }
<a name="l00445"></a>00445 
<a name="l00446"></a>00446 <span class="keywordtype">void</span>
<a name="l00447"></a><a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">00447</a> <a class="code" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">ISA::setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid)
<a name="l00448"></a>00448 {
<a name="l00449"></a>00449     <span class="keywordtype">unsigned</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>)
<a name="l00450"></a>00450         ? tid : <a class="code" href="classMipsISA_1_1ISA.html#af471640ae38ef1919db3165954418565">getVPENum</a>(tid);
<a name="l00451"></a>00451     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,
<a name="l00452"></a>00452             <span class="stringliteral">&quot;[tid:%i]: Setting (direct set) CP0 Register:%u &quot;</span>
<a name="l00453"></a>00453             <span class="stringliteral">&quot;Select:%u (%s) to %#x.\n&quot;</span>,
<a name="l00454"></a>00454             tid, misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">miscRegNames</a>[misc_reg], val);
<a name="l00455"></a>00455 
<a name="l00456"></a>00456     <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[misc_reg][reg_sel] = val;
<a name="l00457"></a>00457 }
<a name="l00458"></a>00458 
<a name="l00459"></a>00459 <span class="keywordtype">void</span>
<a name="l00460"></a><a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">00460</a> <a class="code" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">ISA::setRegMask</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid)
<a name="l00461"></a>00461 {
<a name="l00462"></a>00462     <span class="keywordtype">unsigned</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>)
<a name="l00463"></a>00463         ? tid : <a class="code" href="classMipsISA_1_1ISA.html#af471640ae38ef1919db3165954418565">getVPENum</a>(tid);
<a name="l00464"></a>00464     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,
<a name="l00465"></a>00465             <span class="stringliteral">&quot;[tid:%i]: Setting CP0 Register: %u Select: %u (%s) to %#x\n&quot;</span>,
<a name="l00466"></a>00466             tid, misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">miscRegNames</a>[misc_reg], val);
<a name="l00467"></a>00467     <a class="code" href="classMipsISA_1_1ISA.html#a090acdaef8cc55704c8283610c6ccde6">miscRegFile_WriteMask</a>[misc_reg][reg_sel] = val;
<a name="l00468"></a>00468 }
<a name="l00469"></a>00469 
<a name="l00470"></a>00470 <span class="comment">// PROGRAMMER&apos;S NOTES:</span>
<a name="l00471"></a>00471 <span class="comment">// (1) Some CP0 Registers have fields that cannot</span>
<a name="l00472"></a>00472 <span class="comment">// be overwritten. Make sure to handle those particular registers</span>
<a name="l00473"></a>00473 <span class="comment">// with care!</span>
<a name="l00474"></a>00474 <span class="keywordtype">void</span>
<a name="l00475"></a><a class="code" href="classMipsISA_1_1ISA.html#a3e5efc45d8f23190afa50b5ecb276bde">00475</a> <a class="code" href="classMipsISA_1_1ISA.html#a3e5efc45d8f23190afa50b5ecb276bde">ISA::setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>,
<a name="l00476"></a>00476                     <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid)
<a name="l00477"></a>00477 {
<a name="l00478"></a>00478     <span class="keywordtype">int</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>)
<a name="l00479"></a>00479         ? tid : <a class="code" href="classMipsISA_1_1ISA.html#af471640ae38ef1919db3165954418565">getVPENum</a>(tid);
<a name="l00480"></a>00480 
<a name="l00481"></a>00481     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,
<a name="l00482"></a>00482             <span class="stringliteral">&quot;[tid:%i]: Setting CP0 Register:%u &quot;</span>
<a name="l00483"></a>00483             <span class="stringliteral">&quot;Select:%u (%s) to %#x, with effect.\n&quot;</span>,
<a name="l00484"></a>00484             tid, misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">miscRegNames</a>[misc_reg], val);
<a name="l00485"></a>00485 
<a name="l00486"></a>00486     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> cp0_val = <a class="code" href="classMipsISA_1_1ISA.html#a23a18cf1e2d4fa4b345fd04c77f6bbf6" title="This method doesn&amp;#39;t need to adjust the Control Register Offset since it has already...">filterCP0Write</a>(misc_reg, reg_sel, val);
<a name="l00487"></a>00487 
<a name="l00488"></a>00488     <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[misc_reg][reg_sel] = cp0_val;
<a name="l00489"></a>00489 
<a name="l00490"></a>00490     <a class="code" href="classMipsISA_1_1ISA.html#a72de1b2d4318e40b8770ffb08b5b14b9">scheduleCP0Update</a>(tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>(), <a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a>(1));
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 
<a name="l00498"></a>00498 <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a>
<a name="l00499"></a><a class="code" href="classMipsISA_1_1ISA.html#a23a18cf1e2d4fa4b345fd04c77f6bbf6">00499</a> <a class="code" href="classMipsISA_1_1ISA.html#a23a18cf1e2d4fa4b345fd04c77f6bbf6" title="This method doesn&amp;#39;t need to adjust the Control Register Offset since it has already...">ISA::filterCP0Write</a>(<span class="keywordtype">int</span> misc_reg, <span class="keywordtype">int</span> reg_sel, <span class="keyword">const</span> <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00500"></a>00500 {
<a name="l00501"></a>00501     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> retVal = val;
<a name="l00502"></a>00502 
<a name="l00503"></a>00503     <span class="comment">// Mask off read-only regions</span>
<a name="l00504"></a>00504     retVal &amp;= <a class="code" href="classMipsISA_1_1ISA.html#a090acdaef8cc55704c8283610c6ccde6">miscRegFile_WriteMask</a>[misc_reg][reg_sel];
<a name="l00505"></a>00505     <a class="code" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> curVal = <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[misc_reg][reg_sel];
<a name="l00506"></a>00506     <span class="comment">// Mask off current alue with inverse mask (clear writeable bits)</span>
<a name="l00507"></a>00507     curVal &amp;= (~<a class="code" href="classMipsISA_1_1ISA.html#a090acdaef8cc55704c8283610c6ccde6">miscRegFile_WriteMask</a>[misc_reg][reg_sel]);
<a name="l00508"></a>00508     retVal |= curVal; <span class="comment">// Combine the two</span>
<a name="l00509"></a>00509     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,
<a name="l00510"></a>00510             <span class="stringliteral">&quot;filterCP0Write: Mask: %lx, Inverse Mask: %lx, write Val: %x, &quot;</span>
<a name="l00511"></a>00511             <span class="stringliteral">&quot;current val: %lx, written val: %x\n&quot;</span>,
<a name="l00512"></a>00512             <a class="code" href="classMipsISA_1_1ISA.html#a090acdaef8cc55704c8283610c6ccde6">miscRegFile_WriteMask</a>[misc_reg][reg_sel],
<a name="l00513"></a>00513             ~<a class="code" href="classMipsISA_1_1ISA.html#a090acdaef8cc55704c8283610c6ccde6">miscRegFile_WriteMask</a>[misc_reg][reg_sel],
<a name="l00514"></a>00514             val, <a class="code" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a>[misc_reg][reg_sel], retVal);
<a name="l00515"></a>00515     <span class="keywordflow">return</span> retVal;
<a name="l00516"></a>00516 }
<a name="l00517"></a>00517 
<a name="l00518"></a>00518 <span class="keywordtype">void</span>
<a name="l00519"></a><a class="code" href="classMipsISA_1_1ISA.html#a72de1b2d4318e40b8770ffb08b5b14b9">00519</a> <a class="code" href="classMipsISA_1_1ISA.html#a72de1b2d4318e40b8770ffb08b5b14b9">ISA::scheduleCP0Update</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu, <a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a> delay)
<a name="l00520"></a>00520 {
<a name="l00521"></a>00521     <span class="keywordflow">if</span> (!<a class="code" href="classMipsISA_1_1ISA.html#a6c2e3c3624c45b9fe135895cfede7ad4">cp0Updated</a>) {
<a name="l00522"></a>00522         <a class="code" href="classMipsISA_1_1ISA.html#a6c2e3c3624c45b9fe135895cfede7ad4">cp0Updated</a> = <span class="keyword">true</span>;
<a name="l00523"></a>00523 
<a name="l00524"></a>00524         <span class="comment">//schedule UPDATE</span>
<a name="l00525"></a>00525         <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html">CP0Event</a> *cp0_event = <span class="keyword">new</span> <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html">CP0Event</a>(<span class="keyword">this</span>, cpu, <a class="code" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6">UpdateCP0</a>);
<a name="l00526"></a>00526         cpu-&gt;schedule(cp0_event, cpu-&gt;clockEdge(delay));
<a name="l00527"></a>00527     }
<a name="l00528"></a>00528 }
<a name="l00529"></a>00529 
<a name="l00530"></a>00530 <span class="keywordtype">void</span>
<a name="l00531"></a><a class="code" href="classMipsISA_1_1ISA.html#aa00abcf7855bfa5f6b87a19855f47a5e">00531</a> <a class="code" href="classMipsISA_1_1ISA.html#aa00abcf7855bfa5f6b87a19855f47a5e">ISA::updateCPU</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu)
<a name="l00532"></a>00532 {
<a name="l00534"></a>00534     <span class="comment">//</span>
<a name="l00535"></a>00535     <span class="comment">// EVALUATE CP0 STATE FOR MIPS MT</span>
<a name="l00536"></a>00536     <span class="comment">//</span>
<a name="l00538"></a>00538 <span class="comment"></span>    MVPConf0Reg mvpConf0 = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab8d041e0cb4d4da1c3e753301c70cf04">MISCREG_MVP_CONF0</a>);
<a name="l00539"></a>00539     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> num_threads = mvpConf0.ptc + 1;
<a name="l00540"></a>00540 
<a name="l00541"></a>00541     <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = 0; tid &lt; num_threads; tid++) {
<a name="l00542"></a>00542         TCStatusReg tcStatus = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>, tid);
<a name="l00543"></a>00543         TCHaltReg tcHalt = <a class="code" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59">MISCREG_TC_HALT</a>, tid);
<a name="l00544"></a>00544 
<a name="l00545"></a>00545         <span class="comment">//@todo: add vpe/mt check here thru mvpcontrol &amp; vpecontrol regs</span>
<a name="l00546"></a>00546         <span class="keywordflow">if</span> (tcHalt.h == 1 || tcStatus.a == 0)  {
<a name="l00547"></a>00547             <a class="code" href="namespaceMipsISA.html#ac2c0442e41906190eb8a864f8b5474a2">haltThread</a>(cpu-&gt;getContext(tid));
<a name="l00548"></a>00548         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tcHalt.h == 0 &amp;&amp; tcStatus.a == 1) {
<a name="l00549"></a>00549             <a class="code" href="namespaceMipsISA.html#aac3e4ff636cc6361ac3dd1a7fcd8a291">restoreThread</a>(cpu-&gt;getContext(tid));
<a name="l00550"></a>00550         }
<a name="l00551"></a>00551     }
<a name="l00552"></a>00552 
<a name="l00553"></a>00553     num_threads = mvpConf0.ptc + 1;
<a name="l00554"></a>00554 
<a name="l00555"></a>00555     <span class="comment">// Toggle update flag after we finished updating</span>
<a name="l00556"></a>00556     <a class="code" href="classMipsISA_1_1ISA.html#a6c2e3c3624c45b9fe135895cfede7ad4">cp0Updated</a> = <span class="keyword">false</span>;
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 
<a name="l00559"></a><a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a143973802943d0c4bbeefee6cd2a6898">00559</a> <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a143973802943d0c4bbeefee6cd2a6898" title="Constructs a CP0 event.">ISA::CP0Event::CP0Event</a>(<a class="code" href="classMipsISA_1_1ISA.html">CP0</a> *_cp0, <a class="code" href="classBaseCPU.html">BaseCPU</a> *_cpu, <a class="code" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5">CP0EventType</a> e_type)
<a name="l00560"></a>00560     : <a class="code" href="classEvent.html">Event</a>(CPU_Tick_Pri), <a class="code" href="namespaceArmISA.html#adaf371c9e03f8de368e4284bce7d4192">cp0</a>(_cp0), cpu(_cpu), cp0EventType(e_type)
<a name="l00561"></a>00561 {  }
<a name="l00562"></a>00562 
<a name="l00563"></a>00563 <span class="keywordtype">void</span>
<a name="l00564"></a><a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a4bb2b1d55c01676fc7cbae9bf2ab3e9a">00564</a> <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a4bb2b1d55c01676fc7cbae9bf2ab3e9a" title="Process this event.">ISA::CP0Event::process</a>()
<a name="l00565"></a>00565 {
<a name="l00566"></a>00566     <span class="keywordflow">switch</span> (<a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a472f4ce93ddad0273dd3ae03c8170e4c">cp0EventType</a>)
<a name="l00567"></a>00567     {
<a name="l00568"></a>00568       <span class="keywordflow">case</span> <a class="code" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6">UpdateCP0</a>:
<a name="l00569"></a>00569         <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a16d4b522c80d1e8131e9dea2b312fd8a">cp0</a>-&gt;<a class="code" href="classMipsISA_1_1ISA.html#aa00abcf7855bfa5f6b87a19855f47a5e">updateCPU</a>(<a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#aa71d666cb70595e58e01abcf78ff9272">cpu</a>);
<a name="l00570"></a>00570         <span class="keywordflow">break</span>;
<a name="l00571"></a>00571     }
<a name="l00572"></a>00572 }
<a name="l00573"></a>00573 
<a name="l00574"></a>00574 <span class="keyword">const</span> <span class="keywordtype">char</span> *
<a name="l00575"></a><a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#ac488f4a26caf77ced3727af5a1a113ee">00575</a> <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#ac488f4a26caf77ced3727af5a1a113ee" title="Returns the description of this event.">ISA::CP0Event::description</a>()<span class="keyword"> const</span>
<a name="l00576"></a>00576 <span class="keyword"></span>{
<a name="l00577"></a>00577     <span class="keywordflow">return</span> <span class="stringliteral">&quot;Coprocessor-0 event&quot;</span>;
<a name="l00578"></a>00578 }
<a name="l00579"></a>00579 
<a name="l00580"></a>00580 <span class="keywordtype">void</span>
<a name="l00581"></a><a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#ae35465a900bb00d6ba500cfeb5d14b05">00581</a> <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#ae35465a900bb00d6ba500cfeb5d14b05" title="Schedule This Event.">ISA::CP0Event::scheduleEvent</a>(<a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a> delay)
<a name="l00582"></a>00582 {
<a name="l00583"></a>00583     <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#aa71d666cb70595e58e01abcf78ff9272">cpu</a>-&gt;reschedule(<span class="keyword">this</span>, <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#aa71d666cb70595e58e01abcf78ff9272">cpu</a>-&gt;clockEdge(delay), <span class="keyword">true</span>);
<a name="l00584"></a>00584 }
<a name="l00585"></a>00585 
<a name="l00586"></a>00586 <span class="keywordtype">void</span>
<a name="l00587"></a><a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a063b07553f9affbfa1fc45508cca7791">00587</a> <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a063b07553f9affbfa1fc45508cca7791" title="Unschedule This Event.">ISA::CP0Event::unscheduleEvent</a>()
<a name="l00588"></a>00588 {
<a name="l00589"></a>00589     <span class="keywordflow">if</span> (<a class="code" href="classEvent.html#a36bdc2ee73215ed7670a7bfc0f25ab8b" title="Determine if the current event is scheduled.">scheduled</a>())
<a name="l00590"></a>00590         <a class="code" href="classEvent.html#a91707c0c1d479ac987d1ec416406cb3f" title="Squash the current event.">squash</a>();
<a name="l00591"></a>00591 }
<a name="l00592"></a>00592 
<a name="l00593"></a>00593 }
<a name="l00594"></a>00594 
<a name="l00595"></a>00595 <a class="code" href="classMipsISA_1_1ISA.html">MipsISA::ISA</a> *
<a name="l00596"></a>00596 MipsISAParams::create()
<a name="l00597"></a>00597 {
<a name="l00598"></a>00598     <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classMipsISA_1_1ISA.html#adf3fa2f49430995cdf238ad5eea7e36c">MipsISA::ISA</a>(<span class="keyword">this</span>);
<a name="l00599"></a>00599 }
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:05 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
