{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702830671493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702830671501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 13:31:11 2023 " "Processing started: Sun Dec 17 13:31:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702830671501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830671501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830671501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702830672022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702830672022 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Processor.v " "Can't analyze file -- file Processor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702830682037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leand/ufba/trab_pcid/processador-pcid/stack/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leand/ufba/trab_pcid/processador-pcid/stack/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../stack/stack.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702830682044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leand/ufba/trab_pcid/processador-pcid/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leand/ufba/trab_pcid/processador-pcid/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702830682049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682049 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu.v(165) " "Verilog HDL information at cpu.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702830682054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "op_ALU OP_ALU cpu.v(26) " "Verilog HDL Declaration information at cpu.v(26): object \"op_ALU\" differs only in case from object \"OP_ALU\" in the same scope" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702830682054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET cpu.v(8) " "Verilog HDL Declaration information at cpu.v(8): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702830682054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leand/ufba/trab_pcid/processador-pcid/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leand/ufba/trab_pcid/processador-pcid/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702830682055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702830682059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702830682122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst\"" {  } { { "Processor.bdf" "inst" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 160 592 1088 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702830682124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu.v(201) " "Verilog HDL assignment warning at cpu.v(201): truncated value with size 32 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702830682126 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(241) " "Verilog HDL assignment warning at cpu.v(241): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(360) " "Verilog HDL assignment warning at cpu.v(360): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(377) " "Verilog HDL assignment warning at cpu.v(377): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(394) " "Verilog HDL assignment warning at cpu.v(394): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(410) " "Verilog HDL assignment warning at cpu.v(410): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(426) " "Verilog HDL assignment warning at cpu.v(426): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(441) " "Verilog HDL assignment warning at cpu.v(441): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu.v(454) " "Verilog HDL assignment warning at cpu.v(454): truncated value with size 32 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcounter_next cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"pcounter_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Temp1 cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"Temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Temp2 cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"Temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TOS cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"TOS\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_push_operations cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_push_operations\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_pop_operations cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_pop_operations\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_data_in_operations cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_data_in_operations\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_push_subroutines cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_push_subroutines\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_pop_subroutines cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_pop_subroutines\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_data_in_subroutines cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_data_in_subroutines\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operand_a cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"operand_a\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operand_b cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"operand_b\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_ALU cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"op_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_data_out cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"memory_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_memory_inst cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"address_memory_inst\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data_enable cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"write_data_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_enable cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"read_data_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_memory_data cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"address_memory_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[0\] cpu.v(165) " "Inferred latch for \"address_memory_data\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[1\] cpu.v(165) " "Inferred latch for \"address_memory_data\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[2\] cpu.v(165) " "Inferred latch for \"address_memory_data\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[3\] cpu.v(165) " "Inferred latch for \"address_memory_data\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[4\] cpu.v(165) " "Inferred latch for \"address_memory_data\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_enable cpu.v(165) " "Inferred latch for \"read_data_enable\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682127 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_enable cpu.v(165) " "Inferred latch for \"write_data_enable\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[0\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[1\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[2\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[3\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[4\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[0\] cpu.v(165) " "Inferred latch for \"memory_data_out\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[1\] cpu.v(165) " "Inferred latch for \"memory_data_out\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[2\] cpu.v(165) " "Inferred latch for \"memory_data_out\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[3\] cpu.v(165) " "Inferred latch for \"memory_data_out\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[4\] cpu.v(165) " "Inferred latch for \"memory_data_out\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[5\] cpu.v(165) " "Inferred latch for \"memory_data_out\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[6\] cpu.v(165) " "Inferred latch for \"memory_data_out\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[7\] cpu.v(165) " "Inferred latch for \"memory_data_out\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[8\] cpu.v(165) " "Inferred latch for \"memory_data_out\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[9\] cpu.v(165) " "Inferred latch for \"memory_data_out\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[10\] cpu.v(165) " "Inferred latch for \"memory_data_out\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[11\] cpu.v(165) " "Inferred latch for \"memory_data_out\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[12\] cpu.v(165) " "Inferred latch for \"memory_data_out\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[13\] cpu.v(165) " "Inferred latch for \"memory_data_out\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[14\] cpu.v(165) " "Inferred latch for \"memory_data_out\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[15\] cpu.v(165) " "Inferred latch for \"memory_data_out\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[0\] cpu.v(165) " "Inferred latch for \"op_ALU\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[1\] cpu.v(165) " "Inferred latch for \"op_ALU\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[2\] cpu.v(165) " "Inferred latch for \"op_ALU\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[3\] cpu.v(165) " "Inferred latch for \"op_ALU\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[4\] cpu.v(165) " "Inferred latch for \"op_ALU\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[0\] cpu.v(165) " "Inferred latch for \"operand_b\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[1\] cpu.v(165) " "Inferred latch for \"operand_b\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[2\] cpu.v(165) " "Inferred latch for \"operand_b\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[3\] cpu.v(165) " "Inferred latch for \"operand_b\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[4\] cpu.v(165) " "Inferred latch for \"operand_b\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[5\] cpu.v(165) " "Inferred latch for \"operand_b\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[6\] cpu.v(165) " "Inferred latch for \"operand_b\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[7\] cpu.v(165) " "Inferred latch for \"operand_b\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[8\] cpu.v(165) " "Inferred latch for \"operand_b\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[9\] cpu.v(165) " "Inferred latch for \"operand_b\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[10\] cpu.v(165) " "Inferred latch for \"operand_b\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682128 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[11\] cpu.v(165) " "Inferred latch for \"operand_b\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[12\] cpu.v(165) " "Inferred latch for \"operand_b\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[13\] cpu.v(165) " "Inferred latch for \"operand_b\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[14\] cpu.v(165) " "Inferred latch for \"operand_b\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[15\] cpu.v(165) " "Inferred latch for \"operand_b\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[0\] cpu.v(165) " "Inferred latch for \"operand_a\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[1\] cpu.v(165) " "Inferred latch for \"operand_a\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[2\] cpu.v(165) " "Inferred latch for \"operand_a\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[3\] cpu.v(165) " "Inferred latch for \"operand_a\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[4\] cpu.v(165) " "Inferred latch for \"operand_a\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[5\] cpu.v(165) " "Inferred latch for \"operand_a\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[6\] cpu.v(165) " "Inferred latch for \"operand_a\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[7\] cpu.v(165) " "Inferred latch for \"operand_a\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[8\] cpu.v(165) " "Inferred latch for \"operand_a\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[9\] cpu.v(165) " "Inferred latch for \"operand_a\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[10\] cpu.v(165) " "Inferred latch for \"operand_a\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[11\] cpu.v(165) " "Inferred latch for \"operand_a\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[12\] cpu.v(165) " "Inferred latch for \"operand_a\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[13\] cpu.v(165) " "Inferred latch for \"operand_a\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[14\] cpu.v(165) " "Inferred latch for \"operand_a\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[15\] cpu.v(165) " "Inferred latch for \"operand_a\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[0\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[1\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[2\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[3\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[4\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[5\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[6\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[7\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[8\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[9\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[10\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[11\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[12\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[13\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[14\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[15\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pop_subroutines cpu.v(165) " "Inferred latch for \"stack_pop_subroutines\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_push_subroutines cpu.v(165) " "Inferred latch for \"stack_push_subroutines\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[0\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[1\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[2\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682129 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[3\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[4\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[5\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[6\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[7\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[8\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[9\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[10\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[11\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[12\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[13\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[14\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[15\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pop_operations cpu.v(165) " "Inferred latch for \"stack_pop_operations\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_push_operations cpu.v(165) " "Inferred latch for \"stack_push_operations\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[0\] cpu.v(165) " "Inferred latch for \"TOS\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[1\] cpu.v(165) " "Inferred latch for \"TOS\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[2\] cpu.v(165) " "Inferred latch for \"TOS\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[3\] cpu.v(165) " "Inferred latch for \"TOS\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[4\] cpu.v(165) " "Inferred latch for \"TOS\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[5\] cpu.v(165) " "Inferred latch for \"TOS\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[6\] cpu.v(165) " "Inferred latch for \"TOS\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[7\] cpu.v(165) " "Inferred latch for \"TOS\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[8\] cpu.v(165) " "Inferred latch for \"TOS\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[9\] cpu.v(165) " "Inferred latch for \"TOS\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[10\] cpu.v(165) " "Inferred latch for \"TOS\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[11\] cpu.v(165) " "Inferred latch for \"TOS\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[12\] cpu.v(165) " "Inferred latch for \"TOS\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[13\] cpu.v(165) " "Inferred latch for \"TOS\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[14\] cpu.v(165) " "Inferred latch for \"TOS\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[15\] cpu.v(165) " "Inferred latch for \"TOS\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[0\] cpu.v(165) " "Inferred latch for \"Temp2\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[1\] cpu.v(165) " "Inferred latch for \"Temp2\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[2\] cpu.v(165) " "Inferred latch for \"Temp2\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[3\] cpu.v(165) " "Inferred latch for \"Temp2\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[4\] cpu.v(165) " "Inferred latch for \"Temp2\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[5\] cpu.v(165) " "Inferred latch for \"Temp2\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[6\] cpu.v(165) " "Inferred latch for \"Temp2\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[7\] cpu.v(165) " "Inferred latch for \"Temp2\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[8\] cpu.v(165) " "Inferred latch for \"Temp2\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[9\] cpu.v(165) " "Inferred latch for \"Temp2\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[10\] cpu.v(165) " "Inferred latch for \"Temp2\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682130 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[11\] cpu.v(165) " "Inferred latch for \"Temp2\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[12\] cpu.v(165) " "Inferred latch for \"Temp2\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[13\] cpu.v(165) " "Inferred latch for \"Temp2\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[14\] cpu.v(165) " "Inferred latch for \"Temp2\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[15\] cpu.v(165) " "Inferred latch for \"Temp2\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[0\] cpu.v(165) " "Inferred latch for \"Temp1\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[1\] cpu.v(165) " "Inferred latch for \"Temp1\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[2\] cpu.v(165) " "Inferred latch for \"Temp1\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[3\] cpu.v(165) " "Inferred latch for \"Temp1\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[4\] cpu.v(165) " "Inferred latch for \"Temp1\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[5\] cpu.v(165) " "Inferred latch for \"Temp1\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[6\] cpu.v(165) " "Inferred latch for \"Temp1\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[7\] cpu.v(165) " "Inferred latch for \"Temp1\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[8\] cpu.v(165) " "Inferred latch for \"Temp1\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[9\] cpu.v(165) " "Inferred latch for \"Temp1\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[10\] cpu.v(165) " "Inferred latch for \"Temp1\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[11\] cpu.v(165) " "Inferred latch for \"Temp1\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[12\] cpu.v(165) " "Inferred latch for \"Temp1\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[13\] cpu.v(165) " "Inferred latch for \"Temp1\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[14\] cpu.v(165) " "Inferred latch for \"Temp1\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[15\] cpu.v(165) " "Inferred latch for \"Temp1\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[0\] cpu.v(165) " "Inferred latch for \"pcounter_next\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[1\] cpu.v(165) " "Inferred latch for \"pcounter_next\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[2\] cpu.v(165) " "Inferred latch for \"pcounter_next\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[3\] cpu.v(165) " "Inferred latch for \"pcounter_next\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[4\] cpu.v(165) " "Inferred latch for \"pcounter_next\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682131 "|Processor|cpu:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:stack_operations " "Elaborating entity \"stack\" for hierarchy \"stack:stack_operations\"" {  } { { "Processor.bdf" "stack_operations" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { -144 56 400 0 "stack_operations" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702830682133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 stack.v(41) " "Verilog HDL assignment warning at stack.v(41): truncated value with size 32 to match size of target (10)" {  } { { "../stack/stack.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702830682134 "|Processor|stack:stack_operations"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 stack.v(44) " "Verilog HDL assignment warning at stack.v(44): truncated value with size 32 to match size of target (10)" {  } { { "../stack/stack.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702830682134 "|Processor|stack:stack_operations"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "Processor.bdf" "Alu" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 504 1624 1968 616 "Alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702830682137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(60) " "Verilog HDL assignment warning at alu.v(60): truncated value with size 32 to match size of target (16)" {  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702830682139 "|Processor|alu:Alu"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "stack:stack_operations\|stack " "RAM logic \"stack:stack_operations\|stack\" is uninferred due to asynchronous read logic" {  } { { "../stack/stack.v" "stack" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1702830682417 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "stack:stack_subroutines\|stack " "RAM logic \"stack:stack_subroutines\|stack\" is uninferred due to inappropriate RAM size" {  } { { "../stack/stack.v" "stack" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1702830682417 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1702830682417 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:Alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:Alu\|Mult0\"" {  } { { "../alu/alu.v" "Mult0" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702830682590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:Alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:Alu\|Div0\"" {  } { { "../alu/alu.v" "Div0" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702830682590 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702830682590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:Alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:Alu\|lpm_mult:Mult0\"" {  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702830682643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:Alu\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:Alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682643 ""}  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702830682643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702830682687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:Alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:Alu\|lpm_divide:Div0\"" {  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702830682723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:Alu\|lpm_divide:Div0 " "Instantiated megafunction \"alu:Alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702830682723 ""}  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702830682723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702830682766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702830682782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702830682812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702830682864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702830682911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830682911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|write_data_enable " "Latch cpu:inst\|write_data_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.ENABLE_WRITE_DATA " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.ENABLE_WRITE_DATA" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683221 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[0\] " "Latch cpu:inst\|Temp1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683221 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[1\] " "Latch cpu:inst\|Temp1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683221 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[2\] " "Latch cpu:inst\|Temp1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683221 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[3\] " "Latch cpu:inst\|Temp1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683221 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[4\] " "Latch cpu:inst\|Temp1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683221 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[5\] " "Latch cpu:inst\|Temp1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683221 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[6\] " "Latch cpu:inst\|Temp1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[7\] " "Latch cpu:inst\|Temp1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[8\] " "Latch cpu:inst\|Temp1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[9\] " "Latch cpu:inst\|Temp1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[10\] " "Latch cpu:inst\|Temp1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[11\] " "Latch cpu:inst\|Temp1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[12\] " "Latch cpu:inst\|Temp1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[13\] " "Latch cpu:inst\|Temp1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[14\] " "Latch cpu:inst\|Temp1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[15\] " "Latch cpu:inst\|Temp1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|pcounter_next\[4\] " "Latch cpu:inst\|pcounter_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.RESET " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.RESET" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|pcounter_next\[3\] " "Latch cpu:inst\|pcounter_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.RESET " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.RESET" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|pcounter_next\[2\] " "Latch cpu:inst\|pcounter_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.RESET " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.RESET" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|pcounter_next\[1\] " "Latch cpu:inst\|pcounter_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.RESET " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.RESET" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|pcounter_next\[0\] " "Latch cpu:inst\|pcounter_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.RESET " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.RESET" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|TOS\[4\] " "Latch cpu:inst\|TOS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_SUBROUTINE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_SUBROUTINE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|TOS\[3\] " "Latch cpu:inst\|TOS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_SUBROUTINE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_SUBROUTINE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683222 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|TOS\[2\] " "Latch cpu:inst\|TOS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_SUBROUTINE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_SUBROUTINE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|TOS\[1\] " "Latch cpu:inst\|TOS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_SUBROUTINE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_SUBROUTINE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|TOS\[0\] " "Latch cpu:inst\|TOS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_SUBROUTINE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_SUBROUTINE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_push_operations " "Latch cpu:inst\|stack_push_operations has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_pop_operations " "Latch cpu:inst\|stack_pop_operations has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[0\] " "Latch cpu:inst\|stack_data_in_operations\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[1\] " "Latch cpu:inst\|stack_data_in_operations\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[2\] " "Latch cpu:inst\|stack_data_in_operations\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[3\] " "Latch cpu:inst\|stack_data_in_operations\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[4\] " "Latch cpu:inst\|stack_data_in_operations\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[5\] " "Latch cpu:inst\|stack_data_in_operations\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[6\] " "Latch cpu:inst\|stack_data_in_operations\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[7\] " "Latch cpu:inst\|stack_data_in_operations\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[8\] " "Latch cpu:inst\|stack_data_in_operations\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[9\] " "Latch cpu:inst\|stack_data_in_operations\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[10\] " "Latch cpu:inst\|stack_data_in_operations\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[11\] " "Latch cpu:inst\|stack_data_in_operations\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_OP_RESULT " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_OP_RESULT" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[12\] " "Latch cpu:inst\|stack_data_in_operations\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_OP_RESULT " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_OP_RESULT" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[13\] " "Latch cpu:inst\|stack_data_in_operations\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_OP_RESULT " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_OP_RESULT" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[14\] " "Latch cpu:inst\|stack_data_in_operations\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_OP_RESULT " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_OP_RESULT" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683223 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[15\] " "Latch cpu:inst\|stack_data_in_operations\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_OP_RESULT " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_OP_RESULT" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_push_subroutines " "Latch cpu:inst\|stack_push_subroutines has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_pop_subroutines " "Latch cpu:inst\|stack_pop_subroutines has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|op_ALU\[4\] " "Latch cpu:inst\|op_ALU\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|op_ALU\[0\] " "Latch cpu:inst\|op_ALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|op_ALU\[3\] " "Latch cpu:inst\|op_ALU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[0\] " "Latch cpu:inst\|operand_b\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[0\] " "Latch cpu:inst\|operand_a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|op_ALU\[1\] " "Latch cpu:inst\|op_ALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[1\] " "Latch cpu:inst\|operand_b\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[1\] " "Latch cpu:inst\|operand_a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[2\] " "Latch cpu:inst\|operand_b\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[2\] " "Latch cpu:inst\|operand_a\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[3\] " "Latch cpu:inst\|operand_b\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[3\] " "Latch cpu:inst\|operand_a\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[4\] " "Latch cpu:inst\|operand_b\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683225 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[4\] " "Latch cpu:inst\|operand_a\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[5\] " "Latch cpu:inst\|operand_b\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[5\] " "Latch cpu:inst\|operand_a\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[6\] " "Latch cpu:inst\|operand_b\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[6\] " "Latch cpu:inst\|operand_a\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[7\] " "Latch cpu:inst\|operand_b\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[7\] " "Latch cpu:inst\|operand_a\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[8\] " "Latch cpu:inst\|operand_b\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[8\] " "Latch cpu:inst\|operand_a\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[9\] " "Latch cpu:inst\|operand_b\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[9\] " "Latch cpu:inst\|operand_a\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[10\] " "Latch cpu:inst\|operand_b\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[10\] " "Latch cpu:inst\|operand_a\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[11\] " "Latch cpu:inst\|operand_b\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[11\] " "Latch cpu:inst\|operand_a\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[12\] " "Latch cpu:inst\|operand_b\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[12\] " "Latch cpu:inst\|operand_a\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683226 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[13\] " "Latch cpu:inst\|operand_b\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[13\] " "Latch cpu:inst\|operand_a\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[14\] " "Latch cpu:inst\|operand_b\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[14\] " "Latch cpu:inst\|operand_a\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[15\] " "Latch cpu:inst\|operand_b\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[15\] " "Latch cpu:inst\|operand_a\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|op_ALU\[2\] " "Latch cpu:inst\|op_ALU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[4\] " "Latch cpu:inst\|stack_data_in_subroutines\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[3\] " "Latch cpu:inst\|stack_data_in_subroutines\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[2\] " "Latch cpu:inst\|stack_data_in_subroutines\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[1\] " "Latch cpu:inst\|stack_data_in_subroutines\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[0\] " "Latch cpu:inst\|stack_data_in_subroutines\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[0\] " "Latch cpu:inst\|Temp2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[1\] " "Latch cpu:inst\|Temp2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[2\] " "Latch cpu:inst\|Temp2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[3\] " "Latch cpu:inst\|Temp2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[4\] " "Latch cpu:inst\|Temp2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683227 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[5\] " "Latch cpu:inst\|Temp2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683228 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[6\] " "Latch cpu:inst\|Temp2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683228 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[7\] " "Latch cpu:inst\|Temp2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683228 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[8\] " "Latch cpu:inst\|Temp2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683228 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[9\] " "Latch cpu:inst\|Temp2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683228 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[10\] " "Latch cpu:inst\|Temp2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683228 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[11\] " "Latch cpu:inst\|Temp2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683228 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[12\] " "Latch cpu:inst\|Temp2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683228 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[13\] " "Latch cpu:inst\|Temp2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683228 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[14\] " "Latch cpu:inst\|Temp2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683228 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[15\] " "Latch cpu:inst\|Temp2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702830683228 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702830683228 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_enable VCC " "Pin \"read_data_enable\" is stuck at VCC" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 216 1528 1710 232 "read_data_enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|read_data_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[15\] GND " "Pin \"memory_data_out\[15\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[14\] GND " "Pin \"memory_data_out\[14\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[13\] GND " "Pin \"memory_data_out\[13\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[12\] GND " "Pin \"memory_data_out\[12\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[11\] GND " "Pin \"memory_data_out\[11\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[10\] GND " "Pin \"memory_data_out\[10\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[9\] GND " "Pin \"memory_data_out\[9\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[8\] GND " "Pin \"memory_data_out\[8\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[7\] GND " "Pin \"memory_data_out\[7\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[6\] GND " "Pin \"memory_data_out\[6\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[5\] GND " "Pin \"memory_data_out\[5\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[4\] GND " "Pin \"memory_data_out\[4\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[3\] GND " "Pin \"memory_data_out\[3\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[2\] GND " "Pin \"memory_data_out\[2\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[1\] GND " "Pin \"memory_data_out\[1\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[0\] GND " "Pin \"memory_data_out\[0\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702830683859 "|Processor|memory_data_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702830683859 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702830683966 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702830685099 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830685172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702830685325 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702830685325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1345 " "Implemented 1345 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702830685428 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702830685428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1281 " "Implemented 1281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702830685428 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1702830685428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702830685428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 260 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 260 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702830685457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 13:31:25 2023 " "Processing ended: Sun Dec 17 13:31:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702830685457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702830685457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702830685457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702830685457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702830686634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702830686642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 13:31:26 2023 " "Processing started: Sun Dec 17 13:31:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702830686642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702830686642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702830686642 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702830686773 ""}
{ "Info" "0" "" "Project  = Processor" {  } {  } 0 0 "Project  = Processor" 0 0 "Fitter" 0 0 1702830686773 ""}
{ "Info" "0" "" "Revision = Processor" {  } {  } 0 0 "Revision = Processor" 0 0 "Fitter" 0 0 1702830686773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702830686840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702830686841 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702830686853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702830686919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702830686920 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702830687220 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702830687226 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702830687456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702830687456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702830687456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702830687456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702830687456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702830687456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702830687456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702830687456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702830687456 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702830687456 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 2241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702830687460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 2243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702830687460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 2245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702830687460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 2247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702830687460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 2249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702830687460 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702830687460 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702830687462 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "No exact pin location assignment(s) for 62 pins of 62 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702830688328 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "115 " "The Timing Analyzer is analyzing 115 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702830688584 ""}
{ "Info" "ISTA_SDC_FOUND" "Processor.out.sdc " "Reading SDC File: 'Processor.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1702830688585 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.OP_ALU " "Node: cpu:inst\|state.OP_ALU was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|operand_b\[1\] cpu:inst\|state.OP_ALU " "Latch cpu:inst\|operand_b\[1\] is being clocked by cpu:inst\|state.OP_ALU" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830688606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1702830688606 "|Processor|cpu:inst|state.OP_ALU"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.GET_TEMP1 " "Node: cpu:inst\|state.GET_TEMP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|Temp1\[1\] cpu:inst\|state.GET_TEMP1 " "Latch cpu:inst\|Temp1\[1\] is being clocked by cpu:inst\|state.GET_TEMP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830688606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1702830688606 "|Processor|cpu:inst|state.GET_TEMP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.ENABLE_WRITE_DATA " "Node: cpu:inst\|state.ENABLE_WRITE_DATA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|TOS\[4\] cpu:inst\|state.ENABLE_WRITE_DATA " "Latch cpu:inst\|TOS\[4\] is being clocked by cpu:inst\|state.ENABLE_WRITE_DATA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830688606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1702830688606 "|Processor|cpu:inst|state.ENABLE_WRITE_DATA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.000000 " "Node: cpu:inst\|state.000000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|address_memory_inst\[4\] cpu:inst\|state.000000 " "Latch cpu:inst\|address_memory_inst\[4\] is being clocked by cpu:inst\|state.000000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830688606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1702830688606 "|Processor|cpu:inst|state.000000"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1702830688613 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702830688613 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702830688613 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          clk " "  10.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702830688613 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cpu:inst\|state.GET_TEMP2 " "   1.000 cpu:inst\|state.GET_TEMP2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702830688613 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 instruction\[11\] " "   1.000 instruction\[11\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702830688613 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702830688613 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702830688718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.000000 " "Destination node cpu:inst\|state.000000" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702830688718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.DECODE " "Destination node cpu:inst\|state.DECODE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702830688718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.ENABLE_WRITE_DATA " "Destination node cpu:inst\|state.ENABLE_WRITE_DATA" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702830688718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.PCOUNTER_INC " "Destination node cpu:inst\|state.PCOUNTER_INC" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702830688718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.PUSH_OP_RESULT " "Destination node cpu:inst\|state.PUSH_OP_RESULT" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702830688718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.PUSH_M " "Destination node cpu:inst\|state.PUSH_M" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702830688718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.CMP_IF_LE " "Destination node cpu:inst\|state.CMP_IF_LE" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702830688718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.CMP_IF_EQ " "Destination node cpu:inst\|state.CMP_IF_EQ" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702830688718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.CMP_IF_GT " "Destination node cpu:inst\|state.CMP_IF_GT" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702830688718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state.CMP_IF_LT " "Destination node cpu:inst\|state.CMP_IF_LT" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702830688718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1702830688718 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702830688718 ""}  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.bdf" { { 184 -448 -280 200 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 2214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702830688718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|WideOr20~0  " "Automatically promoted node cpu:inst\|WideOr20~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702830688718 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 2107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702830688718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|Selector107~1  " "Automatically promoted node cpu:inst\|Selector107~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702830688718 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 1826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702830688718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|WideOr10~0  " "Automatically promoted node cpu:inst\|WideOr10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702830688718 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 2151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702830688718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|address_memory_data\[4\]~0  " "Automatically promoted node cpu:inst\|address_memory_data\[4\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702830688718 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702830688718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|Selector164~3  " "Automatically promoted node cpu:inst\|Selector164~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702830688719 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 1101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702830688719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|Selector73~1  " "Automatically promoted node cpu:inst\|Selector73~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702830688719 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 2145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702830688719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|state.000000  " "Automatically promoted node cpu:inst\|state.000000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702830688719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|state~48 " "Destination node cpu:inst\|state~48" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702830688719 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702830688719 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702830688719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|WideOr11~0  " "Automatically promoted node cpu:inst\|WideOr11~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702830688719 ""}  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702830688719 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702830688992 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702830688993 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702830688993 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702830688994 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702830688996 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702830688998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702830689045 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702830689046 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702830689046 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "61 unused 2.5V 33 28 0 " "Number of I/O pins in group: 61 (unused VREF, 2.5V VCCIO, 33 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702830689050 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702830689050 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702830689050 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702830689051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702830689051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702830689051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702830689051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702830689051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702830689051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702830689051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702830689051 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1702830689051 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702830689051 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702830689268 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702830689272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702830691080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702830691337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702830691375 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702830702452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702830702452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702830702816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702830706544 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702830706544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702830710289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702830710289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702830710293 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.10 " "Total time spent on timing analysis during the Fitter is 1.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702830710424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702830710440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702830710748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702830710749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702830710993 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702830711665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/output_files/Processor.fit.smsg " "Generated suppressed messages file C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/output_files/Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702830712248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6720 " "Peak virtual memory: 6720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702830712657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 13:31:52 2023 " "Processing ended: Sun Dec 17 13:31:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702830712657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702830712657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702830712657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702830712657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702830713676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702830713684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 13:31:53 2023 " "Processing started: Sun Dec 17 13:31:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702830713684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702830713684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702830713684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702830714008 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702830716202 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702830716285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702830716553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 13:31:56 2023 " "Processing ended: Sun Dec 17 13:31:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702830716553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702830716553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702830716553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702830716553 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702830719810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702830720398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702830720407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 13:32:00 2023 " "Processing started: Sun Dec 17 13:32:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702830720407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702830720407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702830720407 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702830720543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702830720827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702830720827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702830720905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702830720905 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "115 " "The Timing Analyzer is analyzing 115 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702830721306 ""}
{ "Info" "ISTA_SDC_FOUND" "Processor.out.sdc " "Reading SDC File: 'Processor.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1702830721334 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.GET_TEMP1 " "Node: cpu:inst\|state.GET_TEMP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|Temp1\[15\] cpu:inst\|state.GET_TEMP1 " "Latch cpu:inst\|Temp1\[15\] is being clocked by cpu:inst\|state.GET_TEMP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830721344 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702830721344 "|Processor|cpu:inst|state.GET_TEMP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.OP_ALU " "Node: cpu:inst\|state.OP_ALU was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|operand_b\[0\] cpu:inst\|state.OP_ALU " "Latch cpu:inst\|operand_b\[0\] is being clocked by cpu:inst\|state.OP_ALU" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830721344 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702830721344 "|Processor|cpu:inst|state.OP_ALU"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.ENABLE_WRITE_DATA " "Node: cpu:inst\|state.ENABLE_WRITE_DATA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|TOS\[4\] cpu:inst\|state.ENABLE_WRITE_DATA " "Latch cpu:inst\|TOS\[4\] is being clocked by cpu:inst\|state.ENABLE_WRITE_DATA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830721344 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702830721344 "|Processor|cpu:inst|state.ENABLE_WRITE_DATA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.000000 " "Node: cpu:inst\|state.000000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|address_memory_inst\[4\] cpu:inst\|state.000000 " "Latch cpu:inst\|address_memory_inst\[4\] is being clocked by cpu:inst\|state.000000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830721345 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702830721345 "|Processor|cpu:inst|state.000000"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702830721349 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702830721360 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702830721406 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702830721406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.545 " "Worst-case setup slack is -5.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.545           -1226.579 clk  " "   -5.545           -1226.579 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.735             -43.854 cpu:inst\|state.GET_TEMP2  " "   -4.735             -43.854 cpu:inst\|state.GET_TEMP2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.340             -97.185 instruction\[11\]  " "   -4.340             -97.185 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702830721408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.751 " "Worst-case hold slack is -0.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751              -1.568 instruction\[11\]  " "   -0.751              -1.568 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clk  " "    0.383               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 cpu:inst\|state.GET_TEMP2  " "    0.385               0.000 cpu:inst\|state.GET_TEMP2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702830721414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702830721417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702830721421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.328 instruction\[11\]  " "   -3.000             -64.328 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 cpu:inst\|state.GET_TEMP2  " "    0.416               0.000 cpu:inst\|state.GET_TEMP2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.700               0.000 clk  " "    4.700               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702830721424 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702830721500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702830721522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702830721789 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.GET_TEMP1 " "Node: cpu:inst\|state.GET_TEMP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|Temp1\[15\] cpu:inst\|state.GET_TEMP1 " "Latch cpu:inst\|Temp1\[15\] is being clocked by cpu:inst\|state.GET_TEMP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830721861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702830721861 "|Processor|cpu:inst|state.GET_TEMP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.OP_ALU " "Node: cpu:inst\|state.OP_ALU was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|operand_b\[0\] cpu:inst\|state.OP_ALU " "Latch cpu:inst\|operand_b\[0\] is being clocked by cpu:inst\|state.OP_ALU" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830721861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702830721861 "|Processor|cpu:inst|state.OP_ALU"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.ENABLE_WRITE_DATA " "Node: cpu:inst\|state.ENABLE_WRITE_DATA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|TOS\[4\] cpu:inst\|state.ENABLE_WRITE_DATA " "Latch cpu:inst\|TOS\[4\] is being clocked by cpu:inst\|state.ENABLE_WRITE_DATA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830721861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702830721861 "|Processor|cpu:inst|state.ENABLE_WRITE_DATA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.000000 " "Node: cpu:inst\|state.000000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|address_memory_inst\[4\] cpu:inst\|state.000000 " "Latch cpu:inst\|address_memory_inst\[4\] is being clocked by cpu:inst\|state.000000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830721861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702830721861 "|Processor|cpu:inst|state.000000"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702830721878 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702830721878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.915 " "Worst-case setup slack is -4.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.915           -1090.568 clk  " "   -4.915           -1090.568 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.311             -41.696 cpu:inst\|state.GET_TEMP2  " "   -4.311             -41.696 cpu:inst\|state.GET_TEMP2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.194             -92.787 instruction\[11\]  " "   -4.194             -92.787 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702830721881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.614 " "Worst-case hold slack is -0.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -1.195 instruction\[11\]  " "   -0.614              -1.195 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 clk  " "    0.336               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 cpu:inst\|state.GET_TEMP2  " "    0.378               0.000 cpu:inst\|state.GET_TEMP2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702830721890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702830721895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702830721900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.271 instruction\[11\]  " "   -3.000             -54.271 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 cpu:inst\|state.GET_TEMP2  " "    0.346               0.000 cpu:inst\|state.GET_TEMP2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.653               0.000 clk  " "    4.653               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830721906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702830721906 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702830721992 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.GET_TEMP1 " "Node: cpu:inst\|state.GET_TEMP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|Temp1\[15\] cpu:inst\|state.GET_TEMP1 " "Latch cpu:inst\|Temp1\[15\] is being clocked by cpu:inst\|state.GET_TEMP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830722074 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702830722074 "|Processor|cpu:inst|state.GET_TEMP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.OP_ALU " "Node: cpu:inst\|state.OP_ALU was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|operand_b\[0\] cpu:inst\|state.OP_ALU " "Latch cpu:inst\|operand_b\[0\] is being clocked by cpu:inst\|state.OP_ALU" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830722074 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702830722074 "|Processor|cpu:inst|state.OP_ALU"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.ENABLE_WRITE_DATA " "Node: cpu:inst\|state.ENABLE_WRITE_DATA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|TOS\[4\] cpu:inst\|state.ENABLE_WRITE_DATA " "Latch cpu:inst\|TOS\[4\] is being clocked by cpu:inst\|state.ENABLE_WRITE_DATA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830722074 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702830722074 "|Processor|cpu:inst|state.ENABLE_WRITE_DATA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:inst\|state.000000 " "Node: cpu:inst\|state.000000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:inst\|address_memory_inst\[4\] cpu:inst\|state.000000 " "Latch cpu:inst\|address_memory_inst\[4\] is being clocked by cpu:inst\|state.000000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702830722074 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702830722074 "|Processor|cpu:inst|state.000000"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702830722081 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702830722081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.922 " "Worst-case setup slack is -2.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.922            -601.279 clk  " "   -2.922            -601.279 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.140             -18.097 cpu:inst\|state.GET_TEMP2  " "   -2.140             -18.097 cpu:inst\|state.GET_TEMP2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.636             -35.734 instruction\[11\]  " "   -1.636             -35.734 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702830722085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.594 " "Worst-case hold slack is -0.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594              -1.679 instruction\[11\]  " "   -0.594              -1.679 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clk  " "    0.172               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 cpu:inst\|state.GET_TEMP2  " "    0.245               0.000 cpu:inst\|state.GET_TEMP2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702830722095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702830722101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702830722107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.480 instruction\[11\]  " "   -3.000             -30.480 instruction\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 cpu:inst\|state.GET_TEMP2  " "    0.335               0.000 cpu:inst\|state.GET_TEMP2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.408               0.000 clk  " "    4.408               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702830722112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702830722112 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702830722512 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702830722513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702830722609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 13:32:02 2023 " "Processing ended: Sun Dec 17 13:32:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702830722609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702830722609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702830722609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702830722609 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 287 s " "Quartus Prime Full Compilation was successful. 0 errors, 287 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702830723316 ""}
