$date
	Wed May  7 18:23:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clk_divider_tb $end
$var wire 1 ! clk_div8 $end
$var wire 1 " clk_div4 $end
$var wire 1 # clk_div2 $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 # clk_div2 $end
$var reg 1 " clk_div4 $end
$var reg 1 ! clk_div8 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#5
1!
1"
1#
0%
1$
#10
0$
#15
0#
1$
#20
0$
#25
0"
1#
1$
#30
0$
#35
0#
1$
#40
0$
#45
0!
1"
1#
1$
#50
0$
#55
0#
1$
#60
0$
#65
0"
1#
1$
#70
0$
#75
0#
1$
#80
0$
#85
1!
1"
1#
1$
#90
0$
#95
0#
1$
#100
0$
#105
0"
1#
1$
#110
0$
#115
0#
1$
#120
0$
#125
0!
1"
1#
1$
#130
0$
#135
0#
1$
#140
0$
#145
0"
1#
1$
#150
0$
#155
0#
1$
#160
0$
#165
1!
1"
1#
1$
#170
0$
#175
0#
1$
#180
0$
#185
0"
1#
1$
#190
0$
#195
0#
1$
#200
0$
#205
0!
1"
1#
1$
