$date
	Tue Sep  6 09:07:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module exercise1a_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module test $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1%
#20
1!
0%
1$
#30
1%
#40
0%
0$
1#
#50
1%
#60
0%
1$
#70
1%
#80
0!
0%
0$
0#
1"
#90
1%
#100
1!
0%
1$
#110
1%
#120
0%
0$
1#
#130
0!
1%
#140
0%
1$
#150
1!
1%
#160
