FIRRTL version 1.2.0
circuit GPIO :
  module GPIO :
    input clock : Clock
    input reset : UInt<1>
    input io_apb_PSEL : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    input io_apb_PENABLE : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    input io_apb_PWRITE : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    input io_apb_PADDR : UInt<32> @[src/main/scala/GPIO.scala 13:14]
    input io_apb_PWDATA : UInt<32> @[src/main/scala/GPIO.scala 13:14]
    output io_apb_PRDATA : UInt<32> @[src/main/scala/GPIO.scala 13:14]
    output io_apb_PREADY : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    output io_apb_PSLVERR : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    input io_pins_gpioInput : UInt<32> @[src/main/scala/GPIO.scala 13:14]
    output io_pins_gpioOutput : UInt<32> @[src/main/scala/GPIO.scala 13:14]
    output io_pins_gpioOutputEnable : UInt<32> @[src/main/scala/GPIO.scala 13:14]

    reg regs_DIRECTION : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_DIRECTION) @[src/main/scala/GPIO.scala 353:26]
    reg regs_OUTPUT : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_OUTPUT) @[src/main/scala/GPIO.scala 354:23]
    reg regs_INPUT : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_INPUT) @[src/main/scala/GPIO.scala 355:22]
    reg regs_MODE : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_MODE) @[src/main/scala/GPIO.scala 356:21]
    reg regs_ATOMIC_OPERATION : UInt<4>, clock with :
      reset => (UInt<1>("h0"), regs_ATOMIC_OPERATION) @[src/main/scala/GPIO.scala 359:33]
    reg regs_ATOMIC_MASK : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_ATOMIC_MASK) @[src/main/scala/GPIO.scala 360:28]
    reg regs_ATOMIC_SET : UInt<1>, clock with :
      reset => (UInt<1>("h0"), regs_ATOMIC_SET) @[src/main/scala/GPIO.scala 361:27]
    reg regs_virtualPortOutput : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regs_virtualPortOutput) @[src/main/scala/GPIO.scala 365:34]
    reg regs_virtualToPhysicalMap_0 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 368:12]
    reg regs_virtualToPhysicalMap_1 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_1) @[src/main/scala/GPIO.scala 368:12]
    reg regs_virtualToPhysicalMap_2 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_2) @[src/main/scala/GPIO.scala 368:12]
    reg regs_virtualToPhysicalMap_3 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_3) @[src/main/scala/GPIO.scala 368:12]
    reg regs_virtualToPhysicalMap_4 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_4) @[src/main/scala/GPIO.scala 368:12]
    reg regs_virtualToPhysicalMap_5 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_5) @[src/main/scala/GPIO.scala 368:12]
    reg regs_virtualToPhysicalMap_6 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_6) @[src/main/scala/GPIO.scala 368:12]
    reg regs_virtualToPhysicalMap_7 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_7) @[src/main/scala/GPIO.scala 368:12]
    reg regs_virtualPortEnable : UInt<1>, clock with :
      reset => (UInt<1>("h0"), regs_virtualPortEnable) @[src/main/scala/GPIO.scala 370:34]
    node _virtualPortOutputs_0_T = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 30:27]
    node _virtualPortOutputs_1_T = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 30:27]
    node _virtualPortOutputs_2_T = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 30:27]
    node _virtualPortOutputs_3_T = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 30:27]
    node _virtualPortOutputs_4_T = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 30:27]
    node _virtualPortOutputs_5_T = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 30:27]
    node _virtualPortOutputs_6_T = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 30:27]
    node _virtualPortOutputs_7_T = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 30:27]
    reg found : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_0_T = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 37:40]
    node _T = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_1 = eq(found, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_2 = eq(regs_virtualToPhysicalMap_0, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:53]
    node _T_3 = and(_T_1, _T_2) @[src/main/scala/GPIO.scala 43:21]
    node _T_4 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 46:30]
    node _T_5 = eq(_T_4, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_0_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_0_T_2 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_0_T_3 = or(_combinedOutputVec_0_T_1, _combinedOutputVec_0_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_1 = bits(io_pins_gpioInput, 0, 0) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_0 = mux(_T_5, _combinedOutputVec_0_T_3, _combinedOutputVec_0_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1 = mux(_T_5, _virtualPortOutputs_0_T, _virtualPortOutputs_0_T_1) @[src/main/scala/GPIO.scala 46:43 29:62 49:35]
    node _GEN_2 = mux(_T_3, _GEN_0, _combinedOutputVec_0_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_3 = mux(_T_3, _GEN_1, _virtualPortOutputs_0_T) @[src/main/scala/GPIO.scala 29:62 43:62]
    node _GEN_4 = mux(_T_3, UInt<1>("h1"), found) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_6 = eq(found, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_7 = eq(regs_virtualToPhysicalMap_1, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:53]
    node _T_8 = and(_T_6, _T_7) @[src/main/scala/GPIO.scala 43:21]
    node _T_9 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 46:30]
    node _T_10 = eq(_T_9, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_0_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_0_T_5 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_0_T_6 = or(_combinedOutputVec_0_T_4, _combinedOutputVec_0_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_1 = bits(io_pins_gpioInput, 0, 0) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_5 = mux(_T_10, _combinedOutputVec_0_T_6, _GEN_2) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_6 = mux(_T_10, _virtualPortOutputs_1_T, _virtualPortOutputs_1_T_1) @[src/main/scala/GPIO.scala 46:43 29:62 49:35]
    node _GEN_7 = mux(_T_8, _GEN_5, _GEN_2) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_8 = mux(_T_8, _GEN_6, _virtualPortOutputs_1_T) @[src/main/scala/GPIO.scala 29:62 43:62]
    node _GEN_9 = mux(_T_8, UInt<1>("h1"), _GEN_4) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_11 = eq(found, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_12 = eq(regs_virtualToPhysicalMap_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:53]
    node _T_13 = and(_T_11, _T_12) @[src/main/scala/GPIO.scala 43:21]
    node _T_14 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 46:30]
    node _T_15 = eq(_T_14, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_0_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_0_T_8 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_0_T_9 = or(_combinedOutputVec_0_T_7, _combinedOutputVec_0_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_1 = bits(io_pins_gpioInput, 0, 0) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_10 = mux(_T_15, _combinedOutputVec_0_T_9, _GEN_7) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_11 = mux(_T_15, _virtualPortOutputs_2_T, _virtualPortOutputs_2_T_1) @[src/main/scala/GPIO.scala 46:43 29:62 49:35]
    node _GEN_12 = mux(_T_13, _GEN_10, _GEN_7) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_13 = mux(_T_13, _GEN_11, _virtualPortOutputs_2_T) @[src/main/scala/GPIO.scala 29:62 43:62]
    node _GEN_14 = mux(_T_13, UInt<1>("h1"), _GEN_9) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_16 = eq(found, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_17 = eq(regs_virtualToPhysicalMap_3, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:53]
    node _T_18 = and(_T_16, _T_17) @[src/main/scala/GPIO.scala 43:21]
    node _T_19 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 46:30]
    node _T_20 = eq(_T_19, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_0_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_0_T_11 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_0_T_12 = or(_combinedOutputVec_0_T_10, _combinedOutputVec_0_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_1 = bits(io_pins_gpioInput, 0, 0) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_15 = mux(_T_20, _combinedOutputVec_0_T_12, _GEN_12) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_16 = mux(_T_20, _virtualPortOutputs_3_T, _virtualPortOutputs_3_T_1) @[src/main/scala/GPIO.scala 46:43 29:62 49:35]
    node _GEN_17 = mux(_T_18, _GEN_15, _GEN_12) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_18 = mux(_T_18, _GEN_16, _virtualPortOutputs_3_T) @[src/main/scala/GPIO.scala 29:62 43:62]
    node _GEN_19 = mux(_T_18, UInt<1>("h1"), _GEN_14) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_21 = eq(found, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_22 = eq(regs_virtualToPhysicalMap_4, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:53]
    node _T_23 = and(_T_21, _T_22) @[src/main/scala/GPIO.scala 43:21]
    node _T_24 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 46:30]
    node _T_25 = eq(_T_24, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_0_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_0_T_14 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_0_T_15 = or(_combinedOutputVec_0_T_13, _combinedOutputVec_0_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_1 = bits(io_pins_gpioInput, 0, 0) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_20 = mux(_T_25, _combinedOutputVec_0_T_15, _GEN_17) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_21 = mux(_T_25, _virtualPortOutputs_4_T, _virtualPortOutputs_4_T_1) @[src/main/scala/GPIO.scala 46:43 29:62 49:35]
    node _GEN_22 = mux(_T_23, _GEN_20, _GEN_17) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_23 = mux(_T_23, _GEN_21, _virtualPortOutputs_4_T) @[src/main/scala/GPIO.scala 29:62 43:62]
    node _GEN_24 = mux(_T_23, UInt<1>("h1"), _GEN_19) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_26 = eq(found, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_27 = eq(regs_virtualToPhysicalMap_5, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:53]
    node _T_28 = and(_T_26, _T_27) @[src/main/scala/GPIO.scala 43:21]
    node _T_29 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 46:30]
    node _T_30 = eq(_T_29, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_0_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_0_T_17 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_0_T_18 = or(_combinedOutputVec_0_T_16, _combinedOutputVec_0_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_1 = bits(io_pins_gpioInput, 0, 0) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_25 = mux(_T_30, _combinedOutputVec_0_T_18, _GEN_22) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_26 = mux(_T_30, _virtualPortOutputs_5_T, _virtualPortOutputs_5_T_1) @[src/main/scala/GPIO.scala 46:43 29:62 49:35]
    node _GEN_27 = mux(_T_28, _GEN_25, _GEN_22) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_28 = mux(_T_28, _GEN_26, _virtualPortOutputs_5_T) @[src/main/scala/GPIO.scala 29:62 43:62]
    node _GEN_29 = mux(_T_28, UInt<1>("h1"), _GEN_24) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_31 = eq(found, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_32 = eq(regs_virtualToPhysicalMap_6, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:53]
    node _T_33 = and(_T_31, _T_32) @[src/main/scala/GPIO.scala 43:21]
    node _T_34 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 46:30]
    node _T_35 = eq(_T_34, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_0_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_0_T_20 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_0_T_21 = or(_combinedOutputVec_0_T_19, _combinedOutputVec_0_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_1 = bits(io_pins_gpioInput, 0, 0) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_30 = mux(_T_35, _combinedOutputVec_0_T_21, _GEN_27) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_31 = mux(_T_35, _virtualPortOutputs_6_T, _virtualPortOutputs_6_T_1) @[src/main/scala/GPIO.scala 46:43 29:62 49:35]
    node _GEN_32 = mux(_T_33, _GEN_30, _GEN_27) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_33 = mux(_T_33, _GEN_31, _virtualPortOutputs_6_T) @[src/main/scala/GPIO.scala 29:62 43:62]
    node _GEN_34 = mux(_T_33, UInt<1>("h1"), _GEN_29) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_36 = eq(found, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_37 = eq(regs_virtualToPhysicalMap_7, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:53]
    node _T_38 = and(_T_36, _T_37) @[src/main/scala/GPIO.scala 43:21]
    node _T_39 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 46:30]
    node _T_40 = eq(_T_39, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_0_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_0_T_23 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_0_T_24 = or(_combinedOutputVec_0_T_22, _combinedOutputVec_0_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_1 = bits(io_pins_gpioInput, 0, 0) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_35 = mux(_T_40, _combinedOutputVec_0_T_24, _GEN_32) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_36 = mux(_T_40, _virtualPortOutputs_7_T, _virtualPortOutputs_7_T_1) @[src/main/scala/GPIO.scala 46:43 29:62 49:35]
    node _GEN_37 = mux(_T_38, _GEN_35, _GEN_32) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_38 = mux(_T_38, _GEN_36, _virtualPortOutputs_7_T) @[src/main/scala/GPIO.scala 29:62 43:62]
    node _GEN_39 = mux(_T_38, UInt<1>("h1"), _GEN_34) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_40 = mux(_T, _GEN_37, _combinedOutputVec_0_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_41 = mux(_T, _GEN_3, _virtualPortOutputs_0_T) @[src/main/scala/GPIO.scala 40:42 29:62]
    node _GEN_42 = mux(_T, _GEN_39, found) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_43 = mux(_T, _GEN_8, _virtualPortOutputs_1_T) @[src/main/scala/GPIO.scala 40:42 29:62]
    node _GEN_44 = mux(_T, _GEN_13, _virtualPortOutputs_2_T) @[src/main/scala/GPIO.scala 40:42 29:62]
    node _GEN_45 = mux(_T, _GEN_18, _virtualPortOutputs_3_T) @[src/main/scala/GPIO.scala 40:42 29:62]
    node _GEN_46 = mux(_T, _GEN_23, _virtualPortOutputs_4_T) @[src/main/scala/GPIO.scala 40:42 29:62]
    node _GEN_47 = mux(_T, _GEN_28, _virtualPortOutputs_5_T) @[src/main/scala/GPIO.scala 40:42 29:62]
    node _GEN_48 = mux(_T, _GEN_33, _virtualPortOutputs_6_T) @[src/main/scala/GPIO.scala 40:42 29:62]
    node _GEN_49 = mux(_T, _GEN_38, _virtualPortOutputs_7_T) @[src/main/scala/GPIO.scala 40:42 29:62]
    reg found_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_1) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_1_T = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 37:40]
    node _T_41 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_42 = eq(found_1, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_43 = eq(regs_virtualToPhysicalMap_0, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:53]
    node _T_44 = and(_T_42, _T_43) @[src/main/scala/GPIO.scala 43:21]
    node _T_45 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 46:30]
    node _T_46 = eq(_T_45, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_1_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_1_T_2 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_1_T_3 = or(_combinedOutputVec_1_T_1, _combinedOutputVec_1_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_2 = bits(io_pins_gpioInput, 1, 1) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_50 = mux(_T_46, _combinedOutputVec_1_T_3, _combinedOutputVec_1_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_51 = mux(_T_46, _GEN_41, _virtualPortOutputs_0_T_2) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_52 = mux(_T_44, _GEN_50, _combinedOutputVec_1_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_53 = mux(_T_44, _GEN_51, _GEN_41) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_54 = mux(_T_44, UInt<1>("h1"), found_1) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_47 = eq(found_1, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_48 = eq(regs_virtualToPhysicalMap_1, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:53]
    node _T_49 = and(_T_47, _T_48) @[src/main/scala/GPIO.scala 43:21]
    node _T_50 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 46:30]
    node _T_51 = eq(_T_50, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_1_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_1_T_5 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_1_T_6 = or(_combinedOutputVec_1_T_4, _combinedOutputVec_1_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_2 = bits(io_pins_gpioInput, 1, 1) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_55 = mux(_T_51, _combinedOutputVec_1_T_6, _GEN_52) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_56 = mux(_T_51, _GEN_43, _virtualPortOutputs_1_T_2) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_57 = mux(_T_49, _GEN_55, _GEN_52) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_58 = mux(_T_49, _GEN_56, _GEN_43) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_59 = mux(_T_49, UInt<1>("h1"), _GEN_54) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_52 = eq(found_1, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_53 = eq(regs_virtualToPhysicalMap_2, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:53]
    node _T_54 = and(_T_52, _T_53) @[src/main/scala/GPIO.scala 43:21]
    node _T_55 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 46:30]
    node _T_56 = eq(_T_55, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_1_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_1_T_8 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_1_T_9 = or(_combinedOutputVec_1_T_7, _combinedOutputVec_1_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_2 = bits(io_pins_gpioInput, 1, 1) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_60 = mux(_T_56, _combinedOutputVec_1_T_9, _GEN_57) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_61 = mux(_T_56, _GEN_44, _virtualPortOutputs_2_T_2) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_62 = mux(_T_54, _GEN_60, _GEN_57) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_63 = mux(_T_54, _GEN_61, _GEN_44) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_64 = mux(_T_54, UInt<1>("h1"), _GEN_59) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_57 = eq(found_1, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_58 = eq(regs_virtualToPhysicalMap_3, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:53]
    node _T_59 = and(_T_57, _T_58) @[src/main/scala/GPIO.scala 43:21]
    node _T_60 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 46:30]
    node _T_61 = eq(_T_60, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_1_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_1_T_11 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_1_T_12 = or(_combinedOutputVec_1_T_10, _combinedOutputVec_1_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_2 = bits(io_pins_gpioInput, 1, 1) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_65 = mux(_T_61, _combinedOutputVec_1_T_12, _GEN_62) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_66 = mux(_T_61, _GEN_45, _virtualPortOutputs_3_T_2) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_67 = mux(_T_59, _GEN_65, _GEN_62) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_68 = mux(_T_59, _GEN_66, _GEN_45) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_69 = mux(_T_59, UInt<1>("h1"), _GEN_64) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_62 = eq(found_1, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_63 = eq(regs_virtualToPhysicalMap_4, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:53]
    node _T_64 = and(_T_62, _T_63) @[src/main/scala/GPIO.scala 43:21]
    node _T_65 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 46:30]
    node _T_66 = eq(_T_65, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_1_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_1_T_14 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_1_T_15 = or(_combinedOutputVec_1_T_13, _combinedOutputVec_1_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_2 = bits(io_pins_gpioInput, 1, 1) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_70 = mux(_T_66, _combinedOutputVec_1_T_15, _GEN_67) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_71 = mux(_T_66, _GEN_46, _virtualPortOutputs_4_T_2) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_72 = mux(_T_64, _GEN_70, _GEN_67) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_73 = mux(_T_64, _GEN_71, _GEN_46) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_74 = mux(_T_64, UInt<1>("h1"), _GEN_69) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_67 = eq(found_1, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_68 = eq(regs_virtualToPhysicalMap_5, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:53]
    node _T_69 = and(_T_67, _T_68) @[src/main/scala/GPIO.scala 43:21]
    node _T_70 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 46:30]
    node _T_71 = eq(_T_70, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_1_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_1_T_17 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_1_T_18 = or(_combinedOutputVec_1_T_16, _combinedOutputVec_1_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_2 = bits(io_pins_gpioInput, 1, 1) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_75 = mux(_T_71, _combinedOutputVec_1_T_18, _GEN_72) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_76 = mux(_T_71, _GEN_47, _virtualPortOutputs_5_T_2) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_77 = mux(_T_69, _GEN_75, _GEN_72) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_78 = mux(_T_69, _GEN_76, _GEN_47) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_79 = mux(_T_69, UInt<1>("h1"), _GEN_74) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_72 = eq(found_1, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_73 = eq(regs_virtualToPhysicalMap_6, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:53]
    node _T_74 = and(_T_72, _T_73) @[src/main/scala/GPIO.scala 43:21]
    node _T_75 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 46:30]
    node _T_76 = eq(_T_75, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_1_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_1_T_20 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_1_T_21 = or(_combinedOutputVec_1_T_19, _combinedOutputVec_1_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_2 = bits(io_pins_gpioInput, 1, 1) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_80 = mux(_T_76, _combinedOutputVec_1_T_21, _GEN_77) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_81 = mux(_T_76, _GEN_48, _virtualPortOutputs_6_T_2) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_82 = mux(_T_74, _GEN_80, _GEN_77) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_83 = mux(_T_74, _GEN_81, _GEN_48) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_84 = mux(_T_74, UInt<1>("h1"), _GEN_79) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_77 = eq(found_1, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_78 = eq(regs_virtualToPhysicalMap_7, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:53]
    node _T_79 = and(_T_77, _T_78) @[src/main/scala/GPIO.scala 43:21]
    node _T_80 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 46:30]
    node _T_81 = eq(_T_80, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_1_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_1_T_23 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_1_T_24 = or(_combinedOutputVec_1_T_22, _combinedOutputVec_1_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_2 = bits(io_pins_gpioInput, 1, 1) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_85 = mux(_T_81, _combinedOutputVec_1_T_24, _GEN_82) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_86 = mux(_T_81, _GEN_49, _virtualPortOutputs_7_T_2) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_87 = mux(_T_79, _GEN_85, _GEN_82) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_88 = mux(_T_79, _GEN_86, _GEN_49) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_89 = mux(_T_79, UInt<1>("h1"), _GEN_84) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_90 = mux(_T_41, _GEN_87, _combinedOutputVec_1_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_91 = mux(_T_41, _GEN_53, _GEN_41) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_92 = mux(_T_41, _GEN_89, found_1) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_93 = mux(_T_41, _GEN_58, _GEN_43) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_94 = mux(_T_41, _GEN_63, _GEN_44) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_95 = mux(_T_41, _GEN_68, _GEN_45) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_96 = mux(_T_41, _GEN_73, _GEN_46) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_97 = mux(_T_41, _GEN_78, _GEN_47) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_98 = mux(_T_41, _GEN_83, _GEN_48) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_99 = mux(_T_41, _GEN_88, _GEN_49) @[src/main/scala/GPIO.scala 40:42]
    reg found_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_2) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_2_T = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 37:40]
    node _T_82 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_83 = eq(found_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_84 = eq(regs_virtualToPhysicalMap_0, UInt<2>("h2")) @[src/main/scala/GPIO.scala 43:53]
    node _T_85 = and(_T_83, _T_84) @[src/main/scala/GPIO.scala 43:21]
    node _T_86 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 46:30]
    node _T_87 = eq(_T_86, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_2_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_2_T_2 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_2_T_3 = or(_combinedOutputVec_2_T_1, _combinedOutputVec_2_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_3 = bits(io_pins_gpioInput, 2, 2) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_100 = mux(_T_87, _combinedOutputVec_2_T_3, _combinedOutputVec_2_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_101 = mux(_T_87, _GEN_91, _virtualPortOutputs_0_T_3) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_102 = mux(_T_85, _GEN_100, _combinedOutputVec_2_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_103 = mux(_T_85, _GEN_101, _GEN_91) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_104 = mux(_T_85, UInt<1>("h1"), found_2) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_88 = eq(found_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_89 = eq(regs_virtualToPhysicalMap_1, UInt<2>("h2")) @[src/main/scala/GPIO.scala 43:53]
    node _T_90 = and(_T_88, _T_89) @[src/main/scala/GPIO.scala 43:21]
    node _T_91 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 46:30]
    node _T_92 = eq(_T_91, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_2_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_2_T_5 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_2_T_6 = or(_combinedOutputVec_2_T_4, _combinedOutputVec_2_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_3 = bits(io_pins_gpioInput, 2, 2) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_105 = mux(_T_92, _combinedOutputVec_2_T_6, _GEN_102) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_106 = mux(_T_92, _GEN_93, _virtualPortOutputs_1_T_3) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_107 = mux(_T_90, _GEN_105, _GEN_102) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_108 = mux(_T_90, _GEN_106, _GEN_93) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_109 = mux(_T_90, UInt<1>("h1"), _GEN_104) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_93 = eq(found_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_94 = eq(regs_virtualToPhysicalMap_2, UInt<2>("h2")) @[src/main/scala/GPIO.scala 43:53]
    node _T_95 = and(_T_93, _T_94) @[src/main/scala/GPIO.scala 43:21]
    node _T_96 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 46:30]
    node _T_97 = eq(_T_96, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_2_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_2_T_8 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_2_T_9 = or(_combinedOutputVec_2_T_7, _combinedOutputVec_2_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_3 = bits(io_pins_gpioInput, 2, 2) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_110 = mux(_T_97, _combinedOutputVec_2_T_9, _GEN_107) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_111 = mux(_T_97, _GEN_94, _virtualPortOutputs_2_T_3) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_112 = mux(_T_95, _GEN_110, _GEN_107) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_113 = mux(_T_95, _GEN_111, _GEN_94) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_114 = mux(_T_95, UInt<1>("h1"), _GEN_109) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_98 = eq(found_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_99 = eq(regs_virtualToPhysicalMap_3, UInt<2>("h2")) @[src/main/scala/GPIO.scala 43:53]
    node _T_100 = and(_T_98, _T_99) @[src/main/scala/GPIO.scala 43:21]
    node _T_101 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 46:30]
    node _T_102 = eq(_T_101, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_2_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_2_T_11 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_2_T_12 = or(_combinedOutputVec_2_T_10, _combinedOutputVec_2_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_3 = bits(io_pins_gpioInput, 2, 2) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_115 = mux(_T_102, _combinedOutputVec_2_T_12, _GEN_112) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_116 = mux(_T_102, _GEN_95, _virtualPortOutputs_3_T_3) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_117 = mux(_T_100, _GEN_115, _GEN_112) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_118 = mux(_T_100, _GEN_116, _GEN_95) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_119 = mux(_T_100, UInt<1>("h1"), _GEN_114) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_103 = eq(found_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_104 = eq(regs_virtualToPhysicalMap_4, UInt<2>("h2")) @[src/main/scala/GPIO.scala 43:53]
    node _T_105 = and(_T_103, _T_104) @[src/main/scala/GPIO.scala 43:21]
    node _T_106 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 46:30]
    node _T_107 = eq(_T_106, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_2_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_2_T_14 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_2_T_15 = or(_combinedOutputVec_2_T_13, _combinedOutputVec_2_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_3 = bits(io_pins_gpioInput, 2, 2) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_120 = mux(_T_107, _combinedOutputVec_2_T_15, _GEN_117) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_121 = mux(_T_107, _GEN_96, _virtualPortOutputs_4_T_3) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_122 = mux(_T_105, _GEN_120, _GEN_117) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_123 = mux(_T_105, _GEN_121, _GEN_96) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_124 = mux(_T_105, UInt<1>("h1"), _GEN_119) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_108 = eq(found_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_109 = eq(regs_virtualToPhysicalMap_5, UInt<2>("h2")) @[src/main/scala/GPIO.scala 43:53]
    node _T_110 = and(_T_108, _T_109) @[src/main/scala/GPIO.scala 43:21]
    node _T_111 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 46:30]
    node _T_112 = eq(_T_111, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_2_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_2_T_17 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_2_T_18 = or(_combinedOutputVec_2_T_16, _combinedOutputVec_2_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_3 = bits(io_pins_gpioInput, 2, 2) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_125 = mux(_T_112, _combinedOutputVec_2_T_18, _GEN_122) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_126 = mux(_T_112, _GEN_97, _virtualPortOutputs_5_T_3) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_127 = mux(_T_110, _GEN_125, _GEN_122) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_128 = mux(_T_110, _GEN_126, _GEN_97) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_129 = mux(_T_110, UInt<1>("h1"), _GEN_124) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_113 = eq(found_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_114 = eq(regs_virtualToPhysicalMap_6, UInt<2>("h2")) @[src/main/scala/GPIO.scala 43:53]
    node _T_115 = and(_T_113, _T_114) @[src/main/scala/GPIO.scala 43:21]
    node _T_116 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 46:30]
    node _T_117 = eq(_T_116, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_2_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_2_T_20 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_2_T_21 = or(_combinedOutputVec_2_T_19, _combinedOutputVec_2_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_3 = bits(io_pins_gpioInput, 2, 2) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_130 = mux(_T_117, _combinedOutputVec_2_T_21, _GEN_127) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_131 = mux(_T_117, _GEN_98, _virtualPortOutputs_6_T_3) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_132 = mux(_T_115, _GEN_130, _GEN_127) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_133 = mux(_T_115, _GEN_131, _GEN_98) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_134 = mux(_T_115, UInt<1>("h1"), _GEN_129) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_118 = eq(found_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_119 = eq(regs_virtualToPhysicalMap_7, UInt<2>("h2")) @[src/main/scala/GPIO.scala 43:53]
    node _T_120 = and(_T_118, _T_119) @[src/main/scala/GPIO.scala 43:21]
    node _T_121 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 46:30]
    node _T_122 = eq(_T_121, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_2_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_2_T_23 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_2_T_24 = or(_combinedOutputVec_2_T_22, _combinedOutputVec_2_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_3 = bits(io_pins_gpioInput, 2, 2) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_135 = mux(_T_122, _combinedOutputVec_2_T_24, _GEN_132) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_136 = mux(_T_122, _GEN_99, _virtualPortOutputs_7_T_3) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_137 = mux(_T_120, _GEN_135, _GEN_132) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_138 = mux(_T_120, _GEN_136, _GEN_99) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_139 = mux(_T_120, UInt<1>("h1"), _GEN_134) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_140 = mux(_T_82, _GEN_137, _combinedOutputVec_2_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_141 = mux(_T_82, _GEN_103, _GEN_91) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_142 = mux(_T_82, _GEN_139, found_2) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_143 = mux(_T_82, _GEN_108, _GEN_93) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_144 = mux(_T_82, _GEN_113, _GEN_94) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_145 = mux(_T_82, _GEN_118, _GEN_95) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_146 = mux(_T_82, _GEN_123, _GEN_96) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_147 = mux(_T_82, _GEN_128, _GEN_97) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_148 = mux(_T_82, _GEN_133, _GEN_98) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_149 = mux(_T_82, _GEN_138, _GEN_99) @[src/main/scala/GPIO.scala 40:42]
    reg found_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_3) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_3_T = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 37:40]
    node _T_123 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_124 = eq(found_3, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_125 = eq(regs_virtualToPhysicalMap_0, UInt<2>("h3")) @[src/main/scala/GPIO.scala 43:53]
    node _T_126 = and(_T_124, _T_125) @[src/main/scala/GPIO.scala 43:21]
    node _T_127 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 46:30]
    node _T_128 = eq(_T_127, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_3_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_3_T_2 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_3_T_3 = or(_combinedOutputVec_3_T_1, _combinedOutputVec_3_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_4 = bits(io_pins_gpioInput, 3, 3) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_150 = mux(_T_128, _combinedOutputVec_3_T_3, _combinedOutputVec_3_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_151 = mux(_T_128, _GEN_141, _virtualPortOutputs_0_T_4) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_152 = mux(_T_126, _GEN_150, _combinedOutputVec_3_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_153 = mux(_T_126, _GEN_151, _GEN_141) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_154 = mux(_T_126, UInt<1>("h1"), found_3) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_129 = eq(found_3, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_130 = eq(regs_virtualToPhysicalMap_1, UInt<2>("h3")) @[src/main/scala/GPIO.scala 43:53]
    node _T_131 = and(_T_129, _T_130) @[src/main/scala/GPIO.scala 43:21]
    node _T_132 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 46:30]
    node _T_133 = eq(_T_132, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_3_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_3_T_5 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_3_T_6 = or(_combinedOutputVec_3_T_4, _combinedOutputVec_3_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_4 = bits(io_pins_gpioInput, 3, 3) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_155 = mux(_T_133, _combinedOutputVec_3_T_6, _GEN_152) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_156 = mux(_T_133, _GEN_143, _virtualPortOutputs_1_T_4) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_157 = mux(_T_131, _GEN_155, _GEN_152) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_158 = mux(_T_131, _GEN_156, _GEN_143) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_159 = mux(_T_131, UInt<1>("h1"), _GEN_154) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_134 = eq(found_3, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_135 = eq(regs_virtualToPhysicalMap_2, UInt<2>("h3")) @[src/main/scala/GPIO.scala 43:53]
    node _T_136 = and(_T_134, _T_135) @[src/main/scala/GPIO.scala 43:21]
    node _T_137 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 46:30]
    node _T_138 = eq(_T_137, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_3_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_3_T_8 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_3_T_9 = or(_combinedOutputVec_3_T_7, _combinedOutputVec_3_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_4 = bits(io_pins_gpioInput, 3, 3) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_160 = mux(_T_138, _combinedOutputVec_3_T_9, _GEN_157) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_161 = mux(_T_138, _GEN_144, _virtualPortOutputs_2_T_4) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_162 = mux(_T_136, _GEN_160, _GEN_157) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_163 = mux(_T_136, _GEN_161, _GEN_144) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_164 = mux(_T_136, UInt<1>("h1"), _GEN_159) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_139 = eq(found_3, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_140 = eq(regs_virtualToPhysicalMap_3, UInt<2>("h3")) @[src/main/scala/GPIO.scala 43:53]
    node _T_141 = and(_T_139, _T_140) @[src/main/scala/GPIO.scala 43:21]
    node _T_142 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 46:30]
    node _T_143 = eq(_T_142, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_3_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_3_T_11 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_3_T_12 = or(_combinedOutputVec_3_T_10, _combinedOutputVec_3_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_4 = bits(io_pins_gpioInput, 3, 3) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_165 = mux(_T_143, _combinedOutputVec_3_T_12, _GEN_162) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_166 = mux(_T_143, _GEN_145, _virtualPortOutputs_3_T_4) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_167 = mux(_T_141, _GEN_165, _GEN_162) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_168 = mux(_T_141, _GEN_166, _GEN_145) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_169 = mux(_T_141, UInt<1>("h1"), _GEN_164) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_144 = eq(found_3, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_145 = eq(regs_virtualToPhysicalMap_4, UInt<2>("h3")) @[src/main/scala/GPIO.scala 43:53]
    node _T_146 = and(_T_144, _T_145) @[src/main/scala/GPIO.scala 43:21]
    node _T_147 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 46:30]
    node _T_148 = eq(_T_147, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_3_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_3_T_14 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_3_T_15 = or(_combinedOutputVec_3_T_13, _combinedOutputVec_3_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_4 = bits(io_pins_gpioInput, 3, 3) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_170 = mux(_T_148, _combinedOutputVec_3_T_15, _GEN_167) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_171 = mux(_T_148, _GEN_146, _virtualPortOutputs_4_T_4) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_172 = mux(_T_146, _GEN_170, _GEN_167) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_173 = mux(_T_146, _GEN_171, _GEN_146) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_174 = mux(_T_146, UInt<1>("h1"), _GEN_169) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_149 = eq(found_3, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_150 = eq(regs_virtualToPhysicalMap_5, UInt<2>("h3")) @[src/main/scala/GPIO.scala 43:53]
    node _T_151 = and(_T_149, _T_150) @[src/main/scala/GPIO.scala 43:21]
    node _T_152 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 46:30]
    node _T_153 = eq(_T_152, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_3_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_3_T_17 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_3_T_18 = or(_combinedOutputVec_3_T_16, _combinedOutputVec_3_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_4 = bits(io_pins_gpioInput, 3, 3) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_175 = mux(_T_153, _combinedOutputVec_3_T_18, _GEN_172) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_176 = mux(_T_153, _GEN_147, _virtualPortOutputs_5_T_4) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_177 = mux(_T_151, _GEN_175, _GEN_172) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_178 = mux(_T_151, _GEN_176, _GEN_147) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_179 = mux(_T_151, UInt<1>("h1"), _GEN_174) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_154 = eq(found_3, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_155 = eq(regs_virtualToPhysicalMap_6, UInt<2>("h3")) @[src/main/scala/GPIO.scala 43:53]
    node _T_156 = and(_T_154, _T_155) @[src/main/scala/GPIO.scala 43:21]
    node _T_157 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 46:30]
    node _T_158 = eq(_T_157, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_3_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_3_T_20 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_3_T_21 = or(_combinedOutputVec_3_T_19, _combinedOutputVec_3_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_4 = bits(io_pins_gpioInput, 3, 3) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_180 = mux(_T_158, _combinedOutputVec_3_T_21, _GEN_177) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_181 = mux(_T_158, _GEN_148, _virtualPortOutputs_6_T_4) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_182 = mux(_T_156, _GEN_180, _GEN_177) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_183 = mux(_T_156, _GEN_181, _GEN_148) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_184 = mux(_T_156, UInt<1>("h1"), _GEN_179) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_159 = eq(found_3, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_160 = eq(regs_virtualToPhysicalMap_7, UInt<2>("h3")) @[src/main/scala/GPIO.scala 43:53]
    node _T_161 = and(_T_159, _T_160) @[src/main/scala/GPIO.scala 43:21]
    node _T_162 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 46:30]
    node _T_163 = eq(_T_162, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_3_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_3_T_23 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_3_T_24 = or(_combinedOutputVec_3_T_22, _combinedOutputVec_3_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_4 = bits(io_pins_gpioInput, 3, 3) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_185 = mux(_T_163, _combinedOutputVec_3_T_24, _GEN_182) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_186 = mux(_T_163, _GEN_149, _virtualPortOutputs_7_T_4) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_187 = mux(_T_161, _GEN_185, _GEN_182) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_188 = mux(_T_161, _GEN_186, _GEN_149) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_189 = mux(_T_161, UInt<1>("h1"), _GEN_184) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_190 = mux(_T_123, _GEN_187, _combinedOutputVec_3_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_191 = mux(_T_123, _GEN_153, _GEN_141) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_192 = mux(_T_123, _GEN_189, found_3) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_193 = mux(_T_123, _GEN_158, _GEN_143) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_194 = mux(_T_123, _GEN_163, _GEN_144) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_195 = mux(_T_123, _GEN_168, _GEN_145) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_196 = mux(_T_123, _GEN_173, _GEN_146) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_197 = mux(_T_123, _GEN_178, _GEN_147) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_198 = mux(_T_123, _GEN_183, _GEN_148) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_199 = mux(_T_123, _GEN_188, _GEN_149) @[src/main/scala/GPIO.scala 40:42]
    reg found_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_4) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_4_T = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 37:40]
    node _T_164 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_165 = eq(found_4, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_166 = eq(regs_virtualToPhysicalMap_0, UInt<3>("h4")) @[src/main/scala/GPIO.scala 43:53]
    node _T_167 = and(_T_165, _T_166) @[src/main/scala/GPIO.scala 43:21]
    node _T_168 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 46:30]
    node _T_169 = eq(_T_168, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_4_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_4_T_2 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_4_T_3 = or(_combinedOutputVec_4_T_1, _combinedOutputVec_4_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_5 = bits(io_pins_gpioInput, 4, 4) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_200 = mux(_T_169, _combinedOutputVec_4_T_3, _combinedOutputVec_4_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_201 = mux(_T_169, _GEN_191, _virtualPortOutputs_0_T_5) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_202 = mux(_T_167, _GEN_200, _combinedOutputVec_4_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_203 = mux(_T_167, _GEN_201, _GEN_191) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_204 = mux(_T_167, UInt<1>("h1"), found_4) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_170 = eq(found_4, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_171 = eq(regs_virtualToPhysicalMap_1, UInt<3>("h4")) @[src/main/scala/GPIO.scala 43:53]
    node _T_172 = and(_T_170, _T_171) @[src/main/scala/GPIO.scala 43:21]
    node _T_173 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 46:30]
    node _T_174 = eq(_T_173, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_4_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_4_T_5 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_4_T_6 = or(_combinedOutputVec_4_T_4, _combinedOutputVec_4_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_5 = bits(io_pins_gpioInput, 4, 4) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_205 = mux(_T_174, _combinedOutputVec_4_T_6, _GEN_202) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_206 = mux(_T_174, _GEN_193, _virtualPortOutputs_1_T_5) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_207 = mux(_T_172, _GEN_205, _GEN_202) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_208 = mux(_T_172, _GEN_206, _GEN_193) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_209 = mux(_T_172, UInt<1>("h1"), _GEN_204) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_175 = eq(found_4, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_176 = eq(regs_virtualToPhysicalMap_2, UInt<3>("h4")) @[src/main/scala/GPIO.scala 43:53]
    node _T_177 = and(_T_175, _T_176) @[src/main/scala/GPIO.scala 43:21]
    node _T_178 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 46:30]
    node _T_179 = eq(_T_178, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_4_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_4_T_8 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_4_T_9 = or(_combinedOutputVec_4_T_7, _combinedOutputVec_4_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_5 = bits(io_pins_gpioInput, 4, 4) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_210 = mux(_T_179, _combinedOutputVec_4_T_9, _GEN_207) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_211 = mux(_T_179, _GEN_194, _virtualPortOutputs_2_T_5) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_212 = mux(_T_177, _GEN_210, _GEN_207) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_213 = mux(_T_177, _GEN_211, _GEN_194) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_214 = mux(_T_177, UInt<1>("h1"), _GEN_209) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_180 = eq(found_4, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_181 = eq(regs_virtualToPhysicalMap_3, UInt<3>("h4")) @[src/main/scala/GPIO.scala 43:53]
    node _T_182 = and(_T_180, _T_181) @[src/main/scala/GPIO.scala 43:21]
    node _T_183 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 46:30]
    node _T_184 = eq(_T_183, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_4_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_4_T_11 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_4_T_12 = or(_combinedOutputVec_4_T_10, _combinedOutputVec_4_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_5 = bits(io_pins_gpioInput, 4, 4) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_215 = mux(_T_184, _combinedOutputVec_4_T_12, _GEN_212) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_216 = mux(_T_184, _GEN_195, _virtualPortOutputs_3_T_5) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_217 = mux(_T_182, _GEN_215, _GEN_212) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_218 = mux(_T_182, _GEN_216, _GEN_195) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_219 = mux(_T_182, UInt<1>("h1"), _GEN_214) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_185 = eq(found_4, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_186 = eq(regs_virtualToPhysicalMap_4, UInt<3>("h4")) @[src/main/scala/GPIO.scala 43:53]
    node _T_187 = and(_T_185, _T_186) @[src/main/scala/GPIO.scala 43:21]
    node _T_188 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 46:30]
    node _T_189 = eq(_T_188, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_4_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_4_T_14 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_4_T_15 = or(_combinedOutputVec_4_T_13, _combinedOutputVec_4_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_5 = bits(io_pins_gpioInput, 4, 4) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_220 = mux(_T_189, _combinedOutputVec_4_T_15, _GEN_217) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_221 = mux(_T_189, _GEN_196, _virtualPortOutputs_4_T_5) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_222 = mux(_T_187, _GEN_220, _GEN_217) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_223 = mux(_T_187, _GEN_221, _GEN_196) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_224 = mux(_T_187, UInt<1>("h1"), _GEN_219) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_190 = eq(found_4, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_191 = eq(regs_virtualToPhysicalMap_5, UInt<3>("h4")) @[src/main/scala/GPIO.scala 43:53]
    node _T_192 = and(_T_190, _T_191) @[src/main/scala/GPIO.scala 43:21]
    node _T_193 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 46:30]
    node _T_194 = eq(_T_193, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_4_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_4_T_17 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_4_T_18 = or(_combinedOutputVec_4_T_16, _combinedOutputVec_4_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_5 = bits(io_pins_gpioInput, 4, 4) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_225 = mux(_T_194, _combinedOutputVec_4_T_18, _GEN_222) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_226 = mux(_T_194, _GEN_197, _virtualPortOutputs_5_T_5) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_227 = mux(_T_192, _GEN_225, _GEN_222) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_228 = mux(_T_192, _GEN_226, _GEN_197) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_229 = mux(_T_192, UInt<1>("h1"), _GEN_224) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_195 = eq(found_4, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_196 = eq(regs_virtualToPhysicalMap_6, UInt<3>("h4")) @[src/main/scala/GPIO.scala 43:53]
    node _T_197 = and(_T_195, _T_196) @[src/main/scala/GPIO.scala 43:21]
    node _T_198 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 46:30]
    node _T_199 = eq(_T_198, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_4_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_4_T_20 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_4_T_21 = or(_combinedOutputVec_4_T_19, _combinedOutputVec_4_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_5 = bits(io_pins_gpioInput, 4, 4) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_230 = mux(_T_199, _combinedOutputVec_4_T_21, _GEN_227) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_231 = mux(_T_199, _GEN_198, _virtualPortOutputs_6_T_5) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_232 = mux(_T_197, _GEN_230, _GEN_227) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_233 = mux(_T_197, _GEN_231, _GEN_198) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_234 = mux(_T_197, UInt<1>("h1"), _GEN_229) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_200 = eq(found_4, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_201 = eq(regs_virtualToPhysicalMap_7, UInt<3>("h4")) @[src/main/scala/GPIO.scala 43:53]
    node _T_202 = and(_T_200, _T_201) @[src/main/scala/GPIO.scala 43:21]
    node _T_203 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 46:30]
    node _T_204 = eq(_T_203, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_4_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_4_T_23 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_4_T_24 = or(_combinedOutputVec_4_T_22, _combinedOutputVec_4_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_5 = bits(io_pins_gpioInput, 4, 4) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_235 = mux(_T_204, _combinedOutputVec_4_T_24, _GEN_232) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_236 = mux(_T_204, _GEN_199, _virtualPortOutputs_7_T_5) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_237 = mux(_T_202, _GEN_235, _GEN_232) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_238 = mux(_T_202, _GEN_236, _GEN_199) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_239 = mux(_T_202, UInt<1>("h1"), _GEN_234) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_240 = mux(_T_164, _GEN_237, _combinedOutputVec_4_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_241 = mux(_T_164, _GEN_203, _GEN_191) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_242 = mux(_T_164, _GEN_239, found_4) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_243 = mux(_T_164, _GEN_208, _GEN_193) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_244 = mux(_T_164, _GEN_213, _GEN_194) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_245 = mux(_T_164, _GEN_218, _GEN_195) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_246 = mux(_T_164, _GEN_223, _GEN_196) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_247 = mux(_T_164, _GEN_228, _GEN_197) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_248 = mux(_T_164, _GEN_233, _GEN_198) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_249 = mux(_T_164, _GEN_238, _GEN_199) @[src/main/scala/GPIO.scala 40:42]
    reg found_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_5) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_5_T = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 37:40]
    node _T_205 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_206 = eq(found_5, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_207 = eq(regs_virtualToPhysicalMap_0, UInt<3>("h5")) @[src/main/scala/GPIO.scala 43:53]
    node _T_208 = and(_T_206, _T_207) @[src/main/scala/GPIO.scala 43:21]
    node _T_209 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 46:30]
    node _T_210 = eq(_T_209, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_5_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_5_T_2 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_5_T_3 = or(_combinedOutputVec_5_T_1, _combinedOutputVec_5_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_6 = bits(io_pins_gpioInput, 5, 5) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_250 = mux(_T_210, _combinedOutputVec_5_T_3, _combinedOutputVec_5_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_251 = mux(_T_210, _GEN_241, _virtualPortOutputs_0_T_6) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_252 = mux(_T_208, _GEN_250, _combinedOutputVec_5_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_253 = mux(_T_208, _GEN_251, _GEN_241) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_254 = mux(_T_208, UInt<1>("h1"), found_5) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_211 = eq(found_5, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_212 = eq(regs_virtualToPhysicalMap_1, UInt<3>("h5")) @[src/main/scala/GPIO.scala 43:53]
    node _T_213 = and(_T_211, _T_212) @[src/main/scala/GPIO.scala 43:21]
    node _T_214 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 46:30]
    node _T_215 = eq(_T_214, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_5_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_5_T_5 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_5_T_6 = or(_combinedOutputVec_5_T_4, _combinedOutputVec_5_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_6 = bits(io_pins_gpioInput, 5, 5) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_255 = mux(_T_215, _combinedOutputVec_5_T_6, _GEN_252) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_256 = mux(_T_215, _GEN_243, _virtualPortOutputs_1_T_6) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_257 = mux(_T_213, _GEN_255, _GEN_252) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_258 = mux(_T_213, _GEN_256, _GEN_243) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_259 = mux(_T_213, UInt<1>("h1"), _GEN_254) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_216 = eq(found_5, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_217 = eq(regs_virtualToPhysicalMap_2, UInt<3>("h5")) @[src/main/scala/GPIO.scala 43:53]
    node _T_218 = and(_T_216, _T_217) @[src/main/scala/GPIO.scala 43:21]
    node _T_219 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 46:30]
    node _T_220 = eq(_T_219, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_5_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_5_T_8 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_5_T_9 = or(_combinedOutputVec_5_T_7, _combinedOutputVec_5_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_6 = bits(io_pins_gpioInput, 5, 5) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_260 = mux(_T_220, _combinedOutputVec_5_T_9, _GEN_257) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_261 = mux(_T_220, _GEN_244, _virtualPortOutputs_2_T_6) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_262 = mux(_T_218, _GEN_260, _GEN_257) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_263 = mux(_T_218, _GEN_261, _GEN_244) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_264 = mux(_T_218, UInt<1>("h1"), _GEN_259) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_221 = eq(found_5, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_222 = eq(regs_virtualToPhysicalMap_3, UInt<3>("h5")) @[src/main/scala/GPIO.scala 43:53]
    node _T_223 = and(_T_221, _T_222) @[src/main/scala/GPIO.scala 43:21]
    node _T_224 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 46:30]
    node _T_225 = eq(_T_224, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_5_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_5_T_11 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_5_T_12 = or(_combinedOutputVec_5_T_10, _combinedOutputVec_5_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_6 = bits(io_pins_gpioInput, 5, 5) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_265 = mux(_T_225, _combinedOutputVec_5_T_12, _GEN_262) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_266 = mux(_T_225, _GEN_245, _virtualPortOutputs_3_T_6) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_267 = mux(_T_223, _GEN_265, _GEN_262) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_268 = mux(_T_223, _GEN_266, _GEN_245) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_269 = mux(_T_223, UInt<1>("h1"), _GEN_264) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_226 = eq(found_5, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_227 = eq(regs_virtualToPhysicalMap_4, UInt<3>("h5")) @[src/main/scala/GPIO.scala 43:53]
    node _T_228 = and(_T_226, _T_227) @[src/main/scala/GPIO.scala 43:21]
    node _T_229 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 46:30]
    node _T_230 = eq(_T_229, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_5_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_5_T_14 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_5_T_15 = or(_combinedOutputVec_5_T_13, _combinedOutputVec_5_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_6 = bits(io_pins_gpioInput, 5, 5) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_270 = mux(_T_230, _combinedOutputVec_5_T_15, _GEN_267) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_271 = mux(_T_230, _GEN_246, _virtualPortOutputs_4_T_6) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_272 = mux(_T_228, _GEN_270, _GEN_267) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_273 = mux(_T_228, _GEN_271, _GEN_246) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_274 = mux(_T_228, UInt<1>("h1"), _GEN_269) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_231 = eq(found_5, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_232 = eq(regs_virtualToPhysicalMap_5, UInt<3>("h5")) @[src/main/scala/GPIO.scala 43:53]
    node _T_233 = and(_T_231, _T_232) @[src/main/scala/GPIO.scala 43:21]
    node _T_234 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 46:30]
    node _T_235 = eq(_T_234, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_5_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_5_T_17 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_5_T_18 = or(_combinedOutputVec_5_T_16, _combinedOutputVec_5_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_6 = bits(io_pins_gpioInput, 5, 5) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_275 = mux(_T_235, _combinedOutputVec_5_T_18, _GEN_272) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_276 = mux(_T_235, _GEN_247, _virtualPortOutputs_5_T_6) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_277 = mux(_T_233, _GEN_275, _GEN_272) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_278 = mux(_T_233, _GEN_276, _GEN_247) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_279 = mux(_T_233, UInt<1>("h1"), _GEN_274) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_236 = eq(found_5, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_237 = eq(regs_virtualToPhysicalMap_6, UInt<3>("h5")) @[src/main/scala/GPIO.scala 43:53]
    node _T_238 = and(_T_236, _T_237) @[src/main/scala/GPIO.scala 43:21]
    node _T_239 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 46:30]
    node _T_240 = eq(_T_239, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_5_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_5_T_20 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_5_T_21 = or(_combinedOutputVec_5_T_19, _combinedOutputVec_5_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_6 = bits(io_pins_gpioInput, 5, 5) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_280 = mux(_T_240, _combinedOutputVec_5_T_21, _GEN_277) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_281 = mux(_T_240, _GEN_248, _virtualPortOutputs_6_T_6) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_282 = mux(_T_238, _GEN_280, _GEN_277) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_283 = mux(_T_238, _GEN_281, _GEN_248) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_284 = mux(_T_238, UInt<1>("h1"), _GEN_279) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_241 = eq(found_5, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_242 = eq(regs_virtualToPhysicalMap_7, UInt<3>("h5")) @[src/main/scala/GPIO.scala 43:53]
    node _T_243 = and(_T_241, _T_242) @[src/main/scala/GPIO.scala 43:21]
    node _T_244 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 46:30]
    node _T_245 = eq(_T_244, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_5_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_5_T_23 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_5_T_24 = or(_combinedOutputVec_5_T_22, _combinedOutputVec_5_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_6 = bits(io_pins_gpioInput, 5, 5) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_285 = mux(_T_245, _combinedOutputVec_5_T_24, _GEN_282) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_286 = mux(_T_245, _GEN_249, _virtualPortOutputs_7_T_6) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_287 = mux(_T_243, _GEN_285, _GEN_282) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_288 = mux(_T_243, _GEN_286, _GEN_249) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_289 = mux(_T_243, UInt<1>("h1"), _GEN_284) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_290 = mux(_T_205, _GEN_287, _combinedOutputVec_5_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_291 = mux(_T_205, _GEN_253, _GEN_241) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_292 = mux(_T_205, _GEN_289, found_5) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_293 = mux(_T_205, _GEN_258, _GEN_243) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_294 = mux(_T_205, _GEN_263, _GEN_244) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_295 = mux(_T_205, _GEN_268, _GEN_245) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_296 = mux(_T_205, _GEN_273, _GEN_246) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_297 = mux(_T_205, _GEN_278, _GEN_247) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_298 = mux(_T_205, _GEN_283, _GEN_248) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_299 = mux(_T_205, _GEN_288, _GEN_249) @[src/main/scala/GPIO.scala 40:42]
    reg found_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_6) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_6_T = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 37:40]
    node _T_246 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_247 = eq(found_6, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_248 = eq(regs_virtualToPhysicalMap_0, UInt<3>("h6")) @[src/main/scala/GPIO.scala 43:53]
    node _T_249 = and(_T_247, _T_248) @[src/main/scala/GPIO.scala 43:21]
    node _T_250 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 46:30]
    node _T_251 = eq(_T_250, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_6_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_6_T_2 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_6_T_3 = or(_combinedOutputVec_6_T_1, _combinedOutputVec_6_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_7 = bits(io_pins_gpioInput, 6, 6) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_300 = mux(_T_251, _combinedOutputVec_6_T_3, _combinedOutputVec_6_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_301 = mux(_T_251, _GEN_291, _virtualPortOutputs_0_T_7) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_302 = mux(_T_249, _GEN_300, _combinedOutputVec_6_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_303 = mux(_T_249, _GEN_301, _GEN_291) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_304 = mux(_T_249, UInt<1>("h1"), found_6) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_252 = eq(found_6, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_253 = eq(regs_virtualToPhysicalMap_1, UInt<3>("h6")) @[src/main/scala/GPIO.scala 43:53]
    node _T_254 = and(_T_252, _T_253) @[src/main/scala/GPIO.scala 43:21]
    node _T_255 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 46:30]
    node _T_256 = eq(_T_255, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_6_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_6_T_5 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_6_T_6 = or(_combinedOutputVec_6_T_4, _combinedOutputVec_6_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_7 = bits(io_pins_gpioInput, 6, 6) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_305 = mux(_T_256, _combinedOutputVec_6_T_6, _GEN_302) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_306 = mux(_T_256, _GEN_293, _virtualPortOutputs_1_T_7) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_307 = mux(_T_254, _GEN_305, _GEN_302) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_308 = mux(_T_254, _GEN_306, _GEN_293) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_309 = mux(_T_254, UInt<1>("h1"), _GEN_304) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_257 = eq(found_6, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_258 = eq(regs_virtualToPhysicalMap_2, UInt<3>("h6")) @[src/main/scala/GPIO.scala 43:53]
    node _T_259 = and(_T_257, _T_258) @[src/main/scala/GPIO.scala 43:21]
    node _T_260 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 46:30]
    node _T_261 = eq(_T_260, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_6_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_6_T_8 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_6_T_9 = or(_combinedOutputVec_6_T_7, _combinedOutputVec_6_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_7 = bits(io_pins_gpioInput, 6, 6) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_310 = mux(_T_261, _combinedOutputVec_6_T_9, _GEN_307) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_311 = mux(_T_261, _GEN_294, _virtualPortOutputs_2_T_7) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_312 = mux(_T_259, _GEN_310, _GEN_307) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_313 = mux(_T_259, _GEN_311, _GEN_294) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_314 = mux(_T_259, UInt<1>("h1"), _GEN_309) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_262 = eq(found_6, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_263 = eq(regs_virtualToPhysicalMap_3, UInt<3>("h6")) @[src/main/scala/GPIO.scala 43:53]
    node _T_264 = and(_T_262, _T_263) @[src/main/scala/GPIO.scala 43:21]
    node _T_265 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 46:30]
    node _T_266 = eq(_T_265, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_6_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_6_T_11 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_6_T_12 = or(_combinedOutputVec_6_T_10, _combinedOutputVec_6_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_7 = bits(io_pins_gpioInput, 6, 6) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_315 = mux(_T_266, _combinedOutputVec_6_T_12, _GEN_312) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_316 = mux(_T_266, _GEN_295, _virtualPortOutputs_3_T_7) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_317 = mux(_T_264, _GEN_315, _GEN_312) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_318 = mux(_T_264, _GEN_316, _GEN_295) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_319 = mux(_T_264, UInt<1>("h1"), _GEN_314) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_267 = eq(found_6, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_268 = eq(regs_virtualToPhysicalMap_4, UInt<3>("h6")) @[src/main/scala/GPIO.scala 43:53]
    node _T_269 = and(_T_267, _T_268) @[src/main/scala/GPIO.scala 43:21]
    node _T_270 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 46:30]
    node _T_271 = eq(_T_270, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_6_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_6_T_14 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_6_T_15 = or(_combinedOutputVec_6_T_13, _combinedOutputVec_6_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_7 = bits(io_pins_gpioInput, 6, 6) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_320 = mux(_T_271, _combinedOutputVec_6_T_15, _GEN_317) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_321 = mux(_T_271, _GEN_296, _virtualPortOutputs_4_T_7) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_322 = mux(_T_269, _GEN_320, _GEN_317) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_323 = mux(_T_269, _GEN_321, _GEN_296) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_324 = mux(_T_269, UInt<1>("h1"), _GEN_319) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_272 = eq(found_6, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_273 = eq(regs_virtualToPhysicalMap_5, UInt<3>("h6")) @[src/main/scala/GPIO.scala 43:53]
    node _T_274 = and(_T_272, _T_273) @[src/main/scala/GPIO.scala 43:21]
    node _T_275 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 46:30]
    node _T_276 = eq(_T_275, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_6_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_6_T_17 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_6_T_18 = or(_combinedOutputVec_6_T_16, _combinedOutputVec_6_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_7 = bits(io_pins_gpioInput, 6, 6) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_325 = mux(_T_276, _combinedOutputVec_6_T_18, _GEN_322) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_326 = mux(_T_276, _GEN_297, _virtualPortOutputs_5_T_7) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_327 = mux(_T_274, _GEN_325, _GEN_322) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_328 = mux(_T_274, _GEN_326, _GEN_297) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_329 = mux(_T_274, UInt<1>("h1"), _GEN_324) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_277 = eq(found_6, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_278 = eq(regs_virtualToPhysicalMap_6, UInt<3>("h6")) @[src/main/scala/GPIO.scala 43:53]
    node _T_279 = and(_T_277, _T_278) @[src/main/scala/GPIO.scala 43:21]
    node _T_280 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 46:30]
    node _T_281 = eq(_T_280, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_6_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_6_T_20 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_6_T_21 = or(_combinedOutputVec_6_T_19, _combinedOutputVec_6_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_7 = bits(io_pins_gpioInput, 6, 6) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_330 = mux(_T_281, _combinedOutputVec_6_T_21, _GEN_327) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_331 = mux(_T_281, _GEN_298, _virtualPortOutputs_6_T_7) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_332 = mux(_T_279, _GEN_330, _GEN_327) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_333 = mux(_T_279, _GEN_331, _GEN_298) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_334 = mux(_T_279, UInt<1>("h1"), _GEN_329) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_282 = eq(found_6, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_283 = eq(regs_virtualToPhysicalMap_7, UInt<3>("h6")) @[src/main/scala/GPIO.scala 43:53]
    node _T_284 = and(_T_282, _T_283) @[src/main/scala/GPIO.scala 43:21]
    node _T_285 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 46:30]
    node _T_286 = eq(_T_285, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_6_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_6_T_23 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_6_T_24 = or(_combinedOutputVec_6_T_22, _combinedOutputVec_6_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_7 = bits(io_pins_gpioInput, 6, 6) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_335 = mux(_T_286, _combinedOutputVec_6_T_24, _GEN_332) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_336 = mux(_T_286, _GEN_299, _virtualPortOutputs_7_T_7) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_337 = mux(_T_284, _GEN_335, _GEN_332) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_338 = mux(_T_284, _GEN_336, _GEN_299) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_339 = mux(_T_284, UInt<1>("h1"), _GEN_334) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_340 = mux(_T_246, _GEN_337, _combinedOutputVec_6_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_341 = mux(_T_246, _GEN_303, _GEN_291) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_342 = mux(_T_246, _GEN_339, found_6) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_343 = mux(_T_246, _GEN_308, _GEN_293) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_344 = mux(_T_246, _GEN_313, _GEN_294) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_345 = mux(_T_246, _GEN_318, _GEN_295) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_346 = mux(_T_246, _GEN_323, _GEN_296) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_347 = mux(_T_246, _GEN_328, _GEN_297) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_348 = mux(_T_246, _GEN_333, _GEN_298) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_349 = mux(_T_246, _GEN_338, _GEN_299) @[src/main/scala/GPIO.scala 40:42]
    reg found_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_7) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_7_T = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 37:40]
    node _T_287 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_288 = eq(found_7, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_289 = eq(regs_virtualToPhysicalMap_0, UInt<3>("h7")) @[src/main/scala/GPIO.scala 43:53]
    node _T_290 = and(_T_288, _T_289) @[src/main/scala/GPIO.scala 43:21]
    node _T_291 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 46:30]
    node _T_292 = eq(_T_291, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_7_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_7_T_2 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_7_T_3 = or(_combinedOutputVec_7_T_1, _combinedOutputVec_7_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_8 = bits(io_pins_gpioInput, 7, 7) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_350 = mux(_T_292, _combinedOutputVec_7_T_3, _combinedOutputVec_7_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_351 = mux(_T_292, _GEN_341, _virtualPortOutputs_0_T_8) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_352 = mux(_T_290, _GEN_350, _combinedOutputVec_7_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_353 = mux(_T_290, _GEN_351, _GEN_341) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_354 = mux(_T_290, UInt<1>("h1"), found_7) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_293 = eq(found_7, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_294 = eq(regs_virtualToPhysicalMap_1, UInt<3>("h7")) @[src/main/scala/GPIO.scala 43:53]
    node _T_295 = and(_T_293, _T_294) @[src/main/scala/GPIO.scala 43:21]
    node _T_296 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 46:30]
    node _T_297 = eq(_T_296, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_7_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_7_T_5 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_7_T_6 = or(_combinedOutputVec_7_T_4, _combinedOutputVec_7_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_8 = bits(io_pins_gpioInput, 7, 7) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_355 = mux(_T_297, _combinedOutputVec_7_T_6, _GEN_352) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_356 = mux(_T_297, _GEN_343, _virtualPortOutputs_1_T_8) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_357 = mux(_T_295, _GEN_355, _GEN_352) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_358 = mux(_T_295, _GEN_356, _GEN_343) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_359 = mux(_T_295, UInt<1>("h1"), _GEN_354) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_298 = eq(found_7, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_299 = eq(regs_virtualToPhysicalMap_2, UInt<3>("h7")) @[src/main/scala/GPIO.scala 43:53]
    node _T_300 = and(_T_298, _T_299) @[src/main/scala/GPIO.scala 43:21]
    node _T_301 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 46:30]
    node _T_302 = eq(_T_301, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_7_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_7_T_8 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_7_T_9 = or(_combinedOutputVec_7_T_7, _combinedOutputVec_7_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_8 = bits(io_pins_gpioInput, 7, 7) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_360 = mux(_T_302, _combinedOutputVec_7_T_9, _GEN_357) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_361 = mux(_T_302, _GEN_344, _virtualPortOutputs_2_T_8) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_362 = mux(_T_300, _GEN_360, _GEN_357) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_363 = mux(_T_300, _GEN_361, _GEN_344) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_364 = mux(_T_300, UInt<1>("h1"), _GEN_359) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_303 = eq(found_7, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_304 = eq(regs_virtualToPhysicalMap_3, UInt<3>("h7")) @[src/main/scala/GPIO.scala 43:53]
    node _T_305 = and(_T_303, _T_304) @[src/main/scala/GPIO.scala 43:21]
    node _T_306 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 46:30]
    node _T_307 = eq(_T_306, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_7_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_7_T_11 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_7_T_12 = or(_combinedOutputVec_7_T_10, _combinedOutputVec_7_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_8 = bits(io_pins_gpioInput, 7, 7) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_365 = mux(_T_307, _combinedOutputVec_7_T_12, _GEN_362) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_366 = mux(_T_307, _GEN_345, _virtualPortOutputs_3_T_8) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_367 = mux(_T_305, _GEN_365, _GEN_362) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_368 = mux(_T_305, _GEN_366, _GEN_345) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_369 = mux(_T_305, UInt<1>("h1"), _GEN_364) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_308 = eq(found_7, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_309 = eq(regs_virtualToPhysicalMap_4, UInt<3>("h7")) @[src/main/scala/GPIO.scala 43:53]
    node _T_310 = and(_T_308, _T_309) @[src/main/scala/GPIO.scala 43:21]
    node _T_311 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 46:30]
    node _T_312 = eq(_T_311, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_7_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_7_T_14 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_7_T_15 = or(_combinedOutputVec_7_T_13, _combinedOutputVec_7_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_8 = bits(io_pins_gpioInput, 7, 7) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_370 = mux(_T_312, _combinedOutputVec_7_T_15, _GEN_367) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_371 = mux(_T_312, _GEN_346, _virtualPortOutputs_4_T_8) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_372 = mux(_T_310, _GEN_370, _GEN_367) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_373 = mux(_T_310, _GEN_371, _GEN_346) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_374 = mux(_T_310, UInt<1>("h1"), _GEN_369) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_313 = eq(found_7, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_314 = eq(regs_virtualToPhysicalMap_5, UInt<3>("h7")) @[src/main/scala/GPIO.scala 43:53]
    node _T_315 = and(_T_313, _T_314) @[src/main/scala/GPIO.scala 43:21]
    node _T_316 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 46:30]
    node _T_317 = eq(_T_316, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_7_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_7_T_17 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_7_T_18 = or(_combinedOutputVec_7_T_16, _combinedOutputVec_7_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_8 = bits(io_pins_gpioInput, 7, 7) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_375 = mux(_T_317, _combinedOutputVec_7_T_18, _GEN_372) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_376 = mux(_T_317, _GEN_347, _virtualPortOutputs_5_T_8) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_377 = mux(_T_315, _GEN_375, _GEN_372) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_378 = mux(_T_315, _GEN_376, _GEN_347) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_379 = mux(_T_315, UInt<1>("h1"), _GEN_374) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_318 = eq(found_7, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_319 = eq(regs_virtualToPhysicalMap_6, UInt<3>("h7")) @[src/main/scala/GPIO.scala 43:53]
    node _T_320 = and(_T_318, _T_319) @[src/main/scala/GPIO.scala 43:21]
    node _T_321 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 46:30]
    node _T_322 = eq(_T_321, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_7_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_7_T_20 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_7_T_21 = or(_combinedOutputVec_7_T_19, _combinedOutputVec_7_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_8 = bits(io_pins_gpioInput, 7, 7) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_380 = mux(_T_322, _combinedOutputVec_7_T_21, _GEN_377) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_381 = mux(_T_322, _GEN_348, _virtualPortOutputs_6_T_8) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_382 = mux(_T_320, _GEN_380, _GEN_377) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_383 = mux(_T_320, _GEN_381, _GEN_348) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_384 = mux(_T_320, UInt<1>("h1"), _GEN_379) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_323 = eq(found_7, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_324 = eq(regs_virtualToPhysicalMap_7, UInt<3>("h7")) @[src/main/scala/GPIO.scala 43:53]
    node _T_325 = and(_T_323, _T_324) @[src/main/scala/GPIO.scala 43:21]
    node _T_326 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 46:30]
    node _T_327 = eq(_T_326, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_7_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_7_T_23 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_7_T_24 = or(_combinedOutputVec_7_T_22, _combinedOutputVec_7_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_8 = bits(io_pins_gpioInput, 7, 7) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_385 = mux(_T_327, _combinedOutputVec_7_T_24, _GEN_382) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_386 = mux(_T_327, _GEN_349, _virtualPortOutputs_7_T_8) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_387 = mux(_T_325, _GEN_385, _GEN_382) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_388 = mux(_T_325, _GEN_386, _GEN_349) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_389 = mux(_T_325, UInt<1>("h1"), _GEN_384) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_390 = mux(_T_287, _GEN_387, _combinedOutputVec_7_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_391 = mux(_T_287, _GEN_353, _GEN_341) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_392 = mux(_T_287, _GEN_389, found_7) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_393 = mux(_T_287, _GEN_358, _GEN_343) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_394 = mux(_T_287, _GEN_363, _GEN_344) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_395 = mux(_T_287, _GEN_368, _GEN_345) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_396 = mux(_T_287, _GEN_373, _GEN_346) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_397 = mux(_T_287, _GEN_378, _GEN_347) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_398 = mux(_T_287, _GEN_383, _GEN_348) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_399 = mux(_T_287, _GEN_388, _GEN_349) @[src/main/scala/GPIO.scala 40:42]
    reg found_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_8) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_8_T = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 37:40]
    node _T_328 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_329 = eq(found_8, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_330 = eq(regs_virtualToPhysicalMap_0, UInt<4>("h8")) @[src/main/scala/GPIO.scala 43:53]
    node _T_331 = and(_T_329, _T_330) @[src/main/scala/GPIO.scala 43:21]
    node _T_332 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 46:30]
    node _T_333 = eq(_T_332, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_8_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_8_T_2 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_8_T_3 = or(_combinedOutputVec_8_T_1, _combinedOutputVec_8_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_9 = bits(io_pins_gpioInput, 8, 8) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_400 = mux(_T_333, _combinedOutputVec_8_T_3, _combinedOutputVec_8_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_401 = mux(_T_333, _GEN_391, _virtualPortOutputs_0_T_9) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_402 = mux(_T_331, _GEN_400, _combinedOutputVec_8_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_403 = mux(_T_331, _GEN_401, _GEN_391) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_404 = mux(_T_331, UInt<1>("h1"), found_8) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_334 = eq(found_8, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_335 = eq(regs_virtualToPhysicalMap_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 43:53]
    node _T_336 = and(_T_334, _T_335) @[src/main/scala/GPIO.scala 43:21]
    node _T_337 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 46:30]
    node _T_338 = eq(_T_337, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_8_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_8_T_5 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_8_T_6 = or(_combinedOutputVec_8_T_4, _combinedOutputVec_8_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_9 = bits(io_pins_gpioInput, 8, 8) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_405 = mux(_T_338, _combinedOutputVec_8_T_6, _GEN_402) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_406 = mux(_T_338, _GEN_393, _virtualPortOutputs_1_T_9) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_407 = mux(_T_336, _GEN_405, _GEN_402) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_408 = mux(_T_336, _GEN_406, _GEN_393) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_409 = mux(_T_336, UInt<1>("h1"), _GEN_404) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_339 = eq(found_8, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_340 = eq(regs_virtualToPhysicalMap_2, UInt<4>("h8")) @[src/main/scala/GPIO.scala 43:53]
    node _T_341 = and(_T_339, _T_340) @[src/main/scala/GPIO.scala 43:21]
    node _T_342 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 46:30]
    node _T_343 = eq(_T_342, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_8_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_8_T_8 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_8_T_9 = or(_combinedOutputVec_8_T_7, _combinedOutputVec_8_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_9 = bits(io_pins_gpioInput, 8, 8) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_410 = mux(_T_343, _combinedOutputVec_8_T_9, _GEN_407) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_411 = mux(_T_343, _GEN_394, _virtualPortOutputs_2_T_9) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_412 = mux(_T_341, _GEN_410, _GEN_407) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_413 = mux(_T_341, _GEN_411, _GEN_394) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_414 = mux(_T_341, UInt<1>("h1"), _GEN_409) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_344 = eq(found_8, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_345 = eq(regs_virtualToPhysicalMap_3, UInt<4>("h8")) @[src/main/scala/GPIO.scala 43:53]
    node _T_346 = and(_T_344, _T_345) @[src/main/scala/GPIO.scala 43:21]
    node _T_347 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 46:30]
    node _T_348 = eq(_T_347, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_8_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_8_T_11 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_8_T_12 = or(_combinedOutputVec_8_T_10, _combinedOutputVec_8_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_9 = bits(io_pins_gpioInput, 8, 8) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_415 = mux(_T_348, _combinedOutputVec_8_T_12, _GEN_412) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_416 = mux(_T_348, _GEN_395, _virtualPortOutputs_3_T_9) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_417 = mux(_T_346, _GEN_415, _GEN_412) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_418 = mux(_T_346, _GEN_416, _GEN_395) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_419 = mux(_T_346, UInt<1>("h1"), _GEN_414) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_349 = eq(found_8, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_350 = eq(regs_virtualToPhysicalMap_4, UInt<4>("h8")) @[src/main/scala/GPIO.scala 43:53]
    node _T_351 = and(_T_349, _T_350) @[src/main/scala/GPIO.scala 43:21]
    node _T_352 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 46:30]
    node _T_353 = eq(_T_352, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_8_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_8_T_14 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_8_T_15 = or(_combinedOutputVec_8_T_13, _combinedOutputVec_8_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_9 = bits(io_pins_gpioInput, 8, 8) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_420 = mux(_T_353, _combinedOutputVec_8_T_15, _GEN_417) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_421 = mux(_T_353, _GEN_396, _virtualPortOutputs_4_T_9) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_422 = mux(_T_351, _GEN_420, _GEN_417) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_423 = mux(_T_351, _GEN_421, _GEN_396) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_424 = mux(_T_351, UInt<1>("h1"), _GEN_419) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_354 = eq(found_8, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_355 = eq(regs_virtualToPhysicalMap_5, UInt<4>("h8")) @[src/main/scala/GPIO.scala 43:53]
    node _T_356 = and(_T_354, _T_355) @[src/main/scala/GPIO.scala 43:21]
    node _T_357 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 46:30]
    node _T_358 = eq(_T_357, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_8_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_8_T_17 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_8_T_18 = or(_combinedOutputVec_8_T_16, _combinedOutputVec_8_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_9 = bits(io_pins_gpioInput, 8, 8) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_425 = mux(_T_358, _combinedOutputVec_8_T_18, _GEN_422) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_426 = mux(_T_358, _GEN_397, _virtualPortOutputs_5_T_9) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_427 = mux(_T_356, _GEN_425, _GEN_422) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_428 = mux(_T_356, _GEN_426, _GEN_397) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_429 = mux(_T_356, UInt<1>("h1"), _GEN_424) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_359 = eq(found_8, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_360 = eq(regs_virtualToPhysicalMap_6, UInt<4>("h8")) @[src/main/scala/GPIO.scala 43:53]
    node _T_361 = and(_T_359, _T_360) @[src/main/scala/GPIO.scala 43:21]
    node _T_362 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 46:30]
    node _T_363 = eq(_T_362, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_8_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_8_T_20 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_8_T_21 = or(_combinedOutputVec_8_T_19, _combinedOutputVec_8_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_9 = bits(io_pins_gpioInput, 8, 8) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_430 = mux(_T_363, _combinedOutputVec_8_T_21, _GEN_427) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_431 = mux(_T_363, _GEN_398, _virtualPortOutputs_6_T_9) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_432 = mux(_T_361, _GEN_430, _GEN_427) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_433 = mux(_T_361, _GEN_431, _GEN_398) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_434 = mux(_T_361, UInt<1>("h1"), _GEN_429) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_364 = eq(found_8, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_365 = eq(regs_virtualToPhysicalMap_7, UInt<4>("h8")) @[src/main/scala/GPIO.scala 43:53]
    node _T_366 = and(_T_364, _T_365) @[src/main/scala/GPIO.scala 43:21]
    node _T_367 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 46:30]
    node _T_368 = eq(_T_367, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_8_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_8_T_23 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_8_T_24 = or(_combinedOutputVec_8_T_22, _combinedOutputVec_8_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_9 = bits(io_pins_gpioInput, 8, 8) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_435 = mux(_T_368, _combinedOutputVec_8_T_24, _GEN_432) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_436 = mux(_T_368, _GEN_399, _virtualPortOutputs_7_T_9) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_437 = mux(_T_366, _GEN_435, _GEN_432) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_438 = mux(_T_366, _GEN_436, _GEN_399) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_439 = mux(_T_366, UInt<1>("h1"), _GEN_434) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_440 = mux(_T_328, _GEN_437, _combinedOutputVec_8_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_441 = mux(_T_328, _GEN_403, _GEN_391) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_442 = mux(_T_328, _GEN_439, found_8) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_443 = mux(_T_328, _GEN_408, _GEN_393) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_444 = mux(_T_328, _GEN_413, _GEN_394) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_445 = mux(_T_328, _GEN_418, _GEN_395) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_446 = mux(_T_328, _GEN_423, _GEN_396) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_447 = mux(_T_328, _GEN_428, _GEN_397) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_448 = mux(_T_328, _GEN_433, _GEN_398) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_449 = mux(_T_328, _GEN_438, _GEN_399) @[src/main/scala/GPIO.scala 40:42]
    reg found_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_9) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_9_T = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 37:40]
    node _T_369 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_370 = eq(found_9, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_371 = eq(regs_virtualToPhysicalMap_0, UInt<4>("h9")) @[src/main/scala/GPIO.scala 43:53]
    node _T_372 = and(_T_370, _T_371) @[src/main/scala/GPIO.scala 43:21]
    node _T_373 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 46:30]
    node _T_374 = eq(_T_373, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_9_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_9_T_2 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_9_T_3 = or(_combinedOutputVec_9_T_1, _combinedOutputVec_9_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_10 = bits(io_pins_gpioInput, 9, 9) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_450 = mux(_T_374, _combinedOutputVec_9_T_3, _combinedOutputVec_9_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_451 = mux(_T_374, _GEN_441, _virtualPortOutputs_0_T_10) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_452 = mux(_T_372, _GEN_450, _combinedOutputVec_9_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_453 = mux(_T_372, _GEN_451, _GEN_441) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_454 = mux(_T_372, UInt<1>("h1"), found_9) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_375 = eq(found_9, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_376 = eq(regs_virtualToPhysicalMap_1, UInt<4>("h9")) @[src/main/scala/GPIO.scala 43:53]
    node _T_377 = and(_T_375, _T_376) @[src/main/scala/GPIO.scala 43:21]
    node _T_378 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 46:30]
    node _T_379 = eq(_T_378, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_9_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_9_T_5 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_9_T_6 = or(_combinedOutputVec_9_T_4, _combinedOutputVec_9_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_10 = bits(io_pins_gpioInput, 9, 9) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_455 = mux(_T_379, _combinedOutputVec_9_T_6, _GEN_452) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_456 = mux(_T_379, _GEN_443, _virtualPortOutputs_1_T_10) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_457 = mux(_T_377, _GEN_455, _GEN_452) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_458 = mux(_T_377, _GEN_456, _GEN_443) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_459 = mux(_T_377, UInt<1>("h1"), _GEN_454) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_380 = eq(found_9, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_381 = eq(regs_virtualToPhysicalMap_2, UInt<4>("h9")) @[src/main/scala/GPIO.scala 43:53]
    node _T_382 = and(_T_380, _T_381) @[src/main/scala/GPIO.scala 43:21]
    node _T_383 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 46:30]
    node _T_384 = eq(_T_383, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_9_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_9_T_8 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_9_T_9 = or(_combinedOutputVec_9_T_7, _combinedOutputVec_9_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_10 = bits(io_pins_gpioInput, 9, 9) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_460 = mux(_T_384, _combinedOutputVec_9_T_9, _GEN_457) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_461 = mux(_T_384, _GEN_444, _virtualPortOutputs_2_T_10) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_462 = mux(_T_382, _GEN_460, _GEN_457) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_463 = mux(_T_382, _GEN_461, _GEN_444) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_464 = mux(_T_382, UInt<1>("h1"), _GEN_459) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_385 = eq(found_9, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_386 = eq(regs_virtualToPhysicalMap_3, UInt<4>("h9")) @[src/main/scala/GPIO.scala 43:53]
    node _T_387 = and(_T_385, _T_386) @[src/main/scala/GPIO.scala 43:21]
    node _T_388 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 46:30]
    node _T_389 = eq(_T_388, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_9_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_9_T_11 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_9_T_12 = or(_combinedOutputVec_9_T_10, _combinedOutputVec_9_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_10 = bits(io_pins_gpioInput, 9, 9) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_465 = mux(_T_389, _combinedOutputVec_9_T_12, _GEN_462) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_466 = mux(_T_389, _GEN_445, _virtualPortOutputs_3_T_10) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_467 = mux(_T_387, _GEN_465, _GEN_462) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_468 = mux(_T_387, _GEN_466, _GEN_445) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_469 = mux(_T_387, UInt<1>("h1"), _GEN_464) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_390 = eq(found_9, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_391 = eq(regs_virtualToPhysicalMap_4, UInt<4>("h9")) @[src/main/scala/GPIO.scala 43:53]
    node _T_392 = and(_T_390, _T_391) @[src/main/scala/GPIO.scala 43:21]
    node _T_393 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 46:30]
    node _T_394 = eq(_T_393, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_9_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_9_T_14 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_9_T_15 = or(_combinedOutputVec_9_T_13, _combinedOutputVec_9_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_10 = bits(io_pins_gpioInput, 9, 9) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_470 = mux(_T_394, _combinedOutputVec_9_T_15, _GEN_467) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_471 = mux(_T_394, _GEN_446, _virtualPortOutputs_4_T_10) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_472 = mux(_T_392, _GEN_470, _GEN_467) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_473 = mux(_T_392, _GEN_471, _GEN_446) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_474 = mux(_T_392, UInt<1>("h1"), _GEN_469) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_395 = eq(found_9, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_396 = eq(regs_virtualToPhysicalMap_5, UInt<4>("h9")) @[src/main/scala/GPIO.scala 43:53]
    node _T_397 = and(_T_395, _T_396) @[src/main/scala/GPIO.scala 43:21]
    node _T_398 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 46:30]
    node _T_399 = eq(_T_398, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_9_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_9_T_17 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_9_T_18 = or(_combinedOutputVec_9_T_16, _combinedOutputVec_9_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_10 = bits(io_pins_gpioInput, 9, 9) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_475 = mux(_T_399, _combinedOutputVec_9_T_18, _GEN_472) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_476 = mux(_T_399, _GEN_447, _virtualPortOutputs_5_T_10) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_477 = mux(_T_397, _GEN_475, _GEN_472) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_478 = mux(_T_397, _GEN_476, _GEN_447) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_479 = mux(_T_397, UInt<1>("h1"), _GEN_474) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_400 = eq(found_9, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_401 = eq(regs_virtualToPhysicalMap_6, UInt<4>("h9")) @[src/main/scala/GPIO.scala 43:53]
    node _T_402 = and(_T_400, _T_401) @[src/main/scala/GPIO.scala 43:21]
    node _T_403 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 46:30]
    node _T_404 = eq(_T_403, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_9_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_9_T_20 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_9_T_21 = or(_combinedOutputVec_9_T_19, _combinedOutputVec_9_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_10 = bits(io_pins_gpioInput, 9, 9) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_480 = mux(_T_404, _combinedOutputVec_9_T_21, _GEN_477) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_481 = mux(_T_404, _GEN_448, _virtualPortOutputs_6_T_10) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_482 = mux(_T_402, _GEN_480, _GEN_477) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_483 = mux(_T_402, _GEN_481, _GEN_448) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_484 = mux(_T_402, UInt<1>("h1"), _GEN_479) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_405 = eq(found_9, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_406 = eq(regs_virtualToPhysicalMap_7, UInt<4>("h9")) @[src/main/scala/GPIO.scala 43:53]
    node _T_407 = and(_T_405, _T_406) @[src/main/scala/GPIO.scala 43:21]
    node _T_408 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 46:30]
    node _T_409 = eq(_T_408, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_9_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_9_T_23 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_9_T_24 = or(_combinedOutputVec_9_T_22, _combinedOutputVec_9_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_10 = bits(io_pins_gpioInput, 9, 9) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_485 = mux(_T_409, _combinedOutputVec_9_T_24, _GEN_482) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_486 = mux(_T_409, _GEN_449, _virtualPortOutputs_7_T_10) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_487 = mux(_T_407, _GEN_485, _GEN_482) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_488 = mux(_T_407, _GEN_486, _GEN_449) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_489 = mux(_T_407, UInt<1>("h1"), _GEN_484) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_490 = mux(_T_369, _GEN_487, _combinedOutputVec_9_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_491 = mux(_T_369, _GEN_453, _GEN_441) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_492 = mux(_T_369, _GEN_489, found_9) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_493 = mux(_T_369, _GEN_458, _GEN_443) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_494 = mux(_T_369, _GEN_463, _GEN_444) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_495 = mux(_T_369, _GEN_468, _GEN_445) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_496 = mux(_T_369, _GEN_473, _GEN_446) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_497 = mux(_T_369, _GEN_478, _GEN_447) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_498 = mux(_T_369, _GEN_483, _GEN_448) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_499 = mux(_T_369, _GEN_488, _GEN_449) @[src/main/scala/GPIO.scala 40:42]
    reg found_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_10) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_10_T = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 37:40]
    node _T_410 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_411 = eq(found_10, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_412 = eq(regs_virtualToPhysicalMap_0, UInt<4>("ha")) @[src/main/scala/GPIO.scala 43:53]
    node _T_413 = and(_T_411, _T_412) @[src/main/scala/GPIO.scala 43:21]
    node _T_414 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 46:30]
    node _T_415 = eq(_T_414, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_10_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_10_T_2 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_10_T_3 = or(_combinedOutputVec_10_T_1, _combinedOutputVec_10_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_11 = bits(io_pins_gpioInput, 10, 10) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_500 = mux(_T_415, _combinedOutputVec_10_T_3, _combinedOutputVec_10_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_501 = mux(_T_415, _GEN_491, _virtualPortOutputs_0_T_11) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_502 = mux(_T_413, _GEN_500, _combinedOutputVec_10_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_503 = mux(_T_413, _GEN_501, _GEN_491) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_504 = mux(_T_413, UInt<1>("h1"), found_10) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_416 = eq(found_10, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_417 = eq(regs_virtualToPhysicalMap_1, UInt<4>("ha")) @[src/main/scala/GPIO.scala 43:53]
    node _T_418 = and(_T_416, _T_417) @[src/main/scala/GPIO.scala 43:21]
    node _T_419 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 46:30]
    node _T_420 = eq(_T_419, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_10_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_10_T_5 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_10_T_6 = or(_combinedOutputVec_10_T_4, _combinedOutputVec_10_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_11 = bits(io_pins_gpioInput, 10, 10) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_505 = mux(_T_420, _combinedOutputVec_10_T_6, _GEN_502) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_506 = mux(_T_420, _GEN_493, _virtualPortOutputs_1_T_11) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_507 = mux(_T_418, _GEN_505, _GEN_502) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_508 = mux(_T_418, _GEN_506, _GEN_493) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_509 = mux(_T_418, UInt<1>("h1"), _GEN_504) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_421 = eq(found_10, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_422 = eq(regs_virtualToPhysicalMap_2, UInt<4>("ha")) @[src/main/scala/GPIO.scala 43:53]
    node _T_423 = and(_T_421, _T_422) @[src/main/scala/GPIO.scala 43:21]
    node _T_424 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 46:30]
    node _T_425 = eq(_T_424, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_10_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_10_T_8 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_10_T_9 = or(_combinedOutputVec_10_T_7, _combinedOutputVec_10_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_11 = bits(io_pins_gpioInput, 10, 10) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_510 = mux(_T_425, _combinedOutputVec_10_T_9, _GEN_507) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_511 = mux(_T_425, _GEN_494, _virtualPortOutputs_2_T_11) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_512 = mux(_T_423, _GEN_510, _GEN_507) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_513 = mux(_T_423, _GEN_511, _GEN_494) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_514 = mux(_T_423, UInt<1>("h1"), _GEN_509) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_426 = eq(found_10, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_427 = eq(regs_virtualToPhysicalMap_3, UInt<4>("ha")) @[src/main/scala/GPIO.scala 43:53]
    node _T_428 = and(_T_426, _T_427) @[src/main/scala/GPIO.scala 43:21]
    node _T_429 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 46:30]
    node _T_430 = eq(_T_429, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_10_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_10_T_11 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_10_T_12 = or(_combinedOutputVec_10_T_10, _combinedOutputVec_10_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_11 = bits(io_pins_gpioInput, 10, 10) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_515 = mux(_T_430, _combinedOutputVec_10_T_12, _GEN_512) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_516 = mux(_T_430, _GEN_495, _virtualPortOutputs_3_T_11) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_517 = mux(_T_428, _GEN_515, _GEN_512) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_518 = mux(_T_428, _GEN_516, _GEN_495) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_519 = mux(_T_428, UInt<1>("h1"), _GEN_514) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_431 = eq(found_10, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_432 = eq(regs_virtualToPhysicalMap_4, UInt<4>("ha")) @[src/main/scala/GPIO.scala 43:53]
    node _T_433 = and(_T_431, _T_432) @[src/main/scala/GPIO.scala 43:21]
    node _T_434 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 46:30]
    node _T_435 = eq(_T_434, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_10_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_10_T_14 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_10_T_15 = or(_combinedOutputVec_10_T_13, _combinedOutputVec_10_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_11 = bits(io_pins_gpioInput, 10, 10) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_520 = mux(_T_435, _combinedOutputVec_10_T_15, _GEN_517) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_521 = mux(_T_435, _GEN_496, _virtualPortOutputs_4_T_11) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_522 = mux(_T_433, _GEN_520, _GEN_517) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_523 = mux(_T_433, _GEN_521, _GEN_496) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_524 = mux(_T_433, UInt<1>("h1"), _GEN_519) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_436 = eq(found_10, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_437 = eq(regs_virtualToPhysicalMap_5, UInt<4>("ha")) @[src/main/scala/GPIO.scala 43:53]
    node _T_438 = and(_T_436, _T_437) @[src/main/scala/GPIO.scala 43:21]
    node _T_439 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 46:30]
    node _T_440 = eq(_T_439, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_10_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_10_T_17 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_10_T_18 = or(_combinedOutputVec_10_T_16, _combinedOutputVec_10_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_11 = bits(io_pins_gpioInput, 10, 10) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_525 = mux(_T_440, _combinedOutputVec_10_T_18, _GEN_522) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_526 = mux(_T_440, _GEN_497, _virtualPortOutputs_5_T_11) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_527 = mux(_T_438, _GEN_525, _GEN_522) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_528 = mux(_T_438, _GEN_526, _GEN_497) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_529 = mux(_T_438, UInt<1>("h1"), _GEN_524) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_441 = eq(found_10, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_442 = eq(regs_virtualToPhysicalMap_6, UInt<4>("ha")) @[src/main/scala/GPIO.scala 43:53]
    node _T_443 = and(_T_441, _T_442) @[src/main/scala/GPIO.scala 43:21]
    node _T_444 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 46:30]
    node _T_445 = eq(_T_444, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_10_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_10_T_20 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_10_T_21 = or(_combinedOutputVec_10_T_19, _combinedOutputVec_10_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_11 = bits(io_pins_gpioInput, 10, 10) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_530 = mux(_T_445, _combinedOutputVec_10_T_21, _GEN_527) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_531 = mux(_T_445, _GEN_498, _virtualPortOutputs_6_T_11) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_532 = mux(_T_443, _GEN_530, _GEN_527) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_533 = mux(_T_443, _GEN_531, _GEN_498) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_534 = mux(_T_443, UInt<1>("h1"), _GEN_529) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_446 = eq(found_10, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_447 = eq(regs_virtualToPhysicalMap_7, UInt<4>("ha")) @[src/main/scala/GPIO.scala 43:53]
    node _T_448 = and(_T_446, _T_447) @[src/main/scala/GPIO.scala 43:21]
    node _T_449 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 46:30]
    node _T_450 = eq(_T_449, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_10_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_10_T_23 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_10_T_24 = or(_combinedOutputVec_10_T_22, _combinedOutputVec_10_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_11 = bits(io_pins_gpioInput, 10, 10) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_535 = mux(_T_450, _combinedOutputVec_10_T_24, _GEN_532) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_536 = mux(_T_450, _GEN_499, _virtualPortOutputs_7_T_11) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_537 = mux(_T_448, _GEN_535, _GEN_532) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_538 = mux(_T_448, _GEN_536, _GEN_499) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_539 = mux(_T_448, UInt<1>("h1"), _GEN_534) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_540 = mux(_T_410, _GEN_537, _combinedOutputVec_10_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_541 = mux(_T_410, _GEN_503, _GEN_491) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_542 = mux(_T_410, _GEN_539, found_10) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_543 = mux(_T_410, _GEN_508, _GEN_493) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_544 = mux(_T_410, _GEN_513, _GEN_494) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_545 = mux(_T_410, _GEN_518, _GEN_495) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_546 = mux(_T_410, _GEN_523, _GEN_496) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_547 = mux(_T_410, _GEN_528, _GEN_497) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_548 = mux(_T_410, _GEN_533, _GEN_498) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_549 = mux(_T_410, _GEN_538, _GEN_499) @[src/main/scala/GPIO.scala 40:42]
    reg found_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_11) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_11_T = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 37:40]
    node _T_451 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_452 = eq(found_11, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_453 = eq(regs_virtualToPhysicalMap_0, UInt<4>("hb")) @[src/main/scala/GPIO.scala 43:53]
    node _T_454 = and(_T_452, _T_453) @[src/main/scala/GPIO.scala 43:21]
    node _T_455 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 46:30]
    node _T_456 = eq(_T_455, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_11_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_11_T_2 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_11_T_3 = or(_combinedOutputVec_11_T_1, _combinedOutputVec_11_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_12 = bits(io_pins_gpioInput, 11, 11) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_550 = mux(_T_456, _combinedOutputVec_11_T_3, _combinedOutputVec_11_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_551 = mux(_T_456, _GEN_541, _virtualPortOutputs_0_T_12) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_552 = mux(_T_454, _GEN_550, _combinedOutputVec_11_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_553 = mux(_T_454, _GEN_551, _GEN_541) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_554 = mux(_T_454, UInt<1>("h1"), found_11) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_457 = eq(found_11, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_458 = eq(regs_virtualToPhysicalMap_1, UInt<4>("hb")) @[src/main/scala/GPIO.scala 43:53]
    node _T_459 = and(_T_457, _T_458) @[src/main/scala/GPIO.scala 43:21]
    node _T_460 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 46:30]
    node _T_461 = eq(_T_460, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_11_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_11_T_5 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_11_T_6 = or(_combinedOutputVec_11_T_4, _combinedOutputVec_11_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_12 = bits(io_pins_gpioInput, 11, 11) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_555 = mux(_T_461, _combinedOutputVec_11_T_6, _GEN_552) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_556 = mux(_T_461, _GEN_543, _virtualPortOutputs_1_T_12) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_557 = mux(_T_459, _GEN_555, _GEN_552) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_558 = mux(_T_459, _GEN_556, _GEN_543) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_559 = mux(_T_459, UInt<1>("h1"), _GEN_554) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_462 = eq(found_11, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_463 = eq(regs_virtualToPhysicalMap_2, UInt<4>("hb")) @[src/main/scala/GPIO.scala 43:53]
    node _T_464 = and(_T_462, _T_463) @[src/main/scala/GPIO.scala 43:21]
    node _T_465 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 46:30]
    node _T_466 = eq(_T_465, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_11_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_11_T_8 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_11_T_9 = or(_combinedOutputVec_11_T_7, _combinedOutputVec_11_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_12 = bits(io_pins_gpioInput, 11, 11) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_560 = mux(_T_466, _combinedOutputVec_11_T_9, _GEN_557) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_561 = mux(_T_466, _GEN_544, _virtualPortOutputs_2_T_12) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_562 = mux(_T_464, _GEN_560, _GEN_557) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_563 = mux(_T_464, _GEN_561, _GEN_544) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_564 = mux(_T_464, UInt<1>("h1"), _GEN_559) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_467 = eq(found_11, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_468 = eq(regs_virtualToPhysicalMap_3, UInt<4>("hb")) @[src/main/scala/GPIO.scala 43:53]
    node _T_469 = and(_T_467, _T_468) @[src/main/scala/GPIO.scala 43:21]
    node _T_470 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 46:30]
    node _T_471 = eq(_T_470, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_11_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_11_T_11 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_11_T_12 = or(_combinedOutputVec_11_T_10, _combinedOutputVec_11_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_12 = bits(io_pins_gpioInput, 11, 11) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_565 = mux(_T_471, _combinedOutputVec_11_T_12, _GEN_562) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_566 = mux(_T_471, _GEN_545, _virtualPortOutputs_3_T_12) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_567 = mux(_T_469, _GEN_565, _GEN_562) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_568 = mux(_T_469, _GEN_566, _GEN_545) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_569 = mux(_T_469, UInt<1>("h1"), _GEN_564) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_472 = eq(found_11, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_473 = eq(regs_virtualToPhysicalMap_4, UInt<4>("hb")) @[src/main/scala/GPIO.scala 43:53]
    node _T_474 = and(_T_472, _T_473) @[src/main/scala/GPIO.scala 43:21]
    node _T_475 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 46:30]
    node _T_476 = eq(_T_475, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_11_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_11_T_14 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_11_T_15 = or(_combinedOutputVec_11_T_13, _combinedOutputVec_11_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_12 = bits(io_pins_gpioInput, 11, 11) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_570 = mux(_T_476, _combinedOutputVec_11_T_15, _GEN_567) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_571 = mux(_T_476, _GEN_546, _virtualPortOutputs_4_T_12) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_572 = mux(_T_474, _GEN_570, _GEN_567) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_573 = mux(_T_474, _GEN_571, _GEN_546) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_574 = mux(_T_474, UInt<1>("h1"), _GEN_569) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_477 = eq(found_11, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_478 = eq(regs_virtualToPhysicalMap_5, UInt<4>("hb")) @[src/main/scala/GPIO.scala 43:53]
    node _T_479 = and(_T_477, _T_478) @[src/main/scala/GPIO.scala 43:21]
    node _T_480 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 46:30]
    node _T_481 = eq(_T_480, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_11_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_11_T_17 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_11_T_18 = or(_combinedOutputVec_11_T_16, _combinedOutputVec_11_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_12 = bits(io_pins_gpioInput, 11, 11) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_575 = mux(_T_481, _combinedOutputVec_11_T_18, _GEN_572) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_576 = mux(_T_481, _GEN_547, _virtualPortOutputs_5_T_12) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_577 = mux(_T_479, _GEN_575, _GEN_572) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_578 = mux(_T_479, _GEN_576, _GEN_547) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_579 = mux(_T_479, UInt<1>("h1"), _GEN_574) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_482 = eq(found_11, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_483 = eq(regs_virtualToPhysicalMap_6, UInt<4>("hb")) @[src/main/scala/GPIO.scala 43:53]
    node _T_484 = and(_T_482, _T_483) @[src/main/scala/GPIO.scala 43:21]
    node _T_485 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 46:30]
    node _T_486 = eq(_T_485, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_11_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_11_T_20 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_11_T_21 = or(_combinedOutputVec_11_T_19, _combinedOutputVec_11_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_12 = bits(io_pins_gpioInput, 11, 11) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_580 = mux(_T_486, _combinedOutputVec_11_T_21, _GEN_577) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_581 = mux(_T_486, _GEN_548, _virtualPortOutputs_6_T_12) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_582 = mux(_T_484, _GEN_580, _GEN_577) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_583 = mux(_T_484, _GEN_581, _GEN_548) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_584 = mux(_T_484, UInt<1>("h1"), _GEN_579) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_487 = eq(found_11, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_488 = eq(regs_virtualToPhysicalMap_7, UInt<4>("hb")) @[src/main/scala/GPIO.scala 43:53]
    node _T_489 = and(_T_487, _T_488) @[src/main/scala/GPIO.scala 43:21]
    node _T_490 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 46:30]
    node _T_491 = eq(_T_490, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_11_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_11_T_23 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_11_T_24 = or(_combinedOutputVec_11_T_22, _combinedOutputVec_11_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_12 = bits(io_pins_gpioInput, 11, 11) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_585 = mux(_T_491, _combinedOutputVec_11_T_24, _GEN_582) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_586 = mux(_T_491, _GEN_549, _virtualPortOutputs_7_T_12) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_587 = mux(_T_489, _GEN_585, _GEN_582) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_588 = mux(_T_489, _GEN_586, _GEN_549) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_589 = mux(_T_489, UInt<1>("h1"), _GEN_584) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_590 = mux(_T_451, _GEN_587, _combinedOutputVec_11_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_591 = mux(_T_451, _GEN_553, _GEN_541) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_592 = mux(_T_451, _GEN_589, found_11) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_593 = mux(_T_451, _GEN_558, _GEN_543) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_594 = mux(_T_451, _GEN_563, _GEN_544) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_595 = mux(_T_451, _GEN_568, _GEN_545) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_596 = mux(_T_451, _GEN_573, _GEN_546) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_597 = mux(_T_451, _GEN_578, _GEN_547) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_598 = mux(_T_451, _GEN_583, _GEN_548) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_599 = mux(_T_451, _GEN_588, _GEN_549) @[src/main/scala/GPIO.scala 40:42]
    reg found_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_12) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_12_T = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 37:40]
    node _T_492 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_493 = eq(found_12, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_494 = eq(regs_virtualToPhysicalMap_0, UInt<4>("hc")) @[src/main/scala/GPIO.scala 43:53]
    node _T_495 = and(_T_493, _T_494) @[src/main/scala/GPIO.scala 43:21]
    node _T_496 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 46:30]
    node _T_497 = eq(_T_496, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_12_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_12_T_2 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_12_T_3 = or(_combinedOutputVec_12_T_1, _combinedOutputVec_12_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_13 = bits(io_pins_gpioInput, 12, 12) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_600 = mux(_T_497, _combinedOutputVec_12_T_3, _combinedOutputVec_12_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_601 = mux(_T_497, _GEN_591, _virtualPortOutputs_0_T_13) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_602 = mux(_T_495, _GEN_600, _combinedOutputVec_12_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_603 = mux(_T_495, _GEN_601, _GEN_591) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_604 = mux(_T_495, UInt<1>("h1"), found_12) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_498 = eq(found_12, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_499 = eq(regs_virtualToPhysicalMap_1, UInt<4>("hc")) @[src/main/scala/GPIO.scala 43:53]
    node _T_500 = and(_T_498, _T_499) @[src/main/scala/GPIO.scala 43:21]
    node _T_501 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 46:30]
    node _T_502 = eq(_T_501, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_12_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_12_T_5 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_12_T_6 = or(_combinedOutputVec_12_T_4, _combinedOutputVec_12_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_13 = bits(io_pins_gpioInput, 12, 12) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_605 = mux(_T_502, _combinedOutputVec_12_T_6, _GEN_602) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_606 = mux(_T_502, _GEN_593, _virtualPortOutputs_1_T_13) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_607 = mux(_T_500, _GEN_605, _GEN_602) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_608 = mux(_T_500, _GEN_606, _GEN_593) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_609 = mux(_T_500, UInt<1>("h1"), _GEN_604) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_503 = eq(found_12, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_504 = eq(regs_virtualToPhysicalMap_2, UInt<4>("hc")) @[src/main/scala/GPIO.scala 43:53]
    node _T_505 = and(_T_503, _T_504) @[src/main/scala/GPIO.scala 43:21]
    node _T_506 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 46:30]
    node _T_507 = eq(_T_506, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_12_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_12_T_8 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_12_T_9 = or(_combinedOutputVec_12_T_7, _combinedOutputVec_12_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_13 = bits(io_pins_gpioInput, 12, 12) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_610 = mux(_T_507, _combinedOutputVec_12_T_9, _GEN_607) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_611 = mux(_T_507, _GEN_594, _virtualPortOutputs_2_T_13) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_612 = mux(_T_505, _GEN_610, _GEN_607) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_613 = mux(_T_505, _GEN_611, _GEN_594) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_614 = mux(_T_505, UInt<1>("h1"), _GEN_609) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_508 = eq(found_12, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_509 = eq(regs_virtualToPhysicalMap_3, UInt<4>("hc")) @[src/main/scala/GPIO.scala 43:53]
    node _T_510 = and(_T_508, _T_509) @[src/main/scala/GPIO.scala 43:21]
    node _T_511 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 46:30]
    node _T_512 = eq(_T_511, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_12_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_12_T_11 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_12_T_12 = or(_combinedOutputVec_12_T_10, _combinedOutputVec_12_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_13 = bits(io_pins_gpioInput, 12, 12) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_615 = mux(_T_512, _combinedOutputVec_12_T_12, _GEN_612) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_616 = mux(_T_512, _GEN_595, _virtualPortOutputs_3_T_13) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_617 = mux(_T_510, _GEN_615, _GEN_612) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_618 = mux(_T_510, _GEN_616, _GEN_595) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_619 = mux(_T_510, UInt<1>("h1"), _GEN_614) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_513 = eq(found_12, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_514 = eq(regs_virtualToPhysicalMap_4, UInt<4>("hc")) @[src/main/scala/GPIO.scala 43:53]
    node _T_515 = and(_T_513, _T_514) @[src/main/scala/GPIO.scala 43:21]
    node _T_516 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 46:30]
    node _T_517 = eq(_T_516, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_12_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_12_T_14 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_12_T_15 = or(_combinedOutputVec_12_T_13, _combinedOutputVec_12_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_13 = bits(io_pins_gpioInput, 12, 12) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_620 = mux(_T_517, _combinedOutputVec_12_T_15, _GEN_617) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_621 = mux(_T_517, _GEN_596, _virtualPortOutputs_4_T_13) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_622 = mux(_T_515, _GEN_620, _GEN_617) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_623 = mux(_T_515, _GEN_621, _GEN_596) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_624 = mux(_T_515, UInt<1>("h1"), _GEN_619) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_518 = eq(found_12, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_519 = eq(regs_virtualToPhysicalMap_5, UInt<4>("hc")) @[src/main/scala/GPIO.scala 43:53]
    node _T_520 = and(_T_518, _T_519) @[src/main/scala/GPIO.scala 43:21]
    node _T_521 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 46:30]
    node _T_522 = eq(_T_521, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_12_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_12_T_17 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_12_T_18 = or(_combinedOutputVec_12_T_16, _combinedOutputVec_12_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_13 = bits(io_pins_gpioInput, 12, 12) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_625 = mux(_T_522, _combinedOutputVec_12_T_18, _GEN_622) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_626 = mux(_T_522, _GEN_597, _virtualPortOutputs_5_T_13) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_627 = mux(_T_520, _GEN_625, _GEN_622) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_628 = mux(_T_520, _GEN_626, _GEN_597) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_629 = mux(_T_520, UInt<1>("h1"), _GEN_624) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_523 = eq(found_12, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_524 = eq(regs_virtualToPhysicalMap_6, UInt<4>("hc")) @[src/main/scala/GPIO.scala 43:53]
    node _T_525 = and(_T_523, _T_524) @[src/main/scala/GPIO.scala 43:21]
    node _T_526 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 46:30]
    node _T_527 = eq(_T_526, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_12_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_12_T_20 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_12_T_21 = or(_combinedOutputVec_12_T_19, _combinedOutputVec_12_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_13 = bits(io_pins_gpioInput, 12, 12) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_630 = mux(_T_527, _combinedOutputVec_12_T_21, _GEN_627) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_631 = mux(_T_527, _GEN_598, _virtualPortOutputs_6_T_13) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_632 = mux(_T_525, _GEN_630, _GEN_627) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_633 = mux(_T_525, _GEN_631, _GEN_598) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_634 = mux(_T_525, UInt<1>("h1"), _GEN_629) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_528 = eq(found_12, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_529 = eq(regs_virtualToPhysicalMap_7, UInt<4>("hc")) @[src/main/scala/GPIO.scala 43:53]
    node _T_530 = and(_T_528, _T_529) @[src/main/scala/GPIO.scala 43:21]
    node _T_531 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 46:30]
    node _T_532 = eq(_T_531, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_12_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_12_T_23 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_12_T_24 = or(_combinedOutputVec_12_T_22, _combinedOutputVec_12_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_13 = bits(io_pins_gpioInput, 12, 12) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_635 = mux(_T_532, _combinedOutputVec_12_T_24, _GEN_632) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_636 = mux(_T_532, _GEN_599, _virtualPortOutputs_7_T_13) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_637 = mux(_T_530, _GEN_635, _GEN_632) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_638 = mux(_T_530, _GEN_636, _GEN_599) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_639 = mux(_T_530, UInt<1>("h1"), _GEN_634) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_640 = mux(_T_492, _GEN_637, _combinedOutputVec_12_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_641 = mux(_T_492, _GEN_603, _GEN_591) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_642 = mux(_T_492, _GEN_639, found_12) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_643 = mux(_T_492, _GEN_608, _GEN_593) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_644 = mux(_T_492, _GEN_613, _GEN_594) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_645 = mux(_T_492, _GEN_618, _GEN_595) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_646 = mux(_T_492, _GEN_623, _GEN_596) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_647 = mux(_T_492, _GEN_628, _GEN_597) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_648 = mux(_T_492, _GEN_633, _GEN_598) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_649 = mux(_T_492, _GEN_638, _GEN_599) @[src/main/scala/GPIO.scala 40:42]
    reg found_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_13) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_13_T = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 37:40]
    node _T_533 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_534 = eq(found_13, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_535 = eq(regs_virtualToPhysicalMap_0, UInt<4>("hd")) @[src/main/scala/GPIO.scala 43:53]
    node _T_536 = and(_T_534, _T_535) @[src/main/scala/GPIO.scala 43:21]
    node _T_537 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 46:30]
    node _T_538 = eq(_T_537, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_13_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_13_T_2 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_13_T_3 = or(_combinedOutputVec_13_T_1, _combinedOutputVec_13_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_14 = bits(io_pins_gpioInput, 13, 13) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_650 = mux(_T_538, _combinedOutputVec_13_T_3, _combinedOutputVec_13_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_651 = mux(_T_538, _GEN_641, _virtualPortOutputs_0_T_14) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_652 = mux(_T_536, _GEN_650, _combinedOutputVec_13_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_653 = mux(_T_536, _GEN_651, _GEN_641) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_654 = mux(_T_536, UInt<1>("h1"), found_13) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_539 = eq(found_13, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_540 = eq(regs_virtualToPhysicalMap_1, UInt<4>("hd")) @[src/main/scala/GPIO.scala 43:53]
    node _T_541 = and(_T_539, _T_540) @[src/main/scala/GPIO.scala 43:21]
    node _T_542 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 46:30]
    node _T_543 = eq(_T_542, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_13_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_13_T_5 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_13_T_6 = or(_combinedOutputVec_13_T_4, _combinedOutputVec_13_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_14 = bits(io_pins_gpioInput, 13, 13) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_655 = mux(_T_543, _combinedOutputVec_13_T_6, _GEN_652) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_656 = mux(_T_543, _GEN_643, _virtualPortOutputs_1_T_14) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_657 = mux(_T_541, _GEN_655, _GEN_652) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_658 = mux(_T_541, _GEN_656, _GEN_643) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_659 = mux(_T_541, UInt<1>("h1"), _GEN_654) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_544 = eq(found_13, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_545 = eq(regs_virtualToPhysicalMap_2, UInt<4>("hd")) @[src/main/scala/GPIO.scala 43:53]
    node _T_546 = and(_T_544, _T_545) @[src/main/scala/GPIO.scala 43:21]
    node _T_547 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 46:30]
    node _T_548 = eq(_T_547, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_13_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_13_T_8 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_13_T_9 = or(_combinedOutputVec_13_T_7, _combinedOutputVec_13_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_14 = bits(io_pins_gpioInput, 13, 13) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_660 = mux(_T_548, _combinedOutputVec_13_T_9, _GEN_657) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_661 = mux(_T_548, _GEN_644, _virtualPortOutputs_2_T_14) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_662 = mux(_T_546, _GEN_660, _GEN_657) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_663 = mux(_T_546, _GEN_661, _GEN_644) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_664 = mux(_T_546, UInt<1>("h1"), _GEN_659) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_549 = eq(found_13, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_550 = eq(regs_virtualToPhysicalMap_3, UInt<4>("hd")) @[src/main/scala/GPIO.scala 43:53]
    node _T_551 = and(_T_549, _T_550) @[src/main/scala/GPIO.scala 43:21]
    node _T_552 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 46:30]
    node _T_553 = eq(_T_552, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_13_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_13_T_11 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_13_T_12 = or(_combinedOutputVec_13_T_10, _combinedOutputVec_13_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_14 = bits(io_pins_gpioInput, 13, 13) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_665 = mux(_T_553, _combinedOutputVec_13_T_12, _GEN_662) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_666 = mux(_T_553, _GEN_645, _virtualPortOutputs_3_T_14) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_667 = mux(_T_551, _GEN_665, _GEN_662) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_668 = mux(_T_551, _GEN_666, _GEN_645) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_669 = mux(_T_551, UInt<1>("h1"), _GEN_664) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_554 = eq(found_13, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_555 = eq(regs_virtualToPhysicalMap_4, UInt<4>("hd")) @[src/main/scala/GPIO.scala 43:53]
    node _T_556 = and(_T_554, _T_555) @[src/main/scala/GPIO.scala 43:21]
    node _T_557 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 46:30]
    node _T_558 = eq(_T_557, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_13_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_13_T_14 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_13_T_15 = or(_combinedOutputVec_13_T_13, _combinedOutputVec_13_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_14 = bits(io_pins_gpioInput, 13, 13) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_670 = mux(_T_558, _combinedOutputVec_13_T_15, _GEN_667) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_671 = mux(_T_558, _GEN_646, _virtualPortOutputs_4_T_14) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_672 = mux(_T_556, _GEN_670, _GEN_667) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_673 = mux(_T_556, _GEN_671, _GEN_646) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_674 = mux(_T_556, UInt<1>("h1"), _GEN_669) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_559 = eq(found_13, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_560 = eq(regs_virtualToPhysicalMap_5, UInt<4>("hd")) @[src/main/scala/GPIO.scala 43:53]
    node _T_561 = and(_T_559, _T_560) @[src/main/scala/GPIO.scala 43:21]
    node _T_562 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 46:30]
    node _T_563 = eq(_T_562, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_13_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_13_T_17 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_13_T_18 = or(_combinedOutputVec_13_T_16, _combinedOutputVec_13_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_14 = bits(io_pins_gpioInput, 13, 13) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_675 = mux(_T_563, _combinedOutputVec_13_T_18, _GEN_672) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_676 = mux(_T_563, _GEN_647, _virtualPortOutputs_5_T_14) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_677 = mux(_T_561, _GEN_675, _GEN_672) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_678 = mux(_T_561, _GEN_676, _GEN_647) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_679 = mux(_T_561, UInt<1>("h1"), _GEN_674) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_564 = eq(found_13, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_565 = eq(regs_virtualToPhysicalMap_6, UInt<4>("hd")) @[src/main/scala/GPIO.scala 43:53]
    node _T_566 = and(_T_564, _T_565) @[src/main/scala/GPIO.scala 43:21]
    node _T_567 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 46:30]
    node _T_568 = eq(_T_567, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_13_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_13_T_20 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_13_T_21 = or(_combinedOutputVec_13_T_19, _combinedOutputVec_13_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_14 = bits(io_pins_gpioInput, 13, 13) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_680 = mux(_T_568, _combinedOutputVec_13_T_21, _GEN_677) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_681 = mux(_T_568, _GEN_648, _virtualPortOutputs_6_T_14) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_682 = mux(_T_566, _GEN_680, _GEN_677) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_683 = mux(_T_566, _GEN_681, _GEN_648) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_684 = mux(_T_566, UInt<1>("h1"), _GEN_679) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_569 = eq(found_13, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_570 = eq(regs_virtualToPhysicalMap_7, UInt<4>("hd")) @[src/main/scala/GPIO.scala 43:53]
    node _T_571 = and(_T_569, _T_570) @[src/main/scala/GPIO.scala 43:21]
    node _T_572 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 46:30]
    node _T_573 = eq(_T_572, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_13_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_13_T_23 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_13_T_24 = or(_combinedOutputVec_13_T_22, _combinedOutputVec_13_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_14 = bits(io_pins_gpioInput, 13, 13) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_685 = mux(_T_573, _combinedOutputVec_13_T_24, _GEN_682) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_686 = mux(_T_573, _GEN_649, _virtualPortOutputs_7_T_14) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_687 = mux(_T_571, _GEN_685, _GEN_682) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_688 = mux(_T_571, _GEN_686, _GEN_649) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_689 = mux(_T_571, UInt<1>("h1"), _GEN_684) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_690 = mux(_T_533, _GEN_687, _combinedOutputVec_13_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_691 = mux(_T_533, _GEN_653, _GEN_641) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_692 = mux(_T_533, _GEN_689, found_13) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_693 = mux(_T_533, _GEN_658, _GEN_643) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_694 = mux(_T_533, _GEN_663, _GEN_644) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_695 = mux(_T_533, _GEN_668, _GEN_645) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_696 = mux(_T_533, _GEN_673, _GEN_646) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_697 = mux(_T_533, _GEN_678, _GEN_647) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_698 = mux(_T_533, _GEN_683, _GEN_648) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_699 = mux(_T_533, _GEN_688, _GEN_649) @[src/main/scala/GPIO.scala 40:42]
    reg found_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_14) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_14_T = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 37:40]
    node _T_574 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_575 = eq(found_14, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_576 = eq(regs_virtualToPhysicalMap_0, UInt<4>("he")) @[src/main/scala/GPIO.scala 43:53]
    node _T_577 = and(_T_575, _T_576) @[src/main/scala/GPIO.scala 43:21]
    node _T_578 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 46:30]
    node _T_579 = eq(_T_578, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_14_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_14_T_2 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_14_T_3 = or(_combinedOutputVec_14_T_1, _combinedOutputVec_14_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_15 = bits(io_pins_gpioInput, 14, 14) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_700 = mux(_T_579, _combinedOutputVec_14_T_3, _combinedOutputVec_14_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_701 = mux(_T_579, _GEN_691, _virtualPortOutputs_0_T_15) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_702 = mux(_T_577, _GEN_700, _combinedOutputVec_14_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_703 = mux(_T_577, _GEN_701, _GEN_691) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_704 = mux(_T_577, UInt<1>("h1"), found_14) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_580 = eq(found_14, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_581 = eq(regs_virtualToPhysicalMap_1, UInt<4>("he")) @[src/main/scala/GPIO.scala 43:53]
    node _T_582 = and(_T_580, _T_581) @[src/main/scala/GPIO.scala 43:21]
    node _T_583 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 46:30]
    node _T_584 = eq(_T_583, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_14_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_14_T_5 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_14_T_6 = or(_combinedOutputVec_14_T_4, _combinedOutputVec_14_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_15 = bits(io_pins_gpioInput, 14, 14) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_705 = mux(_T_584, _combinedOutputVec_14_T_6, _GEN_702) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_706 = mux(_T_584, _GEN_693, _virtualPortOutputs_1_T_15) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_707 = mux(_T_582, _GEN_705, _GEN_702) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_708 = mux(_T_582, _GEN_706, _GEN_693) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_709 = mux(_T_582, UInt<1>("h1"), _GEN_704) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_585 = eq(found_14, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_586 = eq(regs_virtualToPhysicalMap_2, UInt<4>("he")) @[src/main/scala/GPIO.scala 43:53]
    node _T_587 = and(_T_585, _T_586) @[src/main/scala/GPIO.scala 43:21]
    node _T_588 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 46:30]
    node _T_589 = eq(_T_588, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_14_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_14_T_8 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_14_T_9 = or(_combinedOutputVec_14_T_7, _combinedOutputVec_14_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_15 = bits(io_pins_gpioInput, 14, 14) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_710 = mux(_T_589, _combinedOutputVec_14_T_9, _GEN_707) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_711 = mux(_T_589, _GEN_694, _virtualPortOutputs_2_T_15) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_712 = mux(_T_587, _GEN_710, _GEN_707) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_713 = mux(_T_587, _GEN_711, _GEN_694) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_714 = mux(_T_587, UInt<1>("h1"), _GEN_709) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_590 = eq(found_14, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_591 = eq(regs_virtualToPhysicalMap_3, UInt<4>("he")) @[src/main/scala/GPIO.scala 43:53]
    node _T_592 = and(_T_590, _T_591) @[src/main/scala/GPIO.scala 43:21]
    node _T_593 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 46:30]
    node _T_594 = eq(_T_593, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_14_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_14_T_11 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_14_T_12 = or(_combinedOutputVec_14_T_10, _combinedOutputVec_14_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_15 = bits(io_pins_gpioInput, 14, 14) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_715 = mux(_T_594, _combinedOutputVec_14_T_12, _GEN_712) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_716 = mux(_T_594, _GEN_695, _virtualPortOutputs_3_T_15) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_717 = mux(_T_592, _GEN_715, _GEN_712) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_718 = mux(_T_592, _GEN_716, _GEN_695) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_719 = mux(_T_592, UInt<1>("h1"), _GEN_714) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_595 = eq(found_14, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_596 = eq(regs_virtualToPhysicalMap_4, UInt<4>("he")) @[src/main/scala/GPIO.scala 43:53]
    node _T_597 = and(_T_595, _T_596) @[src/main/scala/GPIO.scala 43:21]
    node _T_598 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 46:30]
    node _T_599 = eq(_T_598, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_14_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_14_T_14 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_14_T_15 = or(_combinedOutputVec_14_T_13, _combinedOutputVec_14_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_15 = bits(io_pins_gpioInput, 14, 14) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_720 = mux(_T_599, _combinedOutputVec_14_T_15, _GEN_717) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_721 = mux(_T_599, _GEN_696, _virtualPortOutputs_4_T_15) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_722 = mux(_T_597, _GEN_720, _GEN_717) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_723 = mux(_T_597, _GEN_721, _GEN_696) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_724 = mux(_T_597, UInt<1>("h1"), _GEN_719) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_600 = eq(found_14, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_601 = eq(regs_virtualToPhysicalMap_5, UInt<4>("he")) @[src/main/scala/GPIO.scala 43:53]
    node _T_602 = and(_T_600, _T_601) @[src/main/scala/GPIO.scala 43:21]
    node _T_603 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 46:30]
    node _T_604 = eq(_T_603, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_14_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_14_T_17 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_14_T_18 = or(_combinedOutputVec_14_T_16, _combinedOutputVec_14_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_15 = bits(io_pins_gpioInput, 14, 14) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_725 = mux(_T_604, _combinedOutputVec_14_T_18, _GEN_722) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_726 = mux(_T_604, _GEN_697, _virtualPortOutputs_5_T_15) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_727 = mux(_T_602, _GEN_725, _GEN_722) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_728 = mux(_T_602, _GEN_726, _GEN_697) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_729 = mux(_T_602, UInt<1>("h1"), _GEN_724) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_605 = eq(found_14, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_606 = eq(regs_virtualToPhysicalMap_6, UInt<4>("he")) @[src/main/scala/GPIO.scala 43:53]
    node _T_607 = and(_T_605, _T_606) @[src/main/scala/GPIO.scala 43:21]
    node _T_608 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 46:30]
    node _T_609 = eq(_T_608, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_14_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_14_T_20 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_14_T_21 = or(_combinedOutputVec_14_T_19, _combinedOutputVec_14_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_15 = bits(io_pins_gpioInput, 14, 14) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_730 = mux(_T_609, _combinedOutputVec_14_T_21, _GEN_727) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_731 = mux(_T_609, _GEN_698, _virtualPortOutputs_6_T_15) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_732 = mux(_T_607, _GEN_730, _GEN_727) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_733 = mux(_T_607, _GEN_731, _GEN_698) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_734 = mux(_T_607, UInt<1>("h1"), _GEN_729) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_610 = eq(found_14, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_611 = eq(regs_virtualToPhysicalMap_7, UInt<4>("he")) @[src/main/scala/GPIO.scala 43:53]
    node _T_612 = and(_T_610, _T_611) @[src/main/scala/GPIO.scala 43:21]
    node _T_613 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 46:30]
    node _T_614 = eq(_T_613, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_14_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_14_T_23 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_14_T_24 = or(_combinedOutputVec_14_T_22, _combinedOutputVec_14_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_15 = bits(io_pins_gpioInput, 14, 14) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_735 = mux(_T_614, _combinedOutputVec_14_T_24, _GEN_732) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_736 = mux(_T_614, _GEN_699, _virtualPortOutputs_7_T_15) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_737 = mux(_T_612, _GEN_735, _GEN_732) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_738 = mux(_T_612, _GEN_736, _GEN_699) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_739 = mux(_T_612, UInt<1>("h1"), _GEN_734) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_740 = mux(_T_574, _GEN_737, _combinedOutputVec_14_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_741 = mux(_T_574, _GEN_703, _GEN_691) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_742 = mux(_T_574, _GEN_739, found_14) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_743 = mux(_T_574, _GEN_708, _GEN_693) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_744 = mux(_T_574, _GEN_713, _GEN_694) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_745 = mux(_T_574, _GEN_718, _GEN_695) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_746 = mux(_T_574, _GEN_723, _GEN_696) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_747 = mux(_T_574, _GEN_728, _GEN_697) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_748 = mux(_T_574, _GEN_733, _GEN_698) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_749 = mux(_T_574, _GEN_738, _GEN_699) @[src/main/scala/GPIO.scala 40:42]
    reg found_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_15) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_15_T = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 37:40]
    node _T_615 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_616 = eq(found_15, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_617 = eq(regs_virtualToPhysicalMap_0, UInt<4>("hf")) @[src/main/scala/GPIO.scala 43:53]
    node _T_618 = and(_T_616, _T_617) @[src/main/scala/GPIO.scala 43:21]
    node _T_619 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 46:30]
    node _T_620 = eq(_T_619, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_15_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_15_T_2 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_15_T_3 = or(_combinedOutputVec_15_T_1, _combinedOutputVec_15_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_16 = bits(io_pins_gpioInput, 15, 15) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_750 = mux(_T_620, _combinedOutputVec_15_T_3, _combinedOutputVec_15_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_751 = mux(_T_620, _GEN_741, _virtualPortOutputs_0_T_16) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_752 = mux(_T_618, _GEN_750, _combinedOutputVec_15_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_753 = mux(_T_618, _GEN_751, _GEN_741) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_754 = mux(_T_618, UInt<1>("h1"), found_15) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_621 = eq(found_15, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_622 = eq(regs_virtualToPhysicalMap_1, UInt<4>("hf")) @[src/main/scala/GPIO.scala 43:53]
    node _T_623 = and(_T_621, _T_622) @[src/main/scala/GPIO.scala 43:21]
    node _T_624 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 46:30]
    node _T_625 = eq(_T_624, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_15_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_15_T_5 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_15_T_6 = or(_combinedOutputVec_15_T_4, _combinedOutputVec_15_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_16 = bits(io_pins_gpioInput, 15, 15) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_755 = mux(_T_625, _combinedOutputVec_15_T_6, _GEN_752) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_756 = mux(_T_625, _GEN_743, _virtualPortOutputs_1_T_16) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_757 = mux(_T_623, _GEN_755, _GEN_752) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_758 = mux(_T_623, _GEN_756, _GEN_743) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_759 = mux(_T_623, UInt<1>("h1"), _GEN_754) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_626 = eq(found_15, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_627 = eq(regs_virtualToPhysicalMap_2, UInt<4>("hf")) @[src/main/scala/GPIO.scala 43:53]
    node _T_628 = and(_T_626, _T_627) @[src/main/scala/GPIO.scala 43:21]
    node _T_629 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 46:30]
    node _T_630 = eq(_T_629, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_15_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_15_T_8 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_15_T_9 = or(_combinedOutputVec_15_T_7, _combinedOutputVec_15_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_16 = bits(io_pins_gpioInput, 15, 15) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_760 = mux(_T_630, _combinedOutputVec_15_T_9, _GEN_757) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_761 = mux(_T_630, _GEN_744, _virtualPortOutputs_2_T_16) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_762 = mux(_T_628, _GEN_760, _GEN_757) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_763 = mux(_T_628, _GEN_761, _GEN_744) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_764 = mux(_T_628, UInt<1>("h1"), _GEN_759) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_631 = eq(found_15, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_632 = eq(regs_virtualToPhysicalMap_3, UInt<4>("hf")) @[src/main/scala/GPIO.scala 43:53]
    node _T_633 = and(_T_631, _T_632) @[src/main/scala/GPIO.scala 43:21]
    node _T_634 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 46:30]
    node _T_635 = eq(_T_634, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_15_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_15_T_11 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_15_T_12 = or(_combinedOutputVec_15_T_10, _combinedOutputVec_15_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_16 = bits(io_pins_gpioInput, 15, 15) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_765 = mux(_T_635, _combinedOutputVec_15_T_12, _GEN_762) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_766 = mux(_T_635, _GEN_745, _virtualPortOutputs_3_T_16) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_767 = mux(_T_633, _GEN_765, _GEN_762) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_768 = mux(_T_633, _GEN_766, _GEN_745) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_769 = mux(_T_633, UInt<1>("h1"), _GEN_764) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_636 = eq(found_15, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_637 = eq(regs_virtualToPhysicalMap_4, UInt<4>("hf")) @[src/main/scala/GPIO.scala 43:53]
    node _T_638 = and(_T_636, _T_637) @[src/main/scala/GPIO.scala 43:21]
    node _T_639 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 46:30]
    node _T_640 = eq(_T_639, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_15_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_15_T_14 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_15_T_15 = or(_combinedOutputVec_15_T_13, _combinedOutputVec_15_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_16 = bits(io_pins_gpioInput, 15, 15) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_770 = mux(_T_640, _combinedOutputVec_15_T_15, _GEN_767) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_771 = mux(_T_640, _GEN_746, _virtualPortOutputs_4_T_16) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_772 = mux(_T_638, _GEN_770, _GEN_767) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_773 = mux(_T_638, _GEN_771, _GEN_746) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_774 = mux(_T_638, UInt<1>("h1"), _GEN_769) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_641 = eq(found_15, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_642 = eq(regs_virtualToPhysicalMap_5, UInt<4>("hf")) @[src/main/scala/GPIO.scala 43:53]
    node _T_643 = and(_T_641, _T_642) @[src/main/scala/GPIO.scala 43:21]
    node _T_644 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 46:30]
    node _T_645 = eq(_T_644, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_15_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_15_T_17 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_15_T_18 = or(_combinedOutputVec_15_T_16, _combinedOutputVec_15_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_16 = bits(io_pins_gpioInput, 15, 15) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_775 = mux(_T_645, _combinedOutputVec_15_T_18, _GEN_772) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_776 = mux(_T_645, _GEN_747, _virtualPortOutputs_5_T_16) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_777 = mux(_T_643, _GEN_775, _GEN_772) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_778 = mux(_T_643, _GEN_776, _GEN_747) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_779 = mux(_T_643, UInt<1>("h1"), _GEN_774) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_646 = eq(found_15, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_647 = eq(regs_virtualToPhysicalMap_6, UInt<4>("hf")) @[src/main/scala/GPIO.scala 43:53]
    node _T_648 = and(_T_646, _T_647) @[src/main/scala/GPIO.scala 43:21]
    node _T_649 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 46:30]
    node _T_650 = eq(_T_649, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_15_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_15_T_20 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_15_T_21 = or(_combinedOutputVec_15_T_19, _combinedOutputVec_15_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_16 = bits(io_pins_gpioInput, 15, 15) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_780 = mux(_T_650, _combinedOutputVec_15_T_21, _GEN_777) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_781 = mux(_T_650, _GEN_748, _virtualPortOutputs_6_T_16) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_782 = mux(_T_648, _GEN_780, _GEN_777) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_783 = mux(_T_648, _GEN_781, _GEN_748) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_784 = mux(_T_648, UInt<1>("h1"), _GEN_779) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_651 = eq(found_15, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_652 = eq(regs_virtualToPhysicalMap_7, UInt<4>("hf")) @[src/main/scala/GPIO.scala 43:53]
    node _T_653 = and(_T_651, _T_652) @[src/main/scala/GPIO.scala 43:21]
    node _T_654 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 46:30]
    node _T_655 = eq(_T_654, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_15_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_15_T_23 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_15_T_24 = or(_combinedOutputVec_15_T_22, _combinedOutputVec_15_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_16 = bits(io_pins_gpioInput, 15, 15) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_785 = mux(_T_655, _combinedOutputVec_15_T_24, _GEN_782) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_786 = mux(_T_655, _GEN_749, _virtualPortOutputs_7_T_16) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_787 = mux(_T_653, _GEN_785, _GEN_782) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_788 = mux(_T_653, _GEN_786, _GEN_749) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_789 = mux(_T_653, UInt<1>("h1"), _GEN_784) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_790 = mux(_T_615, _GEN_787, _combinedOutputVec_15_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_791 = mux(_T_615, _GEN_753, _GEN_741) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_792 = mux(_T_615, _GEN_789, found_15) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_793 = mux(_T_615, _GEN_758, _GEN_743) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_794 = mux(_T_615, _GEN_763, _GEN_744) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_795 = mux(_T_615, _GEN_768, _GEN_745) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_796 = mux(_T_615, _GEN_773, _GEN_746) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_797 = mux(_T_615, _GEN_778, _GEN_747) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_798 = mux(_T_615, _GEN_783, _GEN_748) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_799 = mux(_T_615, _GEN_788, _GEN_749) @[src/main/scala/GPIO.scala 40:42]
    reg found_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_16) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_16_T = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 37:40]
    node _T_656 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_657 = eq(found_16, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_658 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h10")) @[src/main/scala/GPIO.scala 43:53]
    node _T_659 = and(_T_657, _T_658) @[src/main/scala/GPIO.scala 43:21]
    node _T_660 = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 46:30]
    node _T_661 = eq(_T_660, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_16_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_16_T_2 = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_16_T_3 = or(_combinedOutputVec_16_T_1, _combinedOutputVec_16_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_17 = bits(io_pins_gpioInput, 16, 16) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_800 = mux(_T_661, _combinedOutputVec_16_T_3, _combinedOutputVec_16_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_801 = mux(_T_661, _GEN_791, _virtualPortOutputs_0_T_17) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_802 = mux(_T_659, _GEN_800, _combinedOutputVec_16_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_803 = mux(_T_659, _GEN_801, _GEN_791) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_804 = mux(_T_659, UInt<1>("h1"), found_16) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_662 = eq(found_16, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_663 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h10")) @[src/main/scala/GPIO.scala 43:53]
    node _T_664 = and(_T_662, _T_663) @[src/main/scala/GPIO.scala 43:21]
    node _T_665 = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 46:30]
    node _T_666 = eq(_T_665, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_16_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_16_T_5 = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_16_T_6 = or(_combinedOutputVec_16_T_4, _combinedOutputVec_16_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_17 = bits(io_pins_gpioInput, 16, 16) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_805 = mux(_T_666, _combinedOutputVec_16_T_6, _GEN_802) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_806 = mux(_T_666, _GEN_793, _virtualPortOutputs_1_T_17) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_807 = mux(_T_664, _GEN_805, _GEN_802) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_808 = mux(_T_664, _GEN_806, _GEN_793) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_809 = mux(_T_664, UInt<1>("h1"), _GEN_804) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_667 = eq(found_16, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_668 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h10")) @[src/main/scala/GPIO.scala 43:53]
    node _T_669 = and(_T_667, _T_668) @[src/main/scala/GPIO.scala 43:21]
    node _T_670 = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 46:30]
    node _T_671 = eq(_T_670, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_16_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_16_T_8 = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_16_T_9 = or(_combinedOutputVec_16_T_7, _combinedOutputVec_16_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_17 = bits(io_pins_gpioInput, 16, 16) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_810 = mux(_T_671, _combinedOutputVec_16_T_9, _GEN_807) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_811 = mux(_T_671, _GEN_794, _virtualPortOutputs_2_T_17) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_812 = mux(_T_669, _GEN_810, _GEN_807) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_813 = mux(_T_669, _GEN_811, _GEN_794) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_814 = mux(_T_669, UInt<1>("h1"), _GEN_809) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_672 = eq(found_16, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_673 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h10")) @[src/main/scala/GPIO.scala 43:53]
    node _T_674 = and(_T_672, _T_673) @[src/main/scala/GPIO.scala 43:21]
    node _T_675 = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 46:30]
    node _T_676 = eq(_T_675, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_16_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_16_T_11 = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_16_T_12 = or(_combinedOutputVec_16_T_10, _combinedOutputVec_16_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_17 = bits(io_pins_gpioInput, 16, 16) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_815 = mux(_T_676, _combinedOutputVec_16_T_12, _GEN_812) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_816 = mux(_T_676, _GEN_795, _virtualPortOutputs_3_T_17) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_817 = mux(_T_674, _GEN_815, _GEN_812) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_818 = mux(_T_674, _GEN_816, _GEN_795) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_819 = mux(_T_674, UInt<1>("h1"), _GEN_814) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_677 = eq(found_16, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_678 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h10")) @[src/main/scala/GPIO.scala 43:53]
    node _T_679 = and(_T_677, _T_678) @[src/main/scala/GPIO.scala 43:21]
    node _T_680 = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 46:30]
    node _T_681 = eq(_T_680, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_16_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_16_T_14 = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_16_T_15 = or(_combinedOutputVec_16_T_13, _combinedOutputVec_16_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_17 = bits(io_pins_gpioInput, 16, 16) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_820 = mux(_T_681, _combinedOutputVec_16_T_15, _GEN_817) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_821 = mux(_T_681, _GEN_796, _virtualPortOutputs_4_T_17) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_822 = mux(_T_679, _GEN_820, _GEN_817) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_823 = mux(_T_679, _GEN_821, _GEN_796) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_824 = mux(_T_679, UInt<1>("h1"), _GEN_819) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_682 = eq(found_16, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_683 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h10")) @[src/main/scala/GPIO.scala 43:53]
    node _T_684 = and(_T_682, _T_683) @[src/main/scala/GPIO.scala 43:21]
    node _T_685 = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 46:30]
    node _T_686 = eq(_T_685, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_16_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_16_T_17 = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_16_T_18 = or(_combinedOutputVec_16_T_16, _combinedOutputVec_16_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_17 = bits(io_pins_gpioInput, 16, 16) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_825 = mux(_T_686, _combinedOutputVec_16_T_18, _GEN_822) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_826 = mux(_T_686, _GEN_797, _virtualPortOutputs_5_T_17) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_827 = mux(_T_684, _GEN_825, _GEN_822) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_828 = mux(_T_684, _GEN_826, _GEN_797) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_829 = mux(_T_684, UInt<1>("h1"), _GEN_824) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_687 = eq(found_16, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_688 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h10")) @[src/main/scala/GPIO.scala 43:53]
    node _T_689 = and(_T_687, _T_688) @[src/main/scala/GPIO.scala 43:21]
    node _T_690 = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 46:30]
    node _T_691 = eq(_T_690, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_16_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_16_T_20 = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_16_T_21 = or(_combinedOutputVec_16_T_19, _combinedOutputVec_16_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_17 = bits(io_pins_gpioInput, 16, 16) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_830 = mux(_T_691, _combinedOutputVec_16_T_21, _GEN_827) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_831 = mux(_T_691, _GEN_798, _virtualPortOutputs_6_T_17) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_832 = mux(_T_689, _GEN_830, _GEN_827) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_833 = mux(_T_689, _GEN_831, _GEN_798) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_834 = mux(_T_689, UInt<1>("h1"), _GEN_829) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_692 = eq(found_16, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_693 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h10")) @[src/main/scala/GPIO.scala 43:53]
    node _T_694 = and(_T_692, _T_693) @[src/main/scala/GPIO.scala 43:21]
    node _T_695 = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 46:30]
    node _T_696 = eq(_T_695, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_16_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_16_T_23 = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_16_T_24 = or(_combinedOutputVec_16_T_22, _combinedOutputVec_16_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_17 = bits(io_pins_gpioInput, 16, 16) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_835 = mux(_T_696, _combinedOutputVec_16_T_24, _GEN_832) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_836 = mux(_T_696, _GEN_799, _virtualPortOutputs_7_T_17) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_837 = mux(_T_694, _GEN_835, _GEN_832) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_838 = mux(_T_694, _GEN_836, _GEN_799) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_839 = mux(_T_694, UInt<1>("h1"), _GEN_834) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_840 = mux(_T_656, _GEN_837, _combinedOutputVec_16_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_841 = mux(_T_656, _GEN_803, _GEN_791) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_842 = mux(_T_656, _GEN_839, found_16) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_843 = mux(_T_656, _GEN_808, _GEN_793) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_844 = mux(_T_656, _GEN_813, _GEN_794) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_845 = mux(_T_656, _GEN_818, _GEN_795) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_846 = mux(_T_656, _GEN_823, _GEN_796) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_847 = mux(_T_656, _GEN_828, _GEN_797) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_848 = mux(_T_656, _GEN_833, _GEN_798) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_849 = mux(_T_656, _GEN_838, _GEN_799) @[src/main/scala/GPIO.scala 40:42]
    reg found_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_17) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_17_T = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 37:40]
    node _T_697 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_698 = eq(found_17, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_699 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h11")) @[src/main/scala/GPIO.scala 43:53]
    node _T_700 = and(_T_698, _T_699) @[src/main/scala/GPIO.scala 43:21]
    node _T_701 = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 46:30]
    node _T_702 = eq(_T_701, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_17_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_17_T_2 = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_17_T_3 = or(_combinedOutputVec_17_T_1, _combinedOutputVec_17_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_18 = bits(io_pins_gpioInput, 17, 17) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_850 = mux(_T_702, _combinedOutputVec_17_T_3, _combinedOutputVec_17_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_851 = mux(_T_702, _GEN_841, _virtualPortOutputs_0_T_18) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_852 = mux(_T_700, _GEN_850, _combinedOutputVec_17_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_853 = mux(_T_700, _GEN_851, _GEN_841) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_854 = mux(_T_700, UInt<1>("h1"), found_17) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_703 = eq(found_17, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_704 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h11")) @[src/main/scala/GPIO.scala 43:53]
    node _T_705 = and(_T_703, _T_704) @[src/main/scala/GPIO.scala 43:21]
    node _T_706 = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 46:30]
    node _T_707 = eq(_T_706, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_17_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_17_T_5 = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_17_T_6 = or(_combinedOutputVec_17_T_4, _combinedOutputVec_17_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_18 = bits(io_pins_gpioInput, 17, 17) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_855 = mux(_T_707, _combinedOutputVec_17_T_6, _GEN_852) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_856 = mux(_T_707, _GEN_843, _virtualPortOutputs_1_T_18) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_857 = mux(_T_705, _GEN_855, _GEN_852) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_858 = mux(_T_705, _GEN_856, _GEN_843) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_859 = mux(_T_705, UInt<1>("h1"), _GEN_854) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_708 = eq(found_17, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_709 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h11")) @[src/main/scala/GPIO.scala 43:53]
    node _T_710 = and(_T_708, _T_709) @[src/main/scala/GPIO.scala 43:21]
    node _T_711 = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 46:30]
    node _T_712 = eq(_T_711, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_17_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_17_T_8 = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_17_T_9 = or(_combinedOutputVec_17_T_7, _combinedOutputVec_17_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_18 = bits(io_pins_gpioInput, 17, 17) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_860 = mux(_T_712, _combinedOutputVec_17_T_9, _GEN_857) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_861 = mux(_T_712, _GEN_844, _virtualPortOutputs_2_T_18) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_862 = mux(_T_710, _GEN_860, _GEN_857) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_863 = mux(_T_710, _GEN_861, _GEN_844) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_864 = mux(_T_710, UInt<1>("h1"), _GEN_859) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_713 = eq(found_17, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_714 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h11")) @[src/main/scala/GPIO.scala 43:53]
    node _T_715 = and(_T_713, _T_714) @[src/main/scala/GPIO.scala 43:21]
    node _T_716 = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 46:30]
    node _T_717 = eq(_T_716, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_17_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_17_T_11 = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_17_T_12 = or(_combinedOutputVec_17_T_10, _combinedOutputVec_17_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_18 = bits(io_pins_gpioInput, 17, 17) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_865 = mux(_T_717, _combinedOutputVec_17_T_12, _GEN_862) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_866 = mux(_T_717, _GEN_845, _virtualPortOutputs_3_T_18) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_867 = mux(_T_715, _GEN_865, _GEN_862) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_868 = mux(_T_715, _GEN_866, _GEN_845) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_869 = mux(_T_715, UInt<1>("h1"), _GEN_864) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_718 = eq(found_17, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_719 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h11")) @[src/main/scala/GPIO.scala 43:53]
    node _T_720 = and(_T_718, _T_719) @[src/main/scala/GPIO.scala 43:21]
    node _T_721 = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 46:30]
    node _T_722 = eq(_T_721, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_17_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_17_T_14 = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_17_T_15 = or(_combinedOutputVec_17_T_13, _combinedOutputVec_17_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_18 = bits(io_pins_gpioInput, 17, 17) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_870 = mux(_T_722, _combinedOutputVec_17_T_15, _GEN_867) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_871 = mux(_T_722, _GEN_846, _virtualPortOutputs_4_T_18) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_872 = mux(_T_720, _GEN_870, _GEN_867) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_873 = mux(_T_720, _GEN_871, _GEN_846) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_874 = mux(_T_720, UInt<1>("h1"), _GEN_869) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_723 = eq(found_17, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_724 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h11")) @[src/main/scala/GPIO.scala 43:53]
    node _T_725 = and(_T_723, _T_724) @[src/main/scala/GPIO.scala 43:21]
    node _T_726 = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 46:30]
    node _T_727 = eq(_T_726, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_17_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_17_T_17 = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_17_T_18 = or(_combinedOutputVec_17_T_16, _combinedOutputVec_17_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_18 = bits(io_pins_gpioInput, 17, 17) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_875 = mux(_T_727, _combinedOutputVec_17_T_18, _GEN_872) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_876 = mux(_T_727, _GEN_847, _virtualPortOutputs_5_T_18) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_877 = mux(_T_725, _GEN_875, _GEN_872) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_878 = mux(_T_725, _GEN_876, _GEN_847) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_879 = mux(_T_725, UInt<1>("h1"), _GEN_874) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_728 = eq(found_17, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_729 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h11")) @[src/main/scala/GPIO.scala 43:53]
    node _T_730 = and(_T_728, _T_729) @[src/main/scala/GPIO.scala 43:21]
    node _T_731 = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 46:30]
    node _T_732 = eq(_T_731, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_17_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_17_T_20 = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_17_T_21 = or(_combinedOutputVec_17_T_19, _combinedOutputVec_17_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_18 = bits(io_pins_gpioInput, 17, 17) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_880 = mux(_T_732, _combinedOutputVec_17_T_21, _GEN_877) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_881 = mux(_T_732, _GEN_848, _virtualPortOutputs_6_T_18) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_882 = mux(_T_730, _GEN_880, _GEN_877) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_883 = mux(_T_730, _GEN_881, _GEN_848) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_884 = mux(_T_730, UInt<1>("h1"), _GEN_879) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_733 = eq(found_17, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_734 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h11")) @[src/main/scala/GPIO.scala 43:53]
    node _T_735 = and(_T_733, _T_734) @[src/main/scala/GPIO.scala 43:21]
    node _T_736 = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 46:30]
    node _T_737 = eq(_T_736, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_17_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_17_T_23 = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_17_T_24 = or(_combinedOutputVec_17_T_22, _combinedOutputVec_17_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_18 = bits(io_pins_gpioInput, 17, 17) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_885 = mux(_T_737, _combinedOutputVec_17_T_24, _GEN_882) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_886 = mux(_T_737, _GEN_849, _virtualPortOutputs_7_T_18) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_887 = mux(_T_735, _GEN_885, _GEN_882) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_888 = mux(_T_735, _GEN_886, _GEN_849) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_889 = mux(_T_735, UInt<1>("h1"), _GEN_884) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_890 = mux(_T_697, _GEN_887, _combinedOutputVec_17_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_891 = mux(_T_697, _GEN_853, _GEN_841) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_892 = mux(_T_697, _GEN_889, found_17) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_893 = mux(_T_697, _GEN_858, _GEN_843) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_894 = mux(_T_697, _GEN_863, _GEN_844) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_895 = mux(_T_697, _GEN_868, _GEN_845) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_896 = mux(_T_697, _GEN_873, _GEN_846) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_897 = mux(_T_697, _GEN_878, _GEN_847) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_898 = mux(_T_697, _GEN_883, _GEN_848) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_899 = mux(_T_697, _GEN_888, _GEN_849) @[src/main/scala/GPIO.scala 40:42]
    reg found_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_18) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_18_T = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 37:40]
    node _T_738 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_739 = eq(found_18, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_740 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h12")) @[src/main/scala/GPIO.scala 43:53]
    node _T_741 = and(_T_739, _T_740) @[src/main/scala/GPIO.scala 43:21]
    node _T_742 = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 46:30]
    node _T_743 = eq(_T_742, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_18_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_18_T_2 = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_18_T_3 = or(_combinedOutputVec_18_T_1, _combinedOutputVec_18_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_19 = bits(io_pins_gpioInput, 18, 18) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_900 = mux(_T_743, _combinedOutputVec_18_T_3, _combinedOutputVec_18_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_901 = mux(_T_743, _GEN_891, _virtualPortOutputs_0_T_19) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_902 = mux(_T_741, _GEN_900, _combinedOutputVec_18_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_903 = mux(_T_741, _GEN_901, _GEN_891) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_904 = mux(_T_741, UInt<1>("h1"), found_18) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_744 = eq(found_18, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_745 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h12")) @[src/main/scala/GPIO.scala 43:53]
    node _T_746 = and(_T_744, _T_745) @[src/main/scala/GPIO.scala 43:21]
    node _T_747 = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 46:30]
    node _T_748 = eq(_T_747, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_18_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_18_T_5 = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_18_T_6 = or(_combinedOutputVec_18_T_4, _combinedOutputVec_18_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_19 = bits(io_pins_gpioInput, 18, 18) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_905 = mux(_T_748, _combinedOutputVec_18_T_6, _GEN_902) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_906 = mux(_T_748, _GEN_893, _virtualPortOutputs_1_T_19) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_907 = mux(_T_746, _GEN_905, _GEN_902) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_908 = mux(_T_746, _GEN_906, _GEN_893) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_909 = mux(_T_746, UInt<1>("h1"), _GEN_904) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_749 = eq(found_18, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_750 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h12")) @[src/main/scala/GPIO.scala 43:53]
    node _T_751 = and(_T_749, _T_750) @[src/main/scala/GPIO.scala 43:21]
    node _T_752 = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 46:30]
    node _T_753 = eq(_T_752, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_18_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_18_T_8 = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_18_T_9 = or(_combinedOutputVec_18_T_7, _combinedOutputVec_18_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_19 = bits(io_pins_gpioInput, 18, 18) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_910 = mux(_T_753, _combinedOutputVec_18_T_9, _GEN_907) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_911 = mux(_T_753, _GEN_894, _virtualPortOutputs_2_T_19) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_912 = mux(_T_751, _GEN_910, _GEN_907) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_913 = mux(_T_751, _GEN_911, _GEN_894) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_914 = mux(_T_751, UInt<1>("h1"), _GEN_909) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_754 = eq(found_18, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_755 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h12")) @[src/main/scala/GPIO.scala 43:53]
    node _T_756 = and(_T_754, _T_755) @[src/main/scala/GPIO.scala 43:21]
    node _T_757 = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 46:30]
    node _T_758 = eq(_T_757, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_18_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_18_T_11 = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_18_T_12 = or(_combinedOutputVec_18_T_10, _combinedOutputVec_18_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_19 = bits(io_pins_gpioInput, 18, 18) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_915 = mux(_T_758, _combinedOutputVec_18_T_12, _GEN_912) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_916 = mux(_T_758, _GEN_895, _virtualPortOutputs_3_T_19) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_917 = mux(_T_756, _GEN_915, _GEN_912) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_918 = mux(_T_756, _GEN_916, _GEN_895) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_919 = mux(_T_756, UInt<1>("h1"), _GEN_914) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_759 = eq(found_18, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_760 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h12")) @[src/main/scala/GPIO.scala 43:53]
    node _T_761 = and(_T_759, _T_760) @[src/main/scala/GPIO.scala 43:21]
    node _T_762 = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 46:30]
    node _T_763 = eq(_T_762, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_18_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_18_T_14 = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_18_T_15 = or(_combinedOutputVec_18_T_13, _combinedOutputVec_18_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_19 = bits(io_pins_gpioInput, 18, 18) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_920 = mux(_T_763, _combinedOutputVec_18_T_15, _GEN_917) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_921 = mux(_T_763, _GEN_896, _virtualPortOutputs_4_T_19) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_922 = mux(_T_761, _GEN_920, _GEN_917) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_923 = mux(_T_761, _GEN_921, _GEN_896) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_924 = mux(_T_761, UInt<1>("h1"), _GEN_919) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_764 = eq(found_18, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_765 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h12")) @[src/main/scala/GPIO.scala 43:53]
    node _T_766 = and(_T_764, _T_765) @[src/main/scala/GPIO.scala 43:21]
    node _T_767 = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 46:30]
    node _T_768 = eq(_T_767, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_18_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_18_T_17 = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_18_T_18 = or(_combinedOutputVec_18_T_16, _combinedOutputVec_18_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_19 = bits(io_pins_gpioInput, 18, 18) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_925 = mux(_T_768, _combinedOutputVec_18_T_18, _GEN_922) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_926 = mux(_T_768, _GEN_897, _virtualPortOutputs_5_T_19) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_927 = mux(_T_766, _GEN_925, _GEN_922) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_928 = mux(_T_766, _GEN_926, _GEN_897) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_929 = mux(_T_766, UInt<1>("h1"), _GEN_924) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_769 = eq(found_18, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_770 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h12")) @[src/main/scala/GPIO.scala 43:53]
    node _T_771 = and(_T_769, _T_770) @[src/main/scala/GPIO.scala 43:21]
    node _T_772 = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 46:30]
    node _T_773 = eq(_T_772, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_18_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_18_T_20 = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_18_T_21 = or(_combinedOutputVec_18_T_19, _combinedOutputVec_18_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_19 = bits(io_pins_gpioInput, 18, 18) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_930 = mux(_T_773, _combinedOutputVec_18_T_21, _GEN_927) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_931 = mux(_T_773, _GEN_898, _virtualPortOutputs_6_T_19) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_932 = mux(_T_771, _GEN_930, _GEN_927) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_933 = mux(_T_771, _GEN_931, _GEN_898) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_934 = mux(_T_771, UInt<1>("h1"), _GEN_929) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_774 = eq(found_18, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_775 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h12")) @[src/main/scala/GPIO.scala 43:53]
    node _T_776 = and(_T_774, _T_775) @[src/main/scala/GPIO.scala 43:21]
    node _T_777 = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 46:30]
    node _T_778 = eq(_T_777, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_18_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_18_T_23 = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_18_T_24 = or(_combinedOutputVec_18_T_22, _combinedOutputVec_18_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_19 = bits(io_pins_gpioInput, 18, 18) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_935 = mux(_T_778, _combinedOutputVec_18_T_24, _GEN_932) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_936 = mux(_T_778, _GEN_899, _virtualPortOutputs_7_T_19) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_937 = mux(_T_776, _GEN_935, _GEN_932) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_938 = mux(_T_776, _GEN_936, _GEN_899) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_939 = mux(_T_776, UInt<1>("h1"), _GEN_934) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_940 = mux(_T_738, _GEN_937, _combinedOutputVec_18_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_941 = mux(_T_738, _GEN_903, _GEN_891) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_942 = mux(_T_738, _GEN_939, found_18) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_943 = mux(_T_738, _GEN_908, _GEN_893) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_944 = mux(_T_738, _GEN_913, _GEN_894) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_945 = mux(_T_738, _GEN_918, _GEN_895) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_946 = mux(_T_738, _GEN_923, _GEN_896) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_947 = mux(_T_738, _GEN_928, _GEN_897) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_948 = mux(_T_738, _GEN_933, _GEN_898) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_949 = mux(_T_738, _GEN_938, _GEN_899) @[src/main/scala/GPIO.scala 40:42]
    reg found_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_19) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_19_T = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 37:40]
    node _T_779 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_780 = eq(found_19, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_781 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h13")) @[src/main/scala/GPIO.scala 43:53]
    node _T_782 = and(_T_780, _T_781) @[src/main/scala/GPIO.scala 43:21]
    node _T_783 = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 46:30]
    node _T_784 = eq(_T_783, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_19_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_19_T_2 = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_19_T_3 = or(_combinedOutputVec_19_T_1, _combinedOutputVec_19_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_20 = bits(io_pins_gpioInput, 19, 19) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_950 = mux(_T_784, _combinedOutputVec_19_T_3, _combinedOutputVec_19_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_951 = mux(_T_784, _GEN_941, _virtualPortOutputs_0_T_20) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_952 = mux(_T_782, _GEN_950, _combinedOutputVec_19_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_953 = mux(_T_782, _GEN_951, _GEN_941) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_954 = mux(_T_782, UInt<1>("h1"), found_19) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_785 = eq(found_19, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_786 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h13")) @[src/main/scala/GPIO.scala 43:53]
    node _T_787 = and(_T_785, _T_786) @[src/main/scala/GPIO.scala 43:21]
    node _T_788 = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 46:30]
    node _T_789 = eq(_T_788, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_19_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_19_T_5 = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_19_T_6 = or(_combinedOutputVec_19_T_4, _combinedOutputVec_19_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_20 = bits(io_pins_gpioInput, 19, 19) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_955 = mux(_T_789, _combinedOutputVec_19_T_6, _GEN_952) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_956 = mux(_T_789, _GEN_943, _virtualPortOutputs_1_T_20) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_957 = mux(_T_787, _GEN_955, _GEN_952) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_958 = mux(_T_787, _GEN_956, _GEN_943) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_959 = mux(_T_787, UInt<1>("h1"), _GEN_954) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_790 = eq(found_19, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_791 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h13")) @[src/main/scala/GPIO.scala 43:53]
    node _T_792 = and(_T_790, _T_791) @[src/main/scala/GPIO.scala 43:21]
    node _T_793 = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 46:30]
    node _T_794 = eq(_T_793, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_19_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_19_T_8 = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_19_T_9 = or(_combinedOutputVec_19_T_7, _combinedOutputVec_19_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_20 = bits(io_pins_gpioInput, 19, 19) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_960 = mux(_T_794, _combinedOutputVec_19_T_9, _GEN_957) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_961 = mux(_T_794, _GEN_944, _virtualPortOutputs_2_T_20) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_962 = mux(_T_792, _GEN_960, _GEN_957) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_963 = mux(_T_792, _GEN_961, _GEN_944) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_964 = mux(_T_792, UInt<1>("h1"), _GEN_959) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_795 = eq(found_19, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_796 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h13")) @[src/main/scala/GPIO.scala 43:53]
    node _T_797 = and(_T_795, _T_796) @[src/main/scala/GPIO.scala 43:21]
    node _T_798 = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 46:30]
    node _T_799 = eq(_T_798, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_19_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_19_T_11 = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_19_T_12 = or(_combinedOutputVec_19_T_10, _combinedOutputVec_19_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_20 = bits(io_pins_gpioInput, 19, 19) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_965 = mux(_T_799, _combinedOutputVec_19_T_12, _GEN_962) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_966 = mux(_T_799, _GEN_945, _virtualPortOutputs_3_T_20) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_967 = mux(_T_797, _GEN_965, _GEN_962) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_968 = mux(_T_797, _GEN_966, _GEN_945) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_969 = mux(_T_797, UInt<1>("h1"), _GEN_964) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_800 = eq(found_19, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_801 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h13")) @[src/main/scala/GPIO.scala 43:53]
    node _T_802 = and(_T_800, _T_801) @[src/main/scala/GPIO.scala 43:21]
    node _T_803 = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 46:30]
    node _T_804 = eq(_T_803, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_19_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_19_T_14 = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_19_T_15 = or(_combinedOutputVec_19_T_13, _combinedOutputVec_19_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_20 = bits(io_pins_gpioInput, 19, 19) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_970 = mux(_T_804, _combinedOutputVec_19_T_15, _GEN_967) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_971 = mux(_T_804, _GEN_946, _virtualPortOutputs_4_T_20) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_972 = mux(_T_802, _GEN_970, _GEN_967) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_973 = mux(_T_802, _GEN_971, _GEN_946) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_974 = mux(_T_802, UInt<1>("h1"), _GEN_969) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_805 = eq(found_19, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_806 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h13")) @[src/main/scala/GPIO.scala 43:53]
    node _T_807 = and(_T_805, _T_806) @[src/main/scala/GPIO.scala 43:21]
    node _T_808 = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 46:30]
    node _T_809 = eq(_T_808, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_19_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_19_T_17 = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_19_T_18 = or(_combinedOutputVec_19_T_16, _combinedOutputVec_19_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_20 = bits(io_pins_gpioInput, 19, 19) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_975 = mux(_T_809, _combinedOutputVec_19_T_18, _GEN_972) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_976 = mux(_T_809, _GEN_947, _virtualPortOutputs_5_T_20) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_977 = mux(_T_807, _GEN_975, _GEN_972) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_978 = mux(_T_807, _GEN_976, _GEN_947) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_979 = mux(_T_807, UInt<1>("h1"), _GEN_974) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_810 = eq(found_19, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_811 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h13")) @[src/main/scala/GPIO.scala 43:53]
    node _T_812 = and(_T_810, _T_811) @[src/main/scala/GPIO.scala 43:21]
    node _T_813 = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 46:30]
    node _T_814 = eq(_T_813, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_19_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_19_T_20 = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_19_T_21 = or(_combinedOutputVec_19_T_19, _combinedOutputVec_19_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_20 = bits(io_pins_gpioInput, 19, 19) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_980 = mux(_T_814, _combinedOutputVec_19_T_21, _GEN_977) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_981 = mux(_T_814, _GEN_948, _virtualPortOutputs_6_T_20) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_982 = mux(_T_812, _GEN_980, _GEN_977) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_983 = mux(_T_812, _GEN_981, _GEN_948) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_984 = mux(_T_812, UInt<1>("h1"), _GEN_979) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_815 = eq(found_19, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_816 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h13")) @[src/main/scala/GPIO.scala 43:53]
    node _T_817 = and(_T_815, _T_816) @[src/main/scala/GPIO.scala 43:21]
    node _T_818 = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 46:30]
    node _T_819 = eq(_T_818, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_19_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_19_T_23 = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_19_T_24 = or(_combinedOutputVec_19_T_22, _combinedOutputVec_19_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_20 = bits(io_pins_gpioInput, 19, 19) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_985 = mux(_T_819, _combinedOutputVec_19_T_24, _GEN_982) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_986 = mux(_T_819, _GEN_949, _virtualPortOutputs_7_T_20) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_987 = mux(_T_817, _GEN_985, _GEN_982) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_988 = mux(_T_817, _GEN_986, _GEN_949) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_989 = mux(_T_817, UInt<1>("h1"), _GEN_984) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_990 = mux(_T_779, _GEN_987, _combinedOutputVec_19_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_991 = mux(_T_779, _GEN_953, _GEN_941) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_992 = mux(_T_779, _GEN_989, found_19) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_993 = mux(_T_779, _GEN_958, _GEN_943) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_994 = mux(_T_779, _GEN_963, _GEN_944) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_995 = mux(_T_779, _GEN_968, _GEN_945) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_996 = mux(_T_779, _GEN_973, _GEN_946) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_997 = mux(_T_779, _GEN_978, _GEN_947) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_998 = mux(_T_779, _GEN_983, _GEN_948) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_999 = mux(_T_779, _GEN_988, _GEN_949) @[src/main/scala/GPIO.scala 40:42]
    reg found_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_20) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_20_T = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 37:40]
    node _T_820 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_821 = eq(found_20, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_822 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h14")) @[src/main/scala/GPIO.scala 43:53]
    node _T_823 = and(_T_821, _T_822) @[src/main/scala/GPIO.scala 43:21]
    node _T_824 = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 46:30]
    node _T_825 = eq(_T_824, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_20_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_20_T_2 = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_20_T_3 = or(_combinedOutputVec_20_T_1, _combinedOutputVec_20_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_21 = bits(io_pins_gpioInput, 20, 20) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1000 = mux(_T_825, _combinedOutputVec_20_T_3, _combinedOutputVec_20_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1001 = mux(_T_825, _GEN_991, _virtualPortOutputs_0_T_21) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1002 = mux(_T_823, _GEN_1000, _combinedOutputVec_20_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_1003 = mux(_T_823, _GEN_1001, _GEN_991) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1004 = mux(_T_823, UInt<1>("h1"), found_20) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_826 = eq(found_20, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_827 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h14")) @[src/main/scala/GPIO.scala 43:53]
    node _T_828 = and(_T_826, _T_827) @[src/main/scala/GPIO.scala 43:21]
    node _T_829 = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 46:30]
    node _T_830 = eq(_T_829, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_20_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_20_T_5 = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_20_T_6 = or(_combinedOutputVec_20_T_4, _combinedOutputVec_20_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_21 = bits(io_pins_gpioInput, 20, 20) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1005 = mux(_T_830, _combinedOutputVec_20_T_6, _GEN_1002) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1006 = mux(_T_830, _GEN_993, _virtualPortOutputs_1_T_21) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1007 = mux(_T_828, _GEN_1005, _GEN_1002) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1008 = mux(_T_828, _GEN_1006, _GEN_993) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1009 = mux(_T_828, UInt<1>("h1"), _GEN_1004) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_831 = eq(found_20, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_832 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h14")) @[src/main/scala/GPIO.scala 43:53]
    node _T_833 = and(_T_831, _T_832) @[src/main/scala/GPIO.scala 43:21]
    node _T_834 = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 46:30]
    node _T_835 = eq(_T_834, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_20_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_20_T_8 = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_20_T_9 = or(_combinedOutputVec_20_T_7, _combinedOutputVec_20_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_21 = bits(io_pins_gpioInput, 20, 20) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1010 = mux(_T_835, _combinedOutputVec_20_T_9, _GEN_1007) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1011 = mux(_T_835, _GEN_994, _virtualPortOutputs_2_T_21) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1012 = mux(_T_833, _GEN_1010, _GEN_1007) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1013 = mux(_T_833, _GEN_1011, _GEN_994) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1014 = mux(_T_833, UInt<1>("h1"), _GEN_1009) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_836 = eq(found_20, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_837 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h14")) @[src/main/scala/GPIO.scala 43:53]
    node _T_838 = and(_T_836, _T_837) @[src/main/scala/GPIO.scala 43:21]
    node _T_839 = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 46:30]
    node _T_840 = eq(_T_839, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_20_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_20_T_11 = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_20_T_12 = or(_combinedOutputVec_20_T_10, _combinedOutputVec_20_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_21 = bits(io_pins_gpioInput, 20, 20) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1015 = mux(_T_840, _combinedOutputVec_20_T_12, _GEN_1012) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1016 = mux(_T_840, _GEN_995, _virtualPortOutputs_3_T_21) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1017 = mux(_T_838, _GEN_1015, _GEN_1012) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1018 = mux(_T_838, _GEN_1016, _GEN_995) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1019 = mux(_T_838, UInt<1>("h1"), _GEN_1014) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_841 = eq(found_20, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_842 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h14")) @[src/main/scala/GPIO.scala 43:53]
    node _T_843 = and(_T_841, _T_842) @[src/main/scala/GPIO.scala 43:21]
    node _T_844 = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 46:30]
    node _T_845 = eq(_T_844, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_20_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_20_T_14 = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_20_T_15 = or(_combinedOutputVec_20_T_13, _combinedOutputVec_20_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_21 = bits(io_pins_gpioInput, 20, 20) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1020 = mux(_T_845, _combinedOutputVec_20_T_15, _GEN_1017) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1021 = mux(_T_845, _GEN_996, _virtualPortOutputs_4_T_21) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1022 = mux(_T_843, _GEN_1020, _GEN_1017) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1023 = mux(_T_843, _GEN_1021, _GEN_996) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1024 = mux(_T_843, UInt<1>("h1"), _GEN_1019) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_846 = eq(found_20, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_847 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h14")) @[src/main/scala/GPIO.scala 43:53]
    node _T_848 = and(_T_846, _T_847) @[src/main/scala/GPIO.scala 43:21]
    node _T_849 = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 46:30]
    node _T_850 = eq(_T_849, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_20_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_20_T_17 = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_20_T_18 = or(_combinedOutputVec_20_T_16, _combinedOutputVec_20_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_21 = bits(io_pins_gpioInput, 20, 20) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1025 = mux(_T_850, _combinedOutputVec_20_T_18, _GEN_1022) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1026 = mux(_T_850, _GEN_997, _virtualPortOutputs_5_T_21) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1027 = mux(_T_848, _GEN_1025, _GEN_1022) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1028 = mux(_T_848, _GEN_1026, _GEN_997) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1029 = mux(_T_848, UInt<1>("h1"), _GEN_1024) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_851 = eq(found_20, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_852 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h14")) @[src/main/scala/GPIO.scala 43:53]
    node _T_853 = and(_T_851, _T_852) @[src/main/scala/GPIO.scala 43:21]
    node _T_854 = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 46:30]
    node _T_855 = eq(_T_854, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_20_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_20_T_20 = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_20_T_21 = or(_combinedOutputVec_20_T_19, _combinedOutputVec_20_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_21 = bits(io_pins_gpioInput, 20, 20) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1030 = mux(_T_855, _combinedOutputVec_20_T_21, _GEN_1027) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1031 = mux(_T_855, _GEN_998, _virtualPortOutputs_6_T_21) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1032 = mux(_T_853, _GEN_1030, _GEN_1027) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1033 = mux(_T_853, _GEN_1031, _GEN_998) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1034 = mux(_T_853, UInt<1>("h1"), _GEN_1029) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_856 = eq(found_20, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_857 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h14")) @[src/main/scala/GPIO.scala 43:53]
    node _T_858 = and(_T_856, _T_857) @[src/main/scala/GPIO.scala 43:21]
    node _T_859 = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 46:30]
    node _T_860 = eq(_T_859, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_20_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_20_T_23 = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_20_T_24 = or(_combinedOutputVec_20_T_22, _combinedOutputVec_20_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_21 = bits(io_pins_gpioInput, 20, 20) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1035 = mux(_T_860, _combinedOutputVec_20_T_24, _GEN_1032) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1036 = mux(_T_860, _GEN_999, _virtualPortOutputs_7_T_21) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1037 = mux(_T_858, _GEN_1035, _GEN_1032) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1038 = mux(_T_858, _GEN_1036, _GEN_999) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1039 = mux(_T_858, UInt<1>("h1"), _GEN_1034) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_1040 = mux(_T_820, _GEN_1037, _combinedOutputVec_20_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_1041 = mux(_T_820, _GEN_1003, _GEN_991) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1042 = mux(_T_820, _GEN_1039, found_20) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_1043 = mux(_T_820, _GEN_1008, _GEN_993) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1044 = mux(_T_820, _GEN_1013, _GEN_994) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1045 = mux(_T_820, _GEN_1018, _GEN_995) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1046 = mux(_T_820, _GEN_1023, _GEN_996) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1047 = mux(_T_820, _GEN_1028, _GEN_997) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1048 = mux(_T_820, _GEN_1033, _GEN_998) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1049 = mux(_T_820, _GEN_1038, _GEN_999) @[src/main/scala/GPIO.scala 40:42]
    reg found_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_21) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_21_T = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 37:40]
    node _T_861 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_862 = eq(found_21, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_863 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h15")) @[src/main/scala/GPIO.scala 43:53]
    node _T_864 = and(_T_862, _T_863) @[src/main/scala/GPIO.scala 43:21]
    node _T_865 = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 46:30]
    node _T_866 = eq(_T_865, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_21_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_21_T_2 = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_21_T_3 = or(_combinedOutputVec_21_T_1, _combinedOutputVec_21_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_22 = bits(io_pins_gpioInput, 21, 21) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1050 = mux(_T_866, _combinedOutputVec_21_T_3, _combinedOutputVec_21_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1051 = mux(_T_866, _GEN_1041, _virtualPortOutputs_0_T_22) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1052 = mux(_T_864, _GEN_1050, _combinedOutputVec_21_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_1053 = mux(_T_864, _GEN_1051, _GEN_1041) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1054 = mux(_T_864, UInt<1>("h1"), found_21) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_867 = eq(found_21, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_868 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h15")) @[src/main/scala/GPIO.scala 43:53]
    node _T_869 = and(_T_867, _T_868) @[src/main/scala/GPIO.scala 43:21]
    node _T_870 = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 46:30]
    node _T_871 = eq(_T_870, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_21_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_21_T_5 = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_21_T_6 = or(_combinedOutputVec_21_T_4, _combinedOutputVec_21_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_22 = bits(io_pins_gpioInput, 21, 21) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1055 = mux(_T_871, _combinedOutputVec_21_T_6, _GEN_1052) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1056 = mux(_T_871, _GEN_1043, _virtualPortOutputs_1_T_22) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1057 = mux(_T_869, _GEN_1055, _GEN_1052) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1058 = mux(_T_869, _GEN_1056, _GEN_1043) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1059 = mux(_T_869, UInt<1>("h1"), _GEN_1054) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_872 = eq(found_21, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_873 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h15")) @[src/main/scala/GPIO.scala 43:53]
    node _T_874 = and(_T_872, _T_873) @[src/main/scala/GPIO.scala 43:21]
    node _T_875 = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 46:30]
    node _T_876 = eq(_T_875, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_21_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_21_T_8 = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_21_T_9 = or(_combinedOutputVec_21_T_7, _combinedOutputVec_21_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_22 = bits(io_pins_gpioInput, 21, 21) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1060 = mux(_T_876, _combinedOutputVec_21_T_9, _GEN_1057) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1061 = mux(_T_876, _GEN_1044, _virtualPortOutputs_2_T_22) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1062 = mux(_T_874, _GEN_1060, _GEN_1057) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1063 = mux(_T_874, _GEN_1061, _GEN_1044) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1064 = mux(_T_874, UInt<1>("h1"), _GEN_1059) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_877 = eq(found_21, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_878 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h15")) @[src/main/scala/GPIO.scala 43:53]
    node _T_879 = and(_T_877, _T_878) @[src/main/scala/GPIO.scala 43:21]
    node _T_880 = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 46:30]
    node _T_881 = eq(_T_880, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_21_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_21_T_11 = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_21_T_12 = or(_combinedOutputVec_21_T_10, _combinedOutputVec_21_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_22 = bits(io_pins_gpioInput, 21, 21) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1065 = mux(_T_881, _combinedOutputVec_21_T_12, _GEN_1062) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1066 = mux(_T_881, _GEN_1045, _virtualPortOutputs_3_T_22) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1067 = mux(_T_879, _GEN_1065, _GEN_1062) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1068 = mux(_T_879, _GEN_1066, _GEN_1045) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1069 = mux(_T_879, UInt<1>("h1"), _GEN_1064) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_882 = eq(found_21, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_883 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h15")) @[src/main/scala/GPIO.scala 43:53]
    node _T_884 = and(_T_882, _T_883) @[src/main/scala/GPIO.scala 43:21]
    node _T_885 = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 46:30]
    node _T_886 = eq(_T_885, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_21_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_21_T_14 = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_21_T_15 = or(_combinedOutputVec_21_T_13, _combinedOutputVec_21_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_22 = bits(io_pins_gpioInput, 21, 21) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1070 = mux(_T_886, _combinedOutputVec_21_T_15, _GEN_1067) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1071 = mux(_T_886, _GEN_1046, _virtualPortOutputs_4_T_22) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1072 = mux(_T_884, _GEN_1070, _GEN_1067) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1073 = mux(_T_884, _GEN_1071, _GEN_1046) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1074 = mux(_T_884, UInt<1>("h1"), _GEN_1069) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_887 = eq(found_21, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_888 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h15")) @[src/main/scala/GPIO.scala 43:53]
    node _T_889 = and(_T_887, _T_888) @[src/main/scala/GPIO.scala 43:21]
    node _T_890 = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 46:30]
    node _T_891 = eq(_T_890, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_21_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_21_T_17 = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_21_T_18 = or(_combinedOutputVec_21_T_16, _combinedOutputVec_21_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_22 = bits(io_pins_gpioInput, 21, 21) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1075 = mux(_T_891, _combinedOutputVec_21_T_18, _GEN_1072) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1076 = mux(_T_891, _GEN_1047, _virtualPortOutputs_5_T_22) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1077 = mux(_T_889, _GEN_1075, _GEN_1072) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1078 = mux(_T_889, _GEN_1076, _GEN_1047) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1079 = mux(_T_889, UInt<1>("h1"), _GEN_1074) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_892 = eq(found_21, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_893 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h15")) @[src/main/scala/GPIO.scala 43:53]
    node _T_894 = and(_T_892, _T_893) @[src/main/scala/GPIO.scala 43:21]
    node _T_895 = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 46:30]
    node _T_896 = eq(_T_895, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_21_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_21_T_20 = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_21_T_21 = or(_combinedOutputVec_21_T_19, _combinedOutputVec_21_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_22 = bits(io_pins_gpioInput, 21, 21) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1080 = mux(_T_896, _combinedOutputVec_21_T_21, _GEN_1077) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1081 = mux(_T_896, _GEN_1048, _virtualPortOutputs_6_T_22) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1082 = mux(_T_894, _GEN_1080, _GEN_1077) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1083 = mux(_T_894, _GEN_1081, _GEN_1048) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1084 = mux(_T_894, UInt<1>("h1"), _GEN_1079) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_897 = eq(found_21, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_898 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h15")) @[src/main/scala/GPIO.scala 43:53]
    node _T_899 = and(_T_897, _T_898) @[src/main/scala/GPIO.scala 43:21]
    node _T_900 = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 46:30]
    node _T_901 = eq(_T_900, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_21_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_21_T_23 = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_21_T_24 = or(_combinedOutputVec_21_T_22, _combinedOutputVec_21_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_22 = bits(io_pins_gpioInput, 21, 21) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1085 = mux(_T_901, _combinedOutputVec_21_T_24, _GEN_1082) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1086 = mux(_T_901, _GEN_1049, _virtualPortOutputs_7_T_22) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1087 = mux(_T_899, _GEN_1085, _GEN_1082) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1088 = mux(_T_899, _GEN_1086, _GEN_1049) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1089 = mux(_T_899, UInt<1>("h1"), _GEN_1084) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_1090 = mux(_T_861, _GEN_1087, _combinedOutputVec_21_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_1091 = mux(_T_861, _GEN_1053, _GEN_1041) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1092 = mux(_T_861, _GEN_1089, found_21) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_1093 = mux(_T_861, _GEN_1058, _GEN_1043) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1094 = mux(_T_861, _GEN_1063, _GEN_1044) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1095 = mux(_T_861, _GEN_1068, _GEN_1045) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1096 = mux(_T_861, _GEN_1073, _GEN_1046) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1097 = mux(_T_861, _GEN_1078, _GEN_1047) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1098 = mux(_T_861, _GEN_1083, _GEN_1048) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1099 = mux(_T_861, _GEN_1088, _GEN_1049) @[src/main/scala/GPIO.scala 40:42]
    reg found_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_22) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_22_T = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 37:40]
    node _T_902 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_903 = eq(found_22, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_904 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h16")) @[src/main/scala/GPIO.scala 43:53]
    node _T_905 = and(_T_903, _T_904) @[src/main/scala/GPIO.scala 43:21]
    node _T_906 = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 46:30]
    node _T_907 = eq(_T_906, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_22_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_22_T_2 = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_22_T_3 = or(_combinedOutputVec_22_T_1, _combinedOutputVec_22_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_23 = bits(io_pins_gpioInput, 22, 22) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1100 = mux(_T_907, _combinedOutputVec_22_T_3, _combinedOutputVec_22_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1101 = mux(_T_907, _GEN_1091, _virtualPortOutputs_0_T_23) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1102 = mux(_T_905, _GEN_1100, _combinedOutputVec_22_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_1103 = mux(_T_905, _GEN_1101, _GEN_1091) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1104 = mux(_T_905, UInt<1>("h1"), found_22) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_908 = eq(found_22, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_909 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h16")) @[src/main/scala/GPIO.scala 43:53]
    node _T_910 = and(_T_908, _T_909) @[src/main/scala/GPIO.scala 43:21]
    node _T_911 = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 46:30]
    node _T_912 = eq(_T_911, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_22_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_22_T_5 = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_22_T_6 = or(_combinedOutputVec_22_T_4, _combinedOutputVec_22_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_23 = bits(io_pins_gpioInput, 22, 22) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1105 = mux(_T_912, _combinedOutputVec_22_T_6, _GEN_1102) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1106 = mux(_T_912, _GEN_1093, _virtualPortOutputs_1_T_23) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1107 = mux(_T_910, _GEN_1105, _GEN_1102) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1108 = mux(_T_910, _GEN_1106, _GEN_1093) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1109 = mux(_T_910, UInt<1>("h1"), _GEN_1104) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_913 = eq(found_22, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_914 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h16")) @[src/main/scala/GPIO.scala 43:53]
    node _T_915 = and(_T_913, _T_914) @[src/main/scala/GPIO.scala 43:21]
    node _T_916 = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 46:30]
    node _T_917 = eq(_T_916, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_22_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_22_T_8 = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_22_T_9 = or(_combinedOutputVec_22_T_7, _combinedOutputVec_22_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_23 = bits(io_pins_gpioInput, 22, 22) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1110 = mux(_T_917, _combinedOutputVec_22_T_9, _GEN_1107) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1111 = mux(_T_917, _GEN_1094, _virtualPortOutputs_2_T_23) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1112 = mux(_T_915, _GEN_1110, _GEN_1107) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1113 = mux(_T_915, _GEN_1111, _GEN_1094) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1114 = mux(_T_915, UInt<1>("h1"), _GEN_1109) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_918 = eq(found_22, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_919 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h16")) @[src/main/scala/GPIO.scala 43:53]
    node _T_920 = and(_T_918, _T_919) @[src/main/scala/GPIO.scala 43:21]
    node _T_921 = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 46:30]
    node _T_922 = eq(_T_921, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_22_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_22_T_11 = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_22_T_12 = or(_combinedOutputVec_22_T_10, _combinedOutputVec_22_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_23 = bits(io_pins_gpioInput, 22, 22) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1115 = mux(_T_922, _combinedOutputVec_22_T_12, _GEN_1112) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1116 = mux(_T_922, _GEN_1095, _virtualPortOutputs_3_T_23) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1117 = mux(_T_920, _GEN_1115, _GEN_1112) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1118 = mux(_T_920, _GEN_1116, _GEN_1095) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1119 = mux(_T_920, UInt<1>("h1"), _GEN_1114) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_923 = eq(found_22, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_924 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h16")) @[src/main/scala/GPIO.scala 43:53]
    node _T_925 = and(_T_923, _T_924) @[src/main/scala/GPIO.scala 43:21]
    node _T_926 = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 46:30]
    node _T_927 = eq(_T_926, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_22_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_22_T_14 = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_22_T_15 = or(_combinedOutputVec_22_T_13, _combinedOutputVec_22_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_23 = bits(io_pins_gpioInput, 22, 22) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1120 = mux(_T_927, _combinedOutputVec_22_T_15, _GEN_1117) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1121 = mux(_T_927, _GEN_1096, _virtualPortOutputs_4_T_23) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1122 = mux(_T_925, _GEN_1120, _GEN_1117) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1123 = mux(_T_925, _GEN_1121, _GEN_1096) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1124 = mux(_T_925, UInt<1>("h1"), _GEN_1119) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_928 = eq(found_22, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_929 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h16")) @[src/main/scala/GPIO.scala 43:53]
    node _T_930 = and(_T_928, _T_929) @[src/main/scala/GPIO.scala 43:21]
    node _T_931 = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 46:30]
    node _T_932 = eq(_T_931, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_22_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_22_T_17 = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_22_T_18 = or(_combinedOutputVec_22_T_16, _combinedOutputVec_22_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_23 = bits(io_pins_gpioInput, 22, 22) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1125 = mux(_T_932, _combinedOutputVec_22_T_18, _GEN_1122) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1126 = mux(_T_932, _GEN_1097, _virtualPortOutputs_5_T_23) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1127 = mux(_T_930, _GEN_1125, _GEN_1122) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1128 = mux(_T_930, _GEN_1126, _GEN_1097) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1129 = mux(_T_930, UInt<1>("h1"), _GEN_1124) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_933 = eq(found_22, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_934 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h16")) @[src/main/scala/GPIO.scala 43:53]
    node _T_935 = and(_T_933, _T_934) @[src/main/scala/GPIO.scala 43:21]
    node _T_936 = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 46:30]
    node _T_937 = eq(_T_936, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_22_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_22_T_20 = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_22_T_21 = or(_combinedOutputVec_22_T_19, _combinedOutputVec_22_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_23 = bits(io_pins_gpioInput, 22, 22) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1130 = mux(_T_937, _combinedOutputVec_22_T_21, _GEN_1127) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1131 = mux(_T_937, _GEN_1098, _virtualPortOutputs_6_T_23) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1132 = mux(_T_935, _GEN_1130, _GEN_1127) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1133 = mux(_T_935, _GEN_1131, _GEN_1098) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1134 = mux(_T_935, UInt<1>("h1"), _GEN_1129) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_938 = eq(found_22, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_939 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h16")) @[src/main/scala/GPIO.scala 43:53]
    node _T_940 = and(_T_938, _T_939) @[src/main/scala/GPIO.scala 43:21]
    node _T_941 = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 46:30]
    node _T_942 = eq(_T_941, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_22_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_22_T_23 = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_22_T_24 = or(_combinedOutputVec_22_T_22, _combinedOutputVec_22_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_23 = bits(io_pins_gpioInput, 22, 22) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1135 = mux(_T_942, _combinedOutputVec_22_T_24, _GEN_1132) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1136 = mux(_T_942, _GEN_1099, _virtualPortOutputs_7_T_23) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1137 = mux(_T_940, _GEN_1135, _GEN_1132) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1138 = mux(_T_940, _GEN_1136, _GEN_1099) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1139 = mux(_T_940, UInt<1>("h1"), _GEN_1134) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_1140 = mux(_T_902, _GEN_1137, _combinedOutputVec_22_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_1141 = mux(_T_902, _GEN_1103, _GEN_1091) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1142 = mux(_T_902, _GEN_1139, found_22) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_1143 = mux(_T_902, _GEN_1108, _GEN_1093) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1144 = mux(_T_902, _GEN_1113, _GEN_1094) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1145 = mux(_T_902, _GEN_1118, _GEN_1095) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1146 = mux(_T_902, _GEN_1123, _GEN_1096) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1147 = mux(_T_902, _GEN_1128, _GEN_1097) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1148 = mux(_T_902, _GEN_1133, _GEN_1098) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1149 = mux(_T_902, _GEN_1138, _GEN_1099) @[src/main/scala/GPIO.scala 40:42]
    reg found_23 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_23) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_23_T = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 37:40]
    node _T_943 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_944 = eq(found_23, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_945 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h17")) @[src/main/scala/GPIO.scala 43:53]
    node _T_946 = and(_T_944, _T_945) @[src/main/scala/GPIO.scala 43:21]
    node _T_947 = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 46:30]
    node _T_948 = eq(_T_947, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_23_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_23_T_2 = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_23_T_3 = or(_combinedOutputVec_23_T_1, _combinedOutputVec_23_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_24 = bits(io_pins_gpioInput, 23, 23) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1150 = mux(_T_948, _combinedOutputVec_23_T_3, _combinedOutputVec_23_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1151 = mux(_T_948, _GEN_1141, _virtualPortOutputs_0_T_24) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1152 = mux(_T_946, _GEN_1150, _combinedOutputVec_23_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_1153 = mux(_T_946, _GEN_1151, _GEN_1141) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1154 = mux(_T_946, UInt<1>("h1"), found_23) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_949 = eq(found_23, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_950 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h17")) @[src/main/scala/GPIO.scala 43:53]
    node _T_951 = and(_T_949, _T_950) @[src/main/scala/GPIO.scala 43:21]
    node _T_952 = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 46:30]
    node _T_953 = eq(_T_952, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_23_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_23_T_5 = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_23_T_6 = or(_combinedOutputVec_23_T_4, _combinedOutputVec_23_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_24 = bits(io_pins_gpioInput, 23, 23) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1155 = mux(_T_953, _combinedOutputVec_23_T_6, _GEN_1152) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1156 = mux(_T_953, _GEN_1143, _virtualPortOutputs_1_T_24) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1157 = mux(_T_951, _GEN_1155, _GEN_1152) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1158 = mux(_T_951, _GEN_1156, _GEN_1143) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1159 = mux(_T_951, UInt<1>("h1"), _GEN_1154) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_954 = eq(found_23, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_955 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h17")) @[src/main/scala/GPIO.scala 43:53]
    node _T_956 = and(_T_954, _T_955) @[src/main/scala/GPIO.scala 43:21]
    node _T_957 = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 46:30]
    node _T_958 = eq(_T_957, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_23_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_23_T_8 = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_23_T_9 = or(_combinedOutputVec_23_T_7, _combinedOutputVec_23_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_24 = bits(io_pins_gpioInput, 23, 23) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1160 = mux(_T_958, _combinedOutputVec_23_T_9, _GEN_1157) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1161 = mux(_T_958, _GEN_1144, _virtualPortOutputs_2_T_24) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1162 = mux(_T_956, _GEN_1160, _GEN_1157) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1163 = mux(_T_956, _GEN_1161, _GEN_1144) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1164 = mux(_T_956, UInt<1>("h1"), _GEN_1159) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_959 = eq(found_23, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_960 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h17")) @[src/main/scala/GPIO.scala 43:53]
    node _T_961 = and(_T_959, _T_960) @[src/main/scala/GPIO.scala 43:21]
    node _T_962 = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 46:30]
    node _T_963 = eq(_T_962, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_23_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_23_T_11 = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_23_T_12 = or(_combinedOutputVec_23_T_10, _combinedOutputVec_23_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_24 = bits(io_pins_gpioInput, 23, 23) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1165 = mux(_T_963, _combinedOutputVec_23_T_12, _GEN_1162) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1166 = mux(_T_963, _GEN_1145, _virtualPortOutputs_3_T_24) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1167 = mux(_T_961, _GEN_1165, _GEN_1162) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1168 = mux(_T_961, _GEN_1166, _GEN_1145) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1169 = mux(_T_961, UInt<1>("h1"), _GEN_1164) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_964 = eq(found_23, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_965 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h17")) @[src/main/scala/GPIO.scala 43:53]
    node _T_966 = and(_T_964, _T_965) @[src/main/scala/GPIO.scala 43:21]
    node _T_967 = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 46:30]
    node _T_968 = eq(_T_967, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_23_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_23_T_14 = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_23_T_15 = or(_combinedOutputVec_23_T_13, _combinedOutputVec_23_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_24 = bits(io_pins_gpioInput, 23, 23) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1170 = mux(_T_968, _combinedOutputVec_23_T_15, _GEN_1167) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1171 = mux(_T_968, _GEN_1146, _virtualPortOutputs_4_T_24) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1172 = mux(_T_966, _GEN_1170, _GEN_1167) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1173 = mux(_T_966, _GEN_1171, _GEN_1146) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1174 = mux(_T_966, UInt<1>("h1"), _GEN_1169) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_969 = eq(found_23, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_970 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h17")) @[src/main/scala/GPIO.scala 43:53]
    node _T_971 = and(_T_969, _T_970) @[src/main/scala/GPIO.scala 43:21]
    node _T_972 = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 46:30]
    node _T_973 = eq(_T_972, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_23_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_23_T_17 = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_23_T_18 = or(_combinedOutputVec_23_T_16, _combinedOutputVec_23_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_24 = bits(io_pins_gpioInput, 23, 23) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1175 = mux(_T_973, _combinedOutputVec_23_T_18, _GEN_1172) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1176 = mux(_T_973, _GEN_1147, _virtualPortOutputs_5_T_24) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1177 = mux(_T_971, _GEN_1175, _GEN_1172) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1178 = mux(_T_971, _GEN_1176, _GEN_1147) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1179 = mux(_T_971, UInt<1>("h1"), _GEN_1174) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_974 = eq(found_23, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_975 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h17")) @[src/main/scala/GPIO.scala 43:53]
    node _T_976 = and(_T_974, _T_975) @[src/main/scala/GPIO.scala 43:21]
    node _T_977 = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 46:30]
    node _T_978 = eq(_T_977, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_23_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_23_T_20 = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_23_T_21 = or(_combinedOutputVec_23_T_19, _combinedOutputVec_23_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_24 = bits(io_pins_gpioInput, 23, 23) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1180 = mux(_T_978, _combinedOutputVec_23_T_21, _GEN_1177) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1181 = mux(_T_978, _GEN_1148, _virtualPortOutputs_6_T_24) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1182 = mux(_T_976, _GEN_1180, _GEN_1177) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1183 = mux(_T_976, _GEN_1181, _GEN_1148) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1184 = mux(_T_976, UInt<1>("h1"), _GEN_1179) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_979 = eq(found_23, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_980 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h17")) @[src/main/scala/GPIO.scala 43:53]
    node _T_981 = and(_T_979, _T_980) @[src/main/scala/GPIO.scala 43:21]
    node _T_982 = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 46:30]
    node _T_983 = eq(_T_982, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_23_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_23_T_23 = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_23_T_24 = or(_combinedOutputVec_23_T_22, _combinedOutputVec_23_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_24 = bits(io_pins_gpioInput, 23, 23) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1185 = mux(_T_983, _combinedOutputVec_23_T_24, _GEN_1182) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1186 = mux(_T_983, _GEN_1149, _virtualPortOutputs_7_T_24) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1187 = mux(_T_981, _GEN_1185, _GEN_1182) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1188 = mux(_T_981, _GEN_1186, _GEN_1149) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1189 = mux(_T_981, UInt<1>("h1"), _GEN_1184) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_1190 = mux(_T_943, _GEN_1187, _combinedOutputVec_23_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_1191 = mux(_T_943, _GEN_1153, _GEN_1141) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1192 = mux(_T_943, _GEN_1189, found_23) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_1193 = mux(_T_943, _GEN_1158, _GEN_1143) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1194 = mux(_T_943, _GEN_1163, _GEN_1144) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1195 = mux(_T_943, _GEN_1168, _GEN_1145) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1196 = mux(_T_943, _GEN_1173, _GEN_1146) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1197 = mux(_T_943, _GEN_1178, _GEN_1147) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1198 = mux(_T_943, _GEN_1183, _GEN_1148) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1199 = mux(_T_943, _GEN_1188, _GEN_1149) @[src/main/scala/GPIO.scala 40:42]
    reg found_24 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_24) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_24_T = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 37:40]
    node _T_984 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_985 = eq(found_24, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_986 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h18")) @[src/main/scala/GPIO.scala 43:53]
    node _T_987 = and(_T_985, _T_986) @[src/main/scala/GPIO.scala 43:21]
    node _T_988 = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 46:30]
    node _T_989 = eq(_T_988, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_24_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_24_T_2 = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_24_T_3 = or(_combinedOutputVec_24_T_1, _combinedOutputVec_24_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_25 = bits(io_pins_gpioInput, 24, 24) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1200 = mux(_T_989, _combinedOutputVec_24_T_3, _combinedOutputVec_24_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1201 = mux(_T_989, _GEN_1191, _virtualPortOutputs_0_T_25) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1202 = mux(_T_987, _GEN_1200, _combinedOutputVec_24_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_1203 = mux(_T_987, _GEN_1201, _GEN_1191) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1204 = mux(_T_987, UInt<1>("h1"), found_24) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_990 = eq(found_24, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_991 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h18")) @[src/main/scala/GPIO.scala 43:53]
    node _T_992 = and(_T_990, _T_991) @[src/main/scala/GPIO.scala 43:21]
    node _T_993 = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 46:30]
    node _T_994 = eq(_T_993, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_24_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_24_T_5 = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_24_T_6 = or(_combinedOutputVec_24_T_4, _combinedOutputVec_24_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_25 = bits(io_pins_gpioInput, 24, 24) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1205 = mux(_T_994, _combinedOutputVec_24_T_6, _GEN_1202) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1206 = mux(_T_994, _GEN_1193, _virtualPortOutputs_1_T_25) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1207 = mux(_T_992, _GEN_1205, _GEN_1202) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1208 = mux(_T_992, _GEN_1206, _GEN_1193) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1209 = mux(_T_992, UInt<1>("h1"), _GEN_1204) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_995 = eq(found_24, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_996 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h18")) @[src/main/scala/GPIO.scala 43:53]
    node _T_997 = and(_T_995, _T_996) @[src/main/scala/GPIO.scala 43:21]
    node _T_998 = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 46:30]
    node _T_999 = eq(_T_998, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_24_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_24_T_8 = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_24_T_9 = or(_combinedOutputVec_24_T_7, _combinedOutputVec_24_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_25 = bits(io_pins_gpioInput, 24, 24) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1210 = mux(_T_999, _combinedOutputVec_24_T_9, _GEN_1207) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1211 = mux(_T_999, _GEN_1194, _virtualPortOutputs_2_T_25) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1212 = mux(_T_997, _GEN_1210, _GEN_1207) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1213 = mux(_T_997, _GEN_1211, _GEN_1194) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1214 = mux(_T_997, UInt<1>("h1"), _GEN_1209) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1000 = eq(found_24, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1001 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h18")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1002 = and(_T_1000, _T_1001) @[src/main/scala/GPIO.scala 43:21]
    node _T_1003 = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 46:30]
    node _T_1004 = eq(_T_1003, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_24_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_24_T_11 = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_24_T_12 = or(_combinedOutputVec_24_T_10, _combinedOutputVec_24_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_25 = bits(io_pins_gpioInput, 24, 24) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1215 = mux(_T_1004, _combinedOutputVec_24_T_12, _GEN_1212) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1216 = mux(_T_1004, _GEN_1195, _virtualPortOutputs_3_T_25) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1217 = mux(_T_1002, _GEN_1215, _GEN_1212) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1218 = mux(_T_1002, _GEN_1216, _GEN_1195) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1219 = mux(_T_1002, UInt<1>("h1"), _GEN_1214) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1005 = eq(found_24, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1006 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h18")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1007 = and(_T_1005, _T_1006) @[src/main/scala/GPIO.scala 43:21]
    node _T_1008 = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 46:30]
    node _T_1009 = eq(_T_1008, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_24_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_24_T_14 = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_24_T_15 = or(_combinedOutputVec_24_T_13, _combinedOutputVec_24_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_25 = bits(io_pins_gpioInput, 24, 24) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1220 = mux(_T_1009, _combinedOutputVec_24_T_15, _GEN_1217) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1221 = mux(_T_1009, _GEN_1196, _virtualPortOutputs_4_T_25) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1222 = mux(_T_1007, _GEN_1220, _GEN_1217) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1223 = mux(_T_1007, _GEN_1221, _GEN_1196) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1224 = mux(_T_1007, UInt<1>("h1"), _GEN_1219) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1010 = eq(found_24, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1011 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h18")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1012 = and(_T_1010, _T_1011) @[src/main/scala/GPIO.scala 43:21]
    node _T_1013 = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 46:30]
    node _T_1014 = eq(_T_1013, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_24_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_24_T_17 = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_24_T_18 = or(_combinedOutputVec_24_T_16, _combinedOutputVec_24_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_25 = bits(io_pins_gpioInput, 24, 24) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1225 = mux(_T_1014, _combinedOutputVec_24_T_18, _GEN_1222) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1226 = mux(_T_1014, _GEN_1197, _virtualPortOutputs_5_T_25) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1227 = mux(_T_1012, _GEN_1225, _GEN_1222) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1228 = mux(_T_1012, _GEN_1226, _GEN_1197) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1229 = mux(_T_1012, UInt<1>("h1"), _GEN_1224) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1015 = eq(found_24, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1016 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h18")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1017 = and(_T_1015, _T_1016) @[src/main/scala/GPIO.scala 43:21]
    node _T_1018 = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 46:30]
    node _T_1019 = eq(_T_1018, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_24_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_24_T_20 = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_24_T_21 = or(_combinedOutputVec_24_T_19, _combinedOutputVec_24_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_25 = bits(io_pins_gpioInput, 24, 24) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1230 = mux(_T_1019, _combinedOutputVec_24_T_21, _GEN_1227) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1231 = mux(_T_1019, _GEN_1198, _virtualPortOutputs_6_T_25) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1232 = mux(_T_1017, _GEN_1230, _GEN_1227) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1233 = mux(_T_1017, _GEN_1231, _GEN_1198) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1234 = mux(_T_1017, UInt<1>("h1"), _GEN_1229) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1020 = eq(found_24, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1021 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h18")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1022 = and(_T_1020, _T_1021) @[src/main/scala/GPIO.scala 43:21]
    node _T_1023 = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 46:30]
    node _T_1024 = eq(_T_1023, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_24_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_24_T_23 = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_24_T_24 = or(_combinedOutputVec_24_T_22, _combinedOutputVec_24_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_25 = bits(io_pins_gpioInput, 24, 24) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1235 = mux(_T_1024, _combinedOutputVec_24_T_24, _GEN_1232) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1236 = mux(_T_1024, _GEN_1199, _virtualPortOutputs_7_T_25) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1237 = mux(_T_1022, _GEN_1235, _GEN_1232) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1238 = mux(_T_1022, _GEN_1236, _GEN_1199) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1239 = mux(_T_1022, UInt<1>("h1"), _GEN_1234) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_1240 = mux(_T_984, _GEN_1237, _combinedOutputVec_24_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_1241 = mux(_T_984, _GEN_1203, _GEN_1191) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1242 = mux(_T_984, _GEN_1239, found_24) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_1243 = mux(_T_984, _GEN_1208, _GEN_1193) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1244 = mux(_T_984, _GEN_1213, _GEN_1194) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1245 = mux(_T_984, _GEN_1218, _GEN_1195) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1246 = mux(_T_984, _GEN_1223, _GEN_1196) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1247 = mux(_T_984, _GEN_1228, _GEN_1197) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1248 = mux(_T_984, _GEN_1233, _GEN_1198) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1249 = mux(_T_984, _GEN_1238, _GEN_1199) @[src/main/scala/GPIO.scala 40:42]
    reg found_25 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_25) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_25_T = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 37:40]
    node _T_1025 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_1026 = eq(found_25, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1027 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h19")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1028 = and(_T_1026, _T_1027) @[src/main/scala/GPIO.scala 43:21]
    node _T_1029 = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 46:30]
    node _T_1030 = eq(_T_1029, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_25_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_25_T_2 = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_25_T_3 = or(_combinedOutputVec_25_T_1, _combinedOutputVec_25_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_26 = bits(io_pins_gpioInput, 25, 25) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1250 = mux(_T_1030, _combinedOutputVec_25_T_3, _combinedOutputVec_25_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1251 = mux(_T_1030, _GEN_1241, _virtualPortOutputs_0_T_26) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1252 = mux(_T_1028, _GEN_1250, _combinedOutputVec_25_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_1253 = mux(_T_1028, _GEN_1251, _GEN_1241) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1254 = mux(_T_1028, UInt<1>("h1"), found_25) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_1031 = eq(found_25, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1032 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h19")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1033 = and(_T_1031, _T_1032) @[src/main/scala/GPIO.scala 43:21]
    node _T_1034 = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 46:30]
    node _T_1035 = eq(_T_1034, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_25_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_25_T_5 = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_25_T_6 = or(_combinedOutputVec_25_T_4, _combinedOutputVec_25_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_26 = bits(io_pins_gpioInput, 25, 25) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1255 = mux(_T_1035, _combinedOutputVec_25_T_6, _GEN_1252) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1256 = mux(_T_1035, _GEN_1243, _virtualPortOutputs_1_T_26) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1257 = mux(_T_1033, _GEN_1255, _GEN_1252) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1258 = mux(_T_1033, _GEN_1256, _GEN_1243) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1259 = mux(_T_1033, UInt<1>("h1"), _GEN_1254) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1036 = eq(found_25, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1037 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h19")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1038 = and(_T_1036, _T_1037) @[src/main/scala/GPIO.scala 43:21]
    node _T_1039 = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 46:30]
    node _T_1040 = eq(_T_1039, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_25_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_25_T_8 = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_25_T_9 = or(_combinedOutputVec_25_T_7, _combinedOutputVec_25_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_26 = bits(io_pins_gpioInput, 25, 25) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1260 = mux(_T_1040, _combinedOutputVec_25_T_9, _GEN_1257) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1261 = mux(_T_1040, _GEN_1244, _virtualPortOutputs_2_T_26) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1262 = mux(_T_1038, _GEN_1260, _GEN_1257) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1263 = mux(_T_1038, _GEN_1261, _GEN_1244) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1264 = mux(_T_1038, UInt<1>("h1"), _GEN_1259) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1041 = eq(found_25, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1042 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h19")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1043 = and(_T_1041, _T_1042) @[src/main/scala/GPIO.scala 43:21]
    node _T_1044 = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 46:30]
    node _T_1045 = eq(_T_1044, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_25_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_25_T_11 = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_25_T_12 = or(_combinedOutputVec_25_T_10, _combinedOutputVec_25_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_26 = bits(io_pins_gpioInput, 25, 25) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1265 = mux(_T_1045, _combinedOutputVec_25_T_12, _GEN_1262) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1266 = mux(_T_1045, _GEN_1245, _virtualPortOutputs_3_T_26) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1267 = mux(_T_1043, _GEN_1265, _GEN_1262) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1268 = mux(_T_1043, _GEN_1266, _GEN_1245) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1269 = mux(_T_1043, UInt<1>("h1"), _GEN_1264) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1046 = eq(found_25, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1047 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h19")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1048 = and(_T_1046, _T_1047) @[src/main/scala/GPIO.scala 43:21]
    node _T_1049 = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 46:30]
    node _T_1050 = eq(_T_1049, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_25_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_25_T_14 = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_25_T_15 = or(_combinedOutputVec_25_T_13, _combinedOutputVec_25_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_26 = bits(io_pins_gpioInput, 25, 25) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1270 = mux(_T_1050, _combinedOutputVec_25_T_15, _GEN_1267) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1271 = mux(_T_1050, _GEN_1246, _virtualPortOutputs_4_T_26) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1272 = mux(_T_1048, _GEN_1270, _GEN_1267) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1273 = mux(_T_1048, _GEN_1271, _GEN_1246) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1274 = mux(_T_1048, UInt<1>("h1"), _GEN_1269) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1051 = eq(found_25, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1052 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h19")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1053 = and(_T_1051, _T_1052) @[src/main/scala/GPIO.scala 43:21]
    node _T_1054 = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 46:30]
    node _T_1055 = eq(_T_1054, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_25_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_25_T_17 = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_25_T_18 = or(_combinedOutputVec_25_T_16, _combinedOutputVec_25_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_26 = bits(io_pins_gpioInput, 25, 25) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1275 = mux(_T_1055, _combinedOutputVec_25_T_18, _GEN_1272) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1276 = mux(_T_1055, _GEN_1247, _virtualPortOutputs_5_T_26) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1277 = mux(_T_1053, _GEN_1275, _GEN_1272) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1278 = mux(_T_1053, _GEN_1276, _GEN_1247) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1279 = mux(_T_1053, UInt<1>("h1"), _GEN_1274) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1056 = eq(found_25, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1057 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h19")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1058 = and(_T_1056, _T_1057) @[src/main/scala/GPIO.scala 43:21]
    node _T_1059 = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 46:30]
    node _T_1060 = eq(_T_1059, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_25_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_25_T_20 = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_25_T_21 = or(_combinedOutputVec_25_T_19, _combinedOutputVec_25_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_26 = bits(io_pins_gpioInput, 25, 25) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1280 = mux(_T_1060, _combinedOutputVec_25_T_21, _GEN_1277) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1281 = mux(_T_1060, _GEN_1248, _virtualPortOutputs_6_T_26) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1282 = mux(_T_1058, _GEN_1280, _GEN_1277) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1283 = mux(_T_1058, _GEN_1281, _GEN_1248) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1284 = mux(_T_1058, UInt<1>("h1"), _GEN_1279) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1061 = eq(found_25, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1062 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h19")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1063 = and(_T_1061, _T_1062) @[src/main/scala/GPIO.scala 43:21]
    node _T_1064 = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 46:30]
    node _T_1065 = eq(_T_1064, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_25_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_25_T_23 = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_25_T_24 = or(_combinedOutputVec_25_T_22, _combinedOutputVec_25_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_26 = bits(io_pins_gpioInput, 25, 25) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1285 = mux(_T_1065, _combinedOutputVec_25_T_24, _GEN_1282) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1286 = mux(_T_1065, _GEN_1249, _virtualPortOutputs_7_T_26) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1287 = mux(_T_1063, _GEN_1285, _GEN_1282) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1288 = mux(_T_1063, _GEN_1286, _GEN_1249) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1289 = mux(_T_1063, UInt<1>("h1"), _GEN_1284) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_1290 = mux(_T_1025, _GEN_1287, _combinedOutputVec_25_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_1291 = mux(_T_1025, _GEN_1253, _GEN_1241) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1292 = mux(_T_1025, _GEN_1289, found_25) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_1293 = mux(_T_1025, _GEN_1258, _GEN_1243) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1294 = mux(_T_1025, _GEN_1263, _GEN_1244) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1295 = mux(_T_1025, _GEN_1268, _GEN_1245) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1296 = mux(_T_1025, _GEN_1273, _GEN_1246) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1297 = mux(_T_1025, _GEN_1278, _GEN_1247) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1298 = mux(_T_1025, _GEN_1283, _GEN_1248) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1299 = mux(_T_1025, _GEN_1288, _GEN_1249) @[src/main/scala/GPIO.scala 40:42]
    reg found_26 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_26) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_26_T = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 37:40]
    node _T_1066 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_1067 = eq(found_26, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1068 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h1a")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1069 = and(_T_1067, _T_1068) @[src/main/scala/GPIO.scala 43:21]
    node _T_1070 = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 46:30]
    node _T_1071 = eq(_T_1070, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_26_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_26_T_2 = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_26_T_3 = or(_combinedOutputVec_26_T_1, _combinedOutputVec_26_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_27 = bits(io_pins_gpioInput, 26, 26) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1300 = mux(_T_1071, _combinedOutputVec_26_T_3, _combinedOutputVec_26_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1301 = mux(_T_1071, _GEN_1291, _virtualPortOutputs_0_T_27) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1302 = mux(_T_1069, _GEN_1300, _combinedOutputVec_26_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_1303 = mux(_T_1069, _GEN_1301, _GEN_1291) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1304 = mux(_T_1069, UInt<1>("h1"), found_26) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_1072 = eq(found_26, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1073 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h1a")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1074 = and(_T_1072, _T_1073) @[src/main/scala/GPIO.scala 43:21]
    node _T_1075 = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 46:30]
    node _T_1076 = eq(_T_1075, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_26_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_26_T_5 = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_26_T_6 = or(_combinedOutputVec_26_T_4, _combinedOutputVec_26_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_27 = bits(io_pins_gpioInput, 26, 26) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1305 = mux(_T_1076, _combinedOutputVec_26_T_6, _GEN_1302) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1306 = mux(_T_1076, _GEN_1293, _virtualPortOutputs_1_T_27) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1307 = mux(_T_1074, _GEN_1305, _GEN_1302) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1308 = mux(_T_1074, _GEN_1306, _GEN_1293) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1309 = mux(_T_1074, UInt<1>("h1"), _GEN_1304) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1077 = eq(found_26, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1078 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h1a")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1079 = and(_T_1077, _T_1078) @[src/main/scala/GPIO.scala 43:21]
    node _T_1080 = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 46:30]
    node _T_1081 = eq(_T_1080, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_26_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_26_T_8 = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_26_T_9 = or(_combinedOutputVec_26_T_7, _combinedOutputVec_26_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_27 = bits(io_pins_gpioInput, 26, 26) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1310 = mux(_T_1081, _combinedOutputVec_26_T_9, _GEN_1307) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1311 = mux(_T_1081, _GEN_1294, _virtualPortOutputs_2_T_27) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1312 = mux(_T_1079, _GEN_1310, _GEN_1307) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1313 = mux(_T_1079, _GEN_1311, _GEN_1294) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1314 = mux(_T_1079, UInt<1>("h1"), _GEN_1309) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1082 = eq(found_26, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1083 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h1a")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1084 = and(_T_1082, _T_1083) @[src/main/scala/GPIO.scala 43:21]
    node _T_1085 = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 46:30]
    node _T_1086 = eq(_T_1085, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_26_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_26_T_11 = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_26_T_12 = or(_combinedOutputVec_26_T_10, _combinedOutputVec_26_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_27 = bits(io_pins_gpioInput, 26, 26) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1315 = mux(_T_1086, _combinedOutputVec_26_T_12, _GEN_1312) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1316 = mux(_T_1086, _GEN_1295, _virtualPortOutputs_3_T_27) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1317 = mux(_T_1084, _GEN_1315, _GEN_1312) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1318 = mux(_T_1084, _GEN_1316, _GEN_1295) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1319 = mux(_T_1084, UInt<1>("h1"), _GEN_1314) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1087 = eq(found_26, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1088 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h1a")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1089 = and(_T_1087, _T_1088) @[src/main/scala/GPIO.scala 43:21]
    node _T_1090 = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 46:30]
    node _T_1091 = eq(_T_1090, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_26_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_26_T_14 = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_26_T_15 = or(_combinedOutputVec_26_T_13, _combinedOutputVec_26_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_27 = bits(io_pins_gpioInput, 26, 26) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1320 = mux(_T_1091, _combinedOutputVec_26_T_15, _GEN_1317) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1321 = mux(_T_1091, _GEN_1296, _virtualPortOutputs_4_T_27) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1322 = mux(_T_1089, _GEN_1320, _GEN_1317) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1323 = mux(_T_1089, _GEN_1321, _GEN_1296) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1324 = mux(_T_1089, UInt<1>("h1"), _GEN_1319) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1092 = eq(found_26, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1093 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h1a")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1094 = and(_T_1092, _T_1093) @[src/main/scala/GPIO.scala 43:21]
    node _T_1095 = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 46:30]
    node _T_1096 = eq(_T_1095, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_26_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_26_T_17 = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_26_T_18 = or(_combinedOutputVec_26_T_16, _combinedOutputVec_26_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_27 = bits(io_pins_gpioInput, 26, 26) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1325 = mux(_T_1096, _combinedOutputVec_26_T_18, _GEN_1322) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1326 = mux(_T_1096, _GEN_1297, _virtualPortOutputs_5_T_27) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1327 = mux(_T_1094, _GEN_1325, _GEN_1322) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1328 = mux(_T_1094, _GEN_1326, _GEN_1297) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1329 = mux(_T_1094, UInt<1>("h1"), _GEN_1324) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1097 = eq(found_26, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1098 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h1a")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1099 = and(_T_1097, _T_1098) @[src/main/scala/GPIO.scala 43:21]
    node _T_1100 = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 46:30]
    node _T_1101 = eq(_T_1100, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_26_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_26_T_20 = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_26_T_21 = or(_combinedOutputVec_26_T_19, _combinedOutputVec_26_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_27 = bits(io_pins_gpioInput, 26, 26) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1330 = mux(_T_1101, _combinedOutputVec_26_T_21, _GEN_1327) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1331 = mux(_T_1101, _GEN_1298, _virtualPortOutputs_6_T_27) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1332 = mux(_T_1099, _GEN_1330, _GEN_1327) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1333 = mux(_T_1099, _GEN_1331, _GEN_1298) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1334 = mux(_T_1099, UInt<1>("h1"), _GEN_1329) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1102 = eq(found_26, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1103 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h1a")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1104 = and(_T_1102, _T_1103) @[src/main/scala/GPIO.scala 43:21]
    node _T_1105 = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 46:30]
    node _T_1106 = eq(_T_1105, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_26_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_26_T_23 = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_26_T_24 = or(_combinedOutputVec_26_T_22, _combinedOutputVec_26_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_27 = bits(io_pins_gpioInput, 26, 26) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1335 = mux(_T_1106, _combinedOutputVec_26_T_24, _GEN_1332) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1336 = mux(_T_1106, _GEN_1299, _virtualPortOutputs_7_T_27) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1337 = mux(_T_1104, _GEN_1335, _GEN_1332) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1338 = mux(_T_1104, _GEN_1336, _GEN_1299) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1339 = mux(_T_1104, UInt<1>("h1"), _GEN_1334) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_1340 = mux(_T_1066, _GEN_1337, _combinedOutputVec_26_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_1341 = mux(_T_1066, _GEN_1303, _GEN_1291) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1342 = mux(_T_1066, _GEN_1339, found_26) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_1343 = mux(_T_1066, _GEN_1308, _GEN_1293) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1344 = mux(_T_1066, _GEN_1313, _GEN_1294) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1345 = mux(_T_1066, _GEN_1318, _GEN_1295) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1346 = mux(_T_1066, _GEN_1323, _GEN_1296) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1347 = mux(_T_1066, _GEN_1328, _GEN_1297) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1348 = mux(_T_1066, _GEN_1333, _GEN_1298) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1349 = mux(_T_1066, _GEN_1338, _GEN_1299) @[src/main/scala/GPIO.scala 40:42]
    reg found_27 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_27) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_27_T = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 37:40]
    node _T_1107 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_1108 = eq(found_27, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1109 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h1b")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1110 = and(_T_1108, _T_1109) @[src/main/scala/GPIO.scala 43:21]
    node _T_1111 = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 46:30]
    node _T_1112 = eq(_T_1111, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_27_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_27_T_2 = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_27_T_3 = or(_combinedOutputVec_27_T_1, _combinedOutputVec_27_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_28 = bits(io_pins_gpioInput, 27, 27) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1350 = mux(_T_1112, _combinedOutputVec_27_T_3, _combinedOutputVec_27_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1351 = mux(_T_1112, _GEN_1341, _virtualPortOutputs_0_T_28) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1352 = mux(_T_1110, _GEN_1350, _combinedOutputVec_27_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_1353 = mux(_T_1110, _GEN_1351, _GEN_1341) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1354 = mux(_T_1110, UInt<1>("h1"), found_27) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_1113 = eq(found_27, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1114 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h1b")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1115 = and(_T_1113, _T_1114) @[src/main/scala/GPIO.scala 43:21]
    node _T_1116 = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 46:30]
    node _T_1117 = eq(_T_1116, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_27_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_27_T_5 = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_27_T_6 = or(_combinedOutputVec_27_T_4, _combinedOutputVec_27_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_28 = bits(io_pins_gpioInput, 27, 27) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1355 = mux(_T_1117, _combinedOutputVec_27_T_6, _GEN_1352) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1356 = mux(_T_1117, _GEN_1343, _virtualPortOutputs_1_T_28) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1357 = mux(_T_1115, _GEN_1355, _GEN_1352) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1358 = mux(_T_1115, _GEN_1356, _GEN_1343) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1359 = mux(_T_1115, UInt<1>("h1"), _GEN_1354) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1118 = eq(found_27, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1119 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h1b")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1120 = and(_T_1118, _T_1119) @[src/main/scala/GPIO.scala 43:21]
    node _T_1121 = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 46:30]
    node _T_1122 = eq(_T_1121, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_27_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_27_T_8 = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_27_T_9 = or(_combinedOutputVec_27_T_7, _combinedOutputVec_27_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_28 = bits(io_pins_gpioInput, 27, 27) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1360 = mux(_T_1122, _combinedOutputVec_27_T_9, _GEN_1357) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1361 = mux(_T_1122, _GEN_1344, _virtualPortOutputs_2_T_28) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1362 = mux(_T_1120, _GEN_1360, _GEN_1357) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1363 = mux(_T_1120, _GEN_1361, _GEN_1344) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1364 = mux(_T_1120, UInt<1>("h1"), _GEN_1359) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1123 = eq(found_27, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1124 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h1b")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1125 = and(_T_1123, _T_1124) @[src/main/scala/GPIO.scala 43:21]
    node _T_1126 = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 46:30]
    node _T_1127 = eq(_T_1126, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_27_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_27_T_11 = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_27_T_12 = or(_combinedOutputVec_27_T_10, _combinedOutputVec_27_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_28 = bits(io_pins_gpioInput, 27, 27) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1365 = mux(_T_1127, _combinedOutputVec_27_T_12, _GEN_1362) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1366 = mux(_T_1127, _GEN_1345, _virtualPortOutputs_3_T_28) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1367 = mux(_T_1125, _GEN_1365, _GEN_1362) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1368 = mux(_T_1125, _GEN_1366, _GEN_1345) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1369 = mux(_T_1125, UInt<1>("h1"), _GEN_1364) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1128 = eq(found_27, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1129 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h1b")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1130 = and(_T_1128, _T_1129) @[src/main/scala/GPIO.scala 43:21]
    node _T_1131 = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 46:30]
    node _T_1132 = eq(_T_1131, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_27_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_27_T_14 = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_27_T_15 = or(_combinedOutputVec_27_T_13, _combinedOutputVec_27_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_28 = bits(io_pins_gpioInput, 27, 27) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1370 = mux(_T_1132, _combinedOutputVec_27_T_15, _GEN_1367) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1371 = mux(_T_1132, _GEN_1346, _virtualPortOutputs_4_T_28) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1372 = mux(_T_1130, _GEN_1370, _GEN_1367) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1373 = mux(_T_1130, _GEN_1371, _GEN_1346) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1374 = mux(_T_1130, UInt<1>("h1"), _GEN_1369) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1133 = eq(found_27, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1134 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h1b")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1135 = and(_T_1133, _T_1134) @[src/main/scala/GPIO.scala 43:21]
    node _T_1136 = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 46:30]
    node _T_1137 = eq(_T_1136, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_27_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_27_T_17 = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_27_T_18 = or(_combinedOutputVec_27_T_16, _combinedOutputVec_27_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_28 = bits(io_pins_gpioInput, 27, 27) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1375 = mux(_T_1137, _combinedOutputVec_27_T_18, _GEN_1372) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1376 = mux(_T_1137, _GEN_1347, _virtualPortOutputs_5_T_28) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1377 = mux(_T_1135, _GEN_1375, _GEN_1372) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1378 = mux(_T_1135, _GEN_1376, _GEN_1347) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1379 = mux(_T_1135, UInt<1>("h1"), _GEN_1374) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1138 = eq(found_27, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1139 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h1b")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1140 = and(_T_1138, _T_1139) @[src/main/scala/GPIO.scala 43:21]
    node _T_1141 = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 46:30]
    node _T_1142 = eq(_T_1141, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_27_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_27_T_20 = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_27_T_21 = or(_combinedOutputVec_27_T_19, _combinedOutputVec_27_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_28 = bits(io_pins_gpioInput, 27, 27) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1380 = mux(_T_1142, _combinedOutputVec_27_T_21, _GEN_1377) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1381 = mux(_T_1142, _GEN_1348, _virtualPortOutputs_6_T_28) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1382 = mux(_T_1140, _GEN_1380, _GEN_1377) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1383 = mux(_T_1140, _GEN_1381, _GEN_1348) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1384 = mux(_T_1140, UInt<1>("h1"), _GEN_1379) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1143 = eq(found_27, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1144 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h1b")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1145 = and(_T_1143, _T_1144) @[src/main/scala/GPIO.scala 43:21]
    node _T_1146 = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 46:30]
    node _T_1147 = eq(_T_1146, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_27_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_27_T_23 = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_27_T_24 = or(_combinedOutputVec_27_T_22, _combinedOutputVec_27_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_28 = bits(io_pins_gpioInput, 27, 27) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1385 = mux(_T_1147, _combinedOutputVec_27_T_24, _GEN_1382) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1386 = mux(_T_1147, _GEN_1349, _virtualPortOutputs_7_T_28) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1387 = mux(_T_1145, _GEN_1385, _GEN_1382) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1388 = mux(_T_1145, _GEN_1386, _GEN_1349) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1389 = mux(_T_1145, UInt<1>("h1"), _GEN_1384) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_1390 = mux(_T_1107, _GEN_1387, _combinedOutputVec_27_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_1391 = mux(_T_1107, _GEN_1353, _GEN_1341) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1392 = mux(_T_1107, _GEN_1389, found_27) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_1393 = mux(_T_1107, _GEN_1358, _GEN_1343) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1394 = mux(_T_1107, _GEN_1363, _GEN_1344) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1395 = mux(_T_1107, _GEN_1368, _GEN_1345) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1396 = mux(_T_1107, _GEN_1373, _GEN_1346) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1397 = mux(_T_1107, _GEN_1378, _GEN_1347) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1398 = mux(_T_1107, _GEN_1383, _GEN_1348) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1399 = mux(_T_1107, _GEN_1388, _GEN_1349) @[src/main/scala/GPIO.scala 40:42]
    reg found_28 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_28) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_28_T = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 37:40]
    node _T_1148 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_1149 = eq(found_28, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1150 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h1c")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1151 = and(_T_1149, _T_1150) @[src/main/scala/GPIO.scala 43:21]
    node _T_1152 = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 46:30]
    node _T_1153 = eq(_T_1152, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_28_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_28_T_2 = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_28_T_3 = or(_combinedOutputVec_28_T_1, _combinedOutputVec_28_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_29 = bits(io_pins_gpioInput, 28, 28) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1400 = mux(_T_1153, _combinedOutputVec_28_T_3, _combinedOutputVec_28_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1401 = mux(_T_1153, _GEN_1391, _virtualPortOutputs_0_T_29) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1402 = mux(_T_1151, _GEN_1400, _combinedOutputVec_28_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_1403 = mux(_T_1151, _GEN_1401, _GEN_1391) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1404 = mux(_T_1151, UInt<1>("h1"), found_28) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_1154 = eq(found_28, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1155 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h1c")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1156 = and(_T_1154, _T_1155) @[src/main/scala/GPIO.scala 43:21]
    node _T_1157 = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 46:30]
    node _T_1158 = eq(_T_1157, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_28_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_28_T_5 = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_28_T_6 = or(_combinedOutputVec_28_T_4, _combinedOutputVec_28_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_29 = bits(io_pins_gpioInput, 28, 28) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1405 = mux(_T_1158, _combinedOutputVec_28_T_6, _GEN_1402) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1406 = mux(_T_1158, _GEN_1393, _virtualPortOutputs_1_T_29) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1407 = mux(_T_1156, _GEN_1405, _GEN_1402) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1408 = mux(_T_1156, _GEN_1406, _GEN_1393) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1409 = mux(_T_1156, UInt<1>("h1"), _GEN_1404) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1159 = eq(found_28, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1160 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h1c")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1161 = and(_T_1159, _T_1160) @[src/main/scala/GPIO.scala 43:21]
    node _T_1162 = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 46:30]
    node _T_1163 = eq(_T_1162, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_28_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_28_T_8 = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_28_T_9 = or(_combinedOutputVec_28_T_7, _combinedOutputVec_28_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_29 = bits(io_pins_gpioInput, 28, 28) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1410 = mux(_T_1163, _combinedOutputVec_28_T_9, _GEN_1407) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1411 = mux(_T_1163, _GEN_1394, _virtualPortOutputs_2_T_29) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1412 = mux(_T_1161, _GEN_1410, _GEN_1407) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1413 = mux(_T_1161, _GEN_1411, _GEN_1394) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1414 = mux(_T_1161, UInt<1>("h1"), _GEN_1409) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1164 = eq(found_28, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1165 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h1c")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1166 = and(_T_1164, _T_1165) @[src/main/scala/GPIO.scala 43:21]
    node _T_1167 = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 46:30]
    node _T_1168 = eq(_T_1167, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_28_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_28_T_11 = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_28_T_12 = or(_combinedOutputVec_28_T_10, _combinedOutputVec_28_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_29 = bits(io_pins_gpioInput, 28, 28) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1415 = mux(_T_1168, _combinedOutputVec_28_T_12, _GEN_1412) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1416 = mux(_T_1168, _GEN_1395, _virtualPortOutputs_3_T_29) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1417 = mux(_T_1166, _GEN_1415, _GEN_1412) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1418 = mux(_T_1166, _GEN_1416, _GEN_1395) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1419 = mux(_T_1166, UInt<1>("h1"), _GEN_1414) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1169 = eq(found_28, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1170 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h1c")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1171 = and(_T_1169, _T_1170) @[src/main/scala/GPIO.scala 43:21]
    node _T_1172 = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 46:30]
    node _T_1173 = eq(_T_1172, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_28_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_28_T_14 = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_28_T_15 = or(_combinedOutputVec_28_T_13, _combinedOutputVec_28_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_29 = bits(io_pins_gpioInput, 28, 28) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1420 = mux(_T_1173, _combinedOutputVec_28_T_15, _GEN_1417) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1421 = mux(_T_1173, _GEN_1396, _virtualPortOutputs_4_T_29) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1422 = mux(_T_1171, _GEN_1420, _GEN_1417) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1423 = mux(_T_1171, _GEN_1421, _GEN_1396) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1424 = mux(_T_1171, UInt<1>("h1"), _GEN_1419) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1174 = eq(found_28, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1175 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h1c")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1176 = and(_T_1174, _T_1175) @[src/main/scala/GPIO.scala 43:21]
    node _T_1177 = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 46:30]
    node _T_1178 = eq(_T_1177, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_28_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_28_T_17 = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_28_T_18 = or(_combinedOutputVec_28_T_16, _combinedOutputVec_28_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_29 = bits(io_pins_gpioInput, 28, 28) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1425 = mux(_T_1178, _combinedOutputVec_28_T_18, _GEN_1422) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1426 = mux(_T_1178, _GEN_1397, _virtualPortOutputs_5_T_29) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1427 = mux(_T_1176, _GEN_1425, _GEN_1422) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1428 = mux(_T_1176, _GEN_1426, _GEN_1397) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1429 = mux(_T_1176, UInt<1>("h1"), _GEN_1424) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1179 = eq(found_28, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1180 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h1c")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1181 = and(_T_1179, _T_1180) @[src/main/scala/GPIO.scala 43:21]
    node _T_1182 = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 46:30]
    node _T_1183 = eq(_T_1182, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_28_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_28_T_20 = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_28_T_21 = or(_combinedOutputVec_28_T_19, _combinedOutputVec_28_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_29 = bits(io_pins_gpioInput, 28, 28) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1430 = mux(_T_1183, _combinedOutputVec_28_T_21, _GEN_1427) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1431 = mux(_T_1183, _GEN_1398, _virtualPortOutputs_6_T_29) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1432 = mux(_T_1181, _GEN_1430, _GEN_1427) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1433 = mux(_T_1181, _GEN_1431, _GEN_1398) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1434 = mux(_T_1181, UInt<1>("h1"), _GEN_1429) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1184 = eq(found_28, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1185 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h1c")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1186 = and(_T_1184, _T_1185) @[src/main/scala/GPIO.scala 43:21]
    node _T_1187 = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 46:30]
    node _T_1188 = eq(_T_1187, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_28_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_28_T_23 = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_28_T_24 = or(_combinedOutputVec_28_T_22, _combinedOutputVec_28_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_29 = bits(io_pins_gpioInput, 28, 28) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1435 = mux(_T_1188, _combinedOutputVec_28_T_24, _GEN_1432) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1436 = mux(_T_1188, _GEN_1399, _virtualPortOutputs_7_T_29) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1437 = mux(_T_1186, _GEN_1435, _GEN_1432) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1438 = mux(_T_1186, _GEN_1436, _GEN_1399) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1439 = mux(_T_1186, UInt<1>("h1"), _GEN_1434) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_1440 = mux(_T_1148, _GEN_1437, _combinedOutputVec_28_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_1441 = mux(_T_1148, _GEN_1403, _GEN_1391) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1442 = mux(_T_1148, _GEN_1439, found_28) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_1443 = mux(_T_1148, _GEN_1408, _GEN_1393) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1444 = mux(_T_1148, _GEN_1413, _GEN_1394) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1445 = mux(_T_1148, _GEN_1418, _GEN_1395) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1446 = mux(_T_1148, _GEN_1423, _GEN_1396) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1447 = mux(_T_1148, _GEN_1428, _GEN_1397) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1448 = mux(_T_1148, _GEN_1433, _GEN_1398) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1449 = mux(_T_1148, _GEN_1438, _GEN_1399) @[src/main/scala/GPIO.scala 40:42]
    reg found_29 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_29) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_29_T = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 37:40]
    node _T_1189 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_1190 = eq(found_29, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1191 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h1d")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1192 = and(_T_1190, _T_1191) @[src/main/scala/GPIO.scala 43:21]
    node _T_1193 = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 46:30]
    node _T_1194 = eq(_T_1193, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_29_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_29_T_2 = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_29_T_3 = or(_combinedOutputVec_29_T_1, _combinedOutputVec_29_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_30 = bits(io_pins_gpioInput, 29, 29) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1450 = mux(_T_1194, _combinedOutputVec_29_T_3, _combinedOutputVec_29_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1451 = mux(_T_1194, _GEN_1441, _virtualPortOutputs_0_T_30) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1452 = mux(_T_1192, _GEN_1450, _combinedOutputVec_29_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_1453 = mux(_T_1192, _GEN_1451, _GEN_1441) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1454 = mux(_T_1192, UInt<1>("h1"), found_29) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_1195 = eq(found_29, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1196 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h1d")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1197 = and(_T_1195, _T_1196) @[src/main/scala/GPIO.scala 43:21]
    node _T_1198 = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 46:30]
    node _T_1199 = eq(_T_1198, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_29_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_29_T_5 = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_29_T_6 = or(_combinedOutputVec_29_T_4, _combinedOutputVec_29_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_30 = bits(io_pins_gpioInput, 29, 29) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1455 = mux(_T_1199, _combinedOutputVec_29_T_6, _GEN_1452) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1456 = mux(_T_1199, _GEN_1443, _virtualPortOutputs_1_T_30) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1457 = mux(_T_1197, _GEN_1455, _GEN_1452) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1458 = mux(_T_1197, _GEN_1456, _GEN_1443) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1459 = mux(_T_1197, UInt<1>("h1"), _GEN_1454) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1200 = eq(found_29, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1201 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h1d")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1202 = and(_T_1200, _T_1201) @[src/main/scala/GPIO.scala 43:21]
    node _T_1203 = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 46:30]
    node _T_1204 = eq(_T_1203, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_29_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_29_T_8 = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_29_T_9 = or(_combinedOutputVec_29_T_7, _combinedOutputVec_29_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_30 = bits(io_pins_gpioInput, 29, 29) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1460 = mux(_T_1204, _combinedOutputVec_29_T_9, _GEN_1457) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1461 = mux(_T_1204, _GEN_1444, _virtualPortOutputs_2_T_30) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1462 = mux(_T_1202, _GEN_1460, _GEN_1457) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1463 = mux(_T_1202, _GEN_1461, _GEN_1444) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1464 = mux(_T_1202, UInt<1>("h1"), _GEN_1459) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1205 = eq(found_29, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1206 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h1d")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1207 = and(_T_1205, _T_1206) @[src/main/scala/GPIO.scala 43:21]
    node _T_1208 = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 46:30]
    node _T_1209 = eq(_T_1208, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_29_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_29_T_11 = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_29_T_12 = or(_combinedOutputVec_29_T_10, _combinedOutputVec_29_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_30 = bits(io_pins_gpioInput, 29, 29) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1465 = mux(_T_1209, _combinedOutputVec_29_T_12, _GEN_1462) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1466 = mux(_T_1209, _GEN_1445, _virtualPortOutputs_3_T_30) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1467 = mux(_T_1207, _GEN_1465, _GEN_1462) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1468 = mux(_T_1207, _GEN_1466, _GEN_1445) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1469 = mux(_T_1207, UInt<1>("h1"), _GEN_1464) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1210 = eq(found_29, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1211 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h1d")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1212 = and(_T_1210, _T_1211) @[src/main/scala/GPIO.scala 43:21]
    node _T_1213 = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 46:30]
    node _T_1214 = eq(_T_1213, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_29_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_29_T_14 = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_29_T_15 = or(_combinedOutputVec_29_T_13, _combinedOutputVec_29_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_30 = bits(io_pins_gpioInput, 29, 29) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1470 = mux(_T_1214, _combinedOutputVec_29_T_15, _GEN_1467) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1471 = mux(_T_1214, _GEN_1446, _virtualPortOutputs_4_T_30) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1472 = mux(_T_1212, _GEN_1470, _GEN_1467) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1473 = mux(_T_1212, _GEN_1471, _GEN_1446) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1474 = mux(_T_1212, UInt<1>("h1"), _GEN_1469) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1215 = eq(found_29, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1216 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h1d")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1217 = and(_T_1215, _T_1216) @[src/main/scala/GPIO.scala 43:21]
    node _T_1218 = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 46:30]
    node _T_1219 = eq(_T_1218, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_29_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_29_T_17 = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_29_T_18 = or(_combinedOutputVec_29_T_16, _combinedOutputVec_29_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_30 = bits(io_pins_gpioInput, 29, 29) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1475 = mux(_T_1219, _combinedOutputVec_29_T_18, _GEN_1472) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1476 = mux(_T_1219, _GEN_1447, _virtualPortOutputs_5_T_30) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1477 = mux(_T_1217, _GEN_1475, _GEN_1472) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1478 = mux(_T_1217, _GEN_1476, _GEN_1447) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1479 = mux(_T_1217, UInt<1>("h1"), _GEN_1474) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1220 = eq(found_29, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1221 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h1d")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1222 = and(_T_1220, _T_1221) @[src/main/scala/GPIO.scala 43:21]
    node _T_1223 = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 46:30]
    node _T_1224 = eq(_T_1223, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_29_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_29_T_20 = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_29_T_21 = or(_combinedOutputVec_29_T_19, _combinedOutputVec_29_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_30 = bits(io_pins_gpioInput, 29, 29) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1480 = mux(_T_1224, _combinedOutputVec_29_T_21, _GEN_1477) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1481 = mux(_T_1224, _GEN_1448, _virtualPortOutputs_6_T_30) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1482 = mux(_T_1222, _GEN_1480, _GEN_1477) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1483 = mux(_T_1222, _GEN_1481, _GEN_1448) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1484 = mux(_T_1222, UInt<1>("h1"), _GEN_1479) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1225 = eq(found_29, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1226 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h1d")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1227 = and(_T_1225, _T_1226) @[src/main/scala/GPIO.scala 43:21]
    node _T_1228 = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 46:30]
    node _T_1229 = eq(_T_1228, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_29_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_29_T_23 = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_29_T_24 = or(_combinedOutputVec_29_T_22, _combinedOutputVec_29_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_30 = bits(io_pins_gpioInput, 29, 29) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1485 = mux(_T_1229, _combinedOutputVec_29_T_24, _GEN_1482) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1486 = mux(_T_1229, _GEN_1449, _virtualPortOutputs_7_T_30) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1487 = mux(_T_1227, _GEN_1485, _GEN_1482) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1488 = mux(_T_1227, _GEN_1486, _GEN_1449) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1489 = mux(_T_1227, UInt<1>("h1"), _GEN_1484) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_1490 = mux(_T_1189, _GEN_1487, _combinedOutputVec_29_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_1491 = mux(_T_1189, _GEN_1453, _GEN_1441) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1492 = mux(_T_1189, _GEN_1489, found_29) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_1493 = mux(_T_1189, _GEN_1458, _GEN_1443) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1494 = mux(_T_1189, _GEN_1463, _GEN_1444) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1495 = mux(_T_1189, _GEN_1468, _GEN_1445) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1496 = mux(_T_1189, _GEN_1473, _GEN_1446) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1497 = mux(_T_1189, _GEN_1478, _GEN_1447) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1498 = mux(_T_1189, _GEN_1483, _GEN_1448) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1499 = mux(_T_1189, _GEN_1488, _GEN_1449) @[src/main/scala/GPIO.scala 40:42]
    reg found_30 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_30) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_30_T = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 37:40]
    node _T_1230 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_1231 = eq(found_30, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1232 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1233 = and(_T_1231, _T_1232) @[src/main/scala/GPIO.scala 43:21]
    node _T_1234 = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 46:30]
    node _T_1235 = eq(_T_1234, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_30_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_30_T_2 = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_30_T_3 = or(_combinedOutputVec_30_T_1, _combinedOutputVec_30_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_31 = bits(io_pins_gpioInput, 30, 30) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1500 = mux(_T_1235, _combinedOutputVec_30_T_3, _combinedOutputVec_30_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1501 = mux(_T_1235, _GEN_1491, _virtualPortOutputs_0_T_31) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1502 = mux(_T_1233, _GEN_1500, _combinedOutputVec_30_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_1503 = mux(_T_1233, _GEN_1501, _GEN_1491) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1504 = mux(_T_1233, UInt<1>("h1"), found_30) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_1236 = eq(found_30, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1237 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1238 = and(_T_1236, _T_1237) @[src/main/scala/GPIO.scala 43:21]
    node _T_1239 = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 46:30]
    node _T_1240 = eq(_T_1239, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_30_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_30_T_5 = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_30_T_6 = or(_combinedOutputVec_30_T_4, _combinedOutputVec_30_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_31 = bits(io_pins_gpioInput, 30, 30) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1505 = mux(_T_1240, _combinedOutputVec_30_T_6, _GEN_1502) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1506 = mux(_T_1240, _GEN_1493, _virtualPortOutputs_1_T_31) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1507 = mux(_T_1238, _GEN_1505, _GEN_1502) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1508 = mux(_T_1238, _GEN_1506, _GEN_1493) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1509 = mux(_T_1238, UInt<1>("h1"), _GEN_1504) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1241 = eq(found_30, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1242 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1243 = and(_T_1241, _T_1242) @[src/main/scala/GPIO.scala 43:21]
    node _T_1244 = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 46:30]
    node _T_1245 = eq(_T_1244, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_30_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_30_T_8 = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_30_T_9 = or(_combinedOutputVec_30_T_7, _combinedOutputVec_30_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_31 = bits(io_pins_gpioInput, 30, 30) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1510 = mux(_T_1245, _combinedOutputVec_30_T_9, _GEN_1507) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1511 = mux(_T_1245, _GEN_1494, _virtualPortOutputs_2_T_31) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1512 = mux(_T_1243, _GEN_1510, _GEN_1507) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1513 = mux(_T_1243, _GEN_1511, _GEN_1494) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1514 = mux(_T_1243, UInt<1>("h1"), _GEN_1509) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1246 = eq(found_30, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1247 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1248 = and(_T_1246, _T_1247) @[src/main/scala/GPIO.scala 43:21]
    node _T_1249 = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 46:30]
    node _T_1250 = eq(_T_1249, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_30_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_30_T_11 = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_30_T_12 = or(_combinedOutputVec_30_T_10, _combinedOutputVec_30_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_31 = bits(io_pins_gpioInput, 30, 30) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1515 = mux(_T_1250, _combinedOutputVec_30_T_12, _GEN_1512) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1516 = mux(_T_1250, _GEN_1495, _virtualPortOutputs_3_T_31) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1517 = mux(_T_1248, _GEN_1515, _GEN_1512) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1518 = mux(_T_1248, _GEN_1516, _GEN_1495) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1519 = mux(_T_1248, UInt<1>("h1"), _GEN_1514) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1251 = eq(found_30, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1252 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1253 = and(_T_1251, _T_1252) @[src/main/scala/GPIO.scala 43:21]
    node _T_1254 = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 46:30]
    node _T_1255 = eq(_T_1254, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_30_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_30_T_14 = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_30_T_15 = or(_combinedOutputVec_30_T_13, _combinedOutputVec_30_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_31 = bits(io_pins_gpioInput, 30, 30) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1520 = mux(_T_1255, _combinedOutputVec_30_T_15, _GEN_1517) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1521 = mux(_T_1255, _GEN_1496, _virtualPortOutputs_4_T_31) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1522 = mux(_T_1253, _GEN_1520, _GEN_1517) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1523 = mux(_T_1253, _GEN_1521, _GEN_1496) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1524 = mux(_T_1253, UInt<1>("h1"), _GEN_1519) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1256 = eq(found_30, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1257 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1258 = and(_T_1256, _T_1257) @[src/main/scala/GPIO.scala 43:21]
    node _T_1259 = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 46:30]
    node _T_1260 = eq(_T_1259, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_30_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_30_T_17 = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_30_T_18 = or(_combinedOutputVec_30_T_16, _combinedOutputVec_30_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_31 = bits(io_pins_gpioInput, 30, 30) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1525 = mux(_T_1260, _combinedOutputVec_30_T_18, _GEN_1522) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1526 = mux(_T_1260, _GEN_1497, _virtualPortOutputs_5_T_31) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1527 = mux(_T_1258, _GEN_1525, _GEN_1522) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1528 = mux(_T_1258, _GEN_1526, _GEN_1497) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1529 = mux(_T_1258, UInt<1>("h1"), _GEN_1524) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1261 = eq(found_30, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1262 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1263 = and(_T_1261, _T_1262) @[src/main/scala/GPIO.scala 43:21]
    node _T_1264 = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 46:30]
    node _T_1265 = eq(_T_1264, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_30_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_30_T_20 = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_30_T_21 = or(_combinedOutputVec_30_T_19, _combinedOutputVec_30_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_31 = bits(io_pins_gpioInput, 30, 30) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1530 = mux(_T_1265, _combinedOutputVec_30_T_21, _GEN_1527) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1531 = mux(_T_1265, _GEN_1498, _virtualPortOutputs_6_T_31) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1532 = mux(_T_1263, _GEN_1530, _GEN_1527) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1533 = mux(_T_1263, _GEN_1531, _GEN_1498) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1534 = mux(_T_1263, UInt<1>("h1"), _GEN_1529) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1266 = eq(found_30, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1267 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1268 = and(_T_1266, _T_1267) @[src/main/scala/GPIO.scala 43:21]
    node _T_1269 = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 46:30]
    node _T_1270 = eq(_T_1269, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_30_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_30_T_23 = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_30_T_24 = or(_combinedOutputVec_30_T_22, _combinedOutputVec_30_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_31 = bits(io_pins_gpioInput, 30, 30) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1535 = mux(_T_1270, _combinedOutputVec_30_T_24, _GEN_1532) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1536 = mux(_T_1270, _GEN_1499, _virtualPortOutputs_7_T_31) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1537 = mux(_T_1268, _GEN_1535, _GEN_1532) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1538 = mux(_T_1268, _GEN_1536, _GEN_1499) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1539 = mux(_T_1268, UInt<1>("h1"), _GEN_1534) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_1540 = mux(_T_1230, _GEN_1537, _combinedOutputVec_30_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_1541 = mux(_T_1230, _GEN_1503, _GEN_1491) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1542 = mux(_T_1230, _GEN_1539, found_30) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_1543 = mux(_T_1230, _GEN_1508, _GEN_1493) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1544 = mux(_T_1230, _GEN_1513, _GEN_1494) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1545 = mux(_T_1230, _GEN_1518, _GEN_1495) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1546 = mux(_T_1230, _GEN_1523, _GEN_1496) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1547 = mux(_T_1230, _GEN_1528, _GEN_1497) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1548 = mux(_T_1230, _GEN_1533, _GEN_1498) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1549 = mux(_T_1230, _GEN_1538, _GEN_1499) @[src/main/scala/GPIO.scala 40:42]
    reg found_31 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), found_31) @[src/main/scala/GPIO.scala 34:24]
    node _combinedOutputVec_31_T = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 37:40]
    node _T_1271 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:33]
    node _T_1272 = eq(found_31, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1273 = eq(regs_virtualToPhysicalMap_0, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1274 = and(_T_1272, _T_1273) @[src/main/scala/GPIO.scala 43:21]
    node _T_1275 = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 46:30]
    node _T_1276 = eq(_T_1275, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_31_T_1 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_31_T_2 = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_31_T_3 = or(_combinedOutputVec_31_T_1, _combinedOutputVec_31_T_2) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_0_T_32 = bits(io_pins_gpioInput, 31, 31) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1550 = mux(_T_1276, _combinedOutputVec_31_T_3, _combinedOutputVec_31_T) @[src/main/scala/GPIO.scala 37:26 46:43 47:34]
    node _GEN_1551 = mux(_T_1276, _GEN_1541, _virtualPortOutputs_0_T_32) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1552 = mux(_T_1274, _GEN_1550, _combinedOutputVec_31_T) @[src/main/scala/GPIO.scala 37:26 43:62]
    node _GEN_1553 = mux(_T_1274, _GEN_1551, _GEN_1541) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1554 = mux(_T_1274, UInt<1>("h1"), found_31) @[src/main/scala/GPIO.scala 43:62 52:17 34:24]
    node _T_1277 = eq(found_31, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1278 = eq(regs_virtualToPhysicalMap_1, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1279 = and(_T_1277, _T_1278) @[src/main/scala/GPIO.scala 43:21]
    node _T_1280 = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 46:30]
    node _T_1281 = eq(_T_1280, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_31_T_4 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_31_T_5 = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_31_T_6 = or(_combinedOutputVec_31_T_4, _combinedOutputVec_31_T_5) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_1_T_32 = bits(io_pins_gpioInput, 31, 31) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1555 = mux(_T_1281, _combinedOutputVec_31_T_6, _GEN_1552) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1556 = mux(_T_1281, _GEN_1543, _virtualPortOutputs_1_T_32) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1557 = mux(_T_1279, _GEN_1555, _GEN_1552) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1558 = mux(_T_1279, _GEN_1556, _GEN_1543) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1559 = mux(_T_1279, UInt<1>("h1"), _GEN_1554) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1282 = eq(found_31, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1283 = eq(regs_virtualToPhysicalMap_2, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1284 = and(_T_1282, _T_1283) @[src/main/scala/GPIO.scala 43:21]
    node _T_1285 = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 46:30]
    node _T_1286 = eq(_T_1285, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_31_T_7 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_31_T_8 = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_31_T_9 = or(_combinedOutputVec_31_T_7, _combinedOutputVec_31_T_8) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_2_T_32 = bits(io_pins_gpioInput, 31, 31) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1560 = mux(_T_1286, _combinedOutputVec_31_T_9, _GEN_1557) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1561 = mux(_T_1286, _GEN_1544, _virtualPortOutputs_2_T_32) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1562 = mux(_T_1284, _GEN_1560, _GEN_1557) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1563 = mux(_T_1284, _GEN_1561, _GEN_1544) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1564 = mux(_T_1284, UInt<1>("h1"), _GEN_1559) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1287 = eq(found_31, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1288 = eq(regs_virtualToPhysicalMap_3, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1289 = and(_T_1287, _T_1288) @[src/main/scala/GPIO.scala 43:21]
    node _T_1290 = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 46:30]
    node _T_1291 = eq(_T_1290, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_31_T_10 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_31_T_11 = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_31_T_12 = or(_combinedOutputVec_31_T_10, _combinedOutputVec_31_T_11) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_3_T_32 = bits(io_pins_gpioInput, 31, 31) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1565 = mux(_T_1291, _combinedOutputVec_31_T_12, _GEN_1562) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1566 = mux(_T_1291, _GEN_1545, _virtualPortOutputs_3_T_32) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1567 = mux(_T_1289, _GEN_1565, _GEN_1562) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1568 = mux(_T_1289, _GEN_1566, _GEN_1545) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1569 = mux(_T_1289, UInt<1>("h1"), _GEN_1564) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1292 = eq(found_31, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1293 = eq(regs_virtualToPhysicalMap_4, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1294 = and(_T_1292, _T_1293) @[src/main/scala/GPIO.scala 43:21]
    node _T_1295 = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 46:30]
    node _T_1296 = eq(_T_1295, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_31_T_13 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_31_T_14 = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_31_T_15 = or(_combinedOutputVec_31_T_13, _combinedOutputVec_31_T_14) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_4_T_32 = bits(io_pins_gpioInput, 31, 31) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1570 = mux(_T_1296, _combinedOutputVec_31_T_15, _GEN_1567) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1571 = mux(_T_1296, _GEN_1546, _virtualPortOutputs_4_T_32) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1572 = mux(_T_1294, _GEN_1570, _GEN_1567) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1573 = mux(_T_1294, _GEN_1571, _GEN_1546) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1574 = mux(_T_1294, UInt<1>("h1"), _GEN_1569) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1297 = eq(found_31, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1298 = eq(regs_virtualToPhysicalMap_5, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1299 = and(_T_1297, _T_1298) @[src/main/scala/GPIO.scala 43:21]
    node _T_1300 = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 46:30]
    node _T_1301 = eq(_T_1300, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_31_T_16 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_31_T_17 = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_31_T_18 = or(_combinedOutputVec_31_T_16, _combinedOutputVec_31_T_17) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_5_T_32 = bits(io_pins_gpioInput, 31, 31) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1575 = mux(_T_1301, _combinedOutputVec_31_T_18, _GEN_1572) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1576 = mux(_T_1301, _GEN_1547, _virtualPortOutputs_5_T_32) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1577 = mux(_T_1299, _GEN_1575, _GEN_1572) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1578 = mux(_T_1299, _GEN_1576, _GEN_1547) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1579 = mux(_T_1299, UInt<1>("h1"), _GEN_1574) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1302 = eq(found_31, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1303 = eq(regs_virtualToPhysicalMap_6, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1304 = and(_T_1302, _T_1303) @[src/main/scala/GPIO.scala 43:21]
    node _T_1305 = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 46:30]
    node _T_1306 = eq(_T_1305, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_31_T_19 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_31_T_20 = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_31_T_21 = or(_combinedOutputVec_31_T_19, _combinedOutputVec_31_T_20) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_6_T_32 = bits(io_pins_gpioInput, 31, 31) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1580 = mux(_T_1306, _combinedOutputVec_31_T_21, _GEN_1577) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1581 = mux(_T_1306, _GEN_1548, _virtualPortOutputs_6_T_32) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1582 = mux(_T_1304, _GEN_1580, _GEN_1577) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1583 = mux(_T_1304, _GEN_1581, _GEN_1548) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1584 = mux(_T_1304, UInt<1>("h1"), _GEN_1579) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _T_1307 = eq(found_31, UInt<1>("h0")) @[src/main/scala/GPIO.scala 43:14]
    node _T_1308 = eq(regs_virtualToPhysicalMap_7, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 43:53]
    node _T_1309 = and(_T_1307, _T_1308) @[src/main/scala/GPIO.scala 43:21]
    node _T_1310 = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 46:30]
    node _T_1311 = eq(_T_1310, UInt<1>("h1")) @[src/main/scala/GPIO.scala 46:34]
    node _combinedOutputVec_31_T_22 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 47:59]
    node _combinedOutputVec_31_T_23 = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 47:76]
    node _combinedOutputVec_31_T_24 = or(_combinedOutputVec_31_T_22, _combinedOutputVec_31_T_23) @[src/main/scala/GPIO.scala 47:63]
    node _virtualPortOutputs_7_T_32 = bits(io_pins_gpioInput, 31, 31) @[src/main/scala/GPIO.scala 49:55]
    node _GEN_1585 = mux(_T_1311, _combinedOutputVec_31_T_24, _GEN_1582) @[src/main/scala/GPIO.scala 46:43 47:34]
    node _GEN_1586 = mux(_T_1311, _GEN_1549, _virtualPortOutputs_7_T_32) @[src/main/scala/GPIO.scala 46:43 49:35]
    node _GEN_1587 = mux(_T_1309, _GEN_1585, _GEN_1582) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1588 = mux(_T_1309, _GEN_1586, _GEN_1549) @[src/main/scala/GPIO.scala 43:62]
    node _GEN_1589 = mux(_T_1309, UInt<1>("h1"), _GEN_1584) @[src/main/scala/GPIO.scala 43:62 52:17]
    node _GEN_1590 = mux(_T_1271, _GEN_1587, _combinedOutputVec_31_T) @[src/main/scala/GPIO.scala 37:26 40:42]
    node _GEN_1591 = mux(_T_1271, _GEN_1553, _GEN_1541) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1592 = mux(_T_1271, _GEN_1589, found_31) @[src/main/scala/GPIO.scala 34:24 40:42]
    node _GEN_1593 = mux(_T_1271, _GEN_1558, _GEN_1543) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1594 = mux(_T_1271, _GEN_1563, _GEN_1544) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1595 = mux(_T_1271, _GEN_1568, _GEN_1545) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1596 = mux(_T_1271, _GEN_1573, _GEN_1546) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1597 = mux(_T_1271, _GEN_1578, _GEN_1547) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1598 = mux(_T_1271, _GEN_1583, _GEN_1548) @[src/main/scala/GPIO.scala 40:42]
    node _GEN_1599 = mux(_T_1271, _GEN_1588, _GEN_1549) @[src/main/scala/GPIO.scala 40:42]
    node virtualPortOutputs_6 = _GEN_1598 @[src/main/scala/GPIO.scala 26:32]
    node virtualPortOutputs_7 = _GEN_1599 @[src/main/scala/GPIO.scala 26:32]
    node virtualPortOutput_lo_lo = cat(virtualPortOutputs_6, virtualPortOutputs_7) @[src/main/scala/GPIO.scala 58:32]
    node virtualPortOutputs_4 = _GEN_1596 @[src/main/scala/GPIO.scala 26:32]
    node virtualPortOutputs_5 = _GEN_1597 @[src/main/scala/GPIO.scala 26:32]
    node virtualPortOutput_lo_hi = cat(virtualPortOutputs_4, virtualPortOutputs_5) @[src/main/scala/GPIO.scala 58:32]
    node virtualPortOutput_lo = cat(virtualPortOutput_lo_hi, virtualPortOutput_lo_lo) @[src/main/scala/GPIO.scala 58:32]
    node virtualPortOutputs_2 = _GEN_1594 @[src/main/scala/GPIO.scala 26:32]
    node virtualPortOutputs_3 = _GEN_1595 @[src/main/scala/GPIO.scala 26:32]
    node virtualPortOutput_hi_lo = cat(virtualPortOutputs_2, virtualPortOutputs_3) @[src/main/scala/GPIO.scala 58:32]
    node virtualPortOutputs_0 = _GEN_1591 @[src/main/scala/GPIO.scala 26:32]
    node virtualPortOutputs_1 = _GEN_1593 @[src/main/scala/GPIO.scala 26:32]
    node virtualPortOutput_hi_hi = cat(virtualPortOutputs_0, virtualPortOutputs_1) @[src/main/scala/GPIO.scala 58:32]
    node virtualPortOutput_hi = cat(virtualPortOutput_hi_hi, virtualPortOutput_hi_lo) @[src/main/scala/GPIO.scala 58:32]
    node _virtualPortOutput_T = cat(virtualPortOutput_hi, virtualPortOutput_lo) @[src/main/scala/GPIO.scala 58:32]
    node combinedOutputVec_30 = _GEN_1540 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_31 = _GEN_1590 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_lo_lo_lo_lo = cat(combinedOutputVec_30, combinedOutputVec_31) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_28 = _GEN_1440 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_29 = _GEN_1490 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_lo_lo_lo_hi = cat(combinedOutputVec_28, combinedOutputVec_29) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_lo_lo_lo = cat(OUTPUT_lo_lo_lo_hi, OUTPUT_lo_lo_lo_lo) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_26 = _GEN_1340 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_27 = _GEN_1390 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_lo_lo_hi_lo = cat(combinedOutputVec_26, combinedOutputVec_27) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_24 = _GEN_1240 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_25 = _GEN_1290 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_lo_lo_hi_hi = cat(combinedOutputVec_24, combinedOutputVec_25) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_lo_lo_hi = cat(OUTPUT_lo_lo_hi_hi, OUTPUT_lo_lo_hi_lo) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_lo_lo = cat(OUTPUT_lo_lo_hi, OUTPUT_lo_lo_lo) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_22 = _GEN_1140 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_23 = _GEN_1190 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_lo_hi_lo_lo = cat(combinedOutputVec_22, combinedOutputVec_23) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_20 = _GEN_1040 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_21 = _GEN_1090 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_lo_hi_lo_hi = cat(combinedOutputVec_20, combinedOutputVec_21) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_lo_hi_lo = cat(OUTPUT_lo_hi_lo_hi, OUTPUT_lo_hi_lo_lo) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_18 = _GEN_940 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_19 = _GEN_990 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_lo_hi_hi_lo = cat(combinedOutputVec_18, combinedOutputVec_19) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_16 = _GEN_840 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_17 = _GEN_890 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_lo_hi_hi_hi = cat(combinedOutputVec_16, combinedOutputVec_17) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_lo_hi_hi = cat(OUTPUT_lo_hi_hi_hi, OUTPUT_lo_hi_hi_lo) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_lo_hi = cat(OUTPUT_lo_hi_hi, OUTPUT_lo_hi_lo) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_lo = cat(OUTPUT_lo_hi, OUTPUT_lo_lo) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_14 = _GEN_740 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_15 = _GEN_790 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_hi_lo_lo_lo = cat(combinedOutputVec_14, combinedOutputVec_15) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_12 = _GEN_640 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_13 = _GEN_690 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_hi_lo_lo_hi = cat(combinedOutputVec_12, combinedOutputVec_13) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_hi_lo_lo = cat(OUTPUT_hi_lo_lo_hi, OUTPUT_hi_lo_lo_lo) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_10 = _GEN_540 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_11 = _GEN_590 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_hi_lo_hi_lo = cat(combinedOutputVec_10, combinedOutputVec_11) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_8 = _GEN_440 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_9 = _GEN_490 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_hi_lo_hi_hi = cat(combinedOutputVec_8, combinedOutputVec_9) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_hi_lo_hi = cat(OUTPUT_hi_lo_hi_hi, OUTPUT_hi_lo_hi_lo) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_hi_lo = cat(OUTPUT_hi_lo_hi, OUTPUT_hi_lo_lo) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_6 = _GEN_340 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_7 = _GEN_390 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_hi_hi_lo_lo = cat(combinedOutputVec_6, combinedOutputVec_7) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_4 = _GEN_240 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_5 = _GEN_290 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_hi_hi_lo_hi = cat(combinedOutputVec_4, combinedOutputVec_5) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_hi_hi_lo = cat(OUTPUT_hi_hi_lo_hi, OUTPUT_hi_hi_lo_lo) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_2 = _GEN_140 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_3 = _GEN_190 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_hi_hi_hi_lo = cat(combinedOutputVec_2, combinedOutputVec_3) @[src/main/scala/GPIO.scala 61:21]
    node combinedOutputVec_0 = _GEN_40 @[src/main/scala/GPIO.scala 25:31]
    node combinedOutputVec_1 = _GEN_90 @[src/main/scala/GPIO.scala 25:31]
    node OUTPUT_hi_hi_hi_hi = cat(combinedOutputVec_0, combinedOutputVec_1) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_hi_hi_hi = cat(OUTPUT_hi_hi_hi_hi, OUTPUT_hi_hi_hi_lo) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_hi_hi = cat(OUTPUT_hi_hi_hi, OUTPUT_hi_hi_lo) @[src/main/scala/GPIO.scala 61:21]
    node OUTPUT_hi = cat(OUTPUT_hi_hi, OUTPUT_hi_lo) @[src/main/scala/GPIO.scala 61:21]
    node _OUTPUT_T = cat(OUTPUT_hi, OUTPUT_lo) @[src/main/scala/GPIO.scala 61:21]
    node _T_1312 = and(io_apb_PSEL, io_apb_PENABLE) @[src/main/scala/GPIO.scala 68:20]
    node _T_1313 = geq(io_apb_PADDR, UInt<1>("h0")) @[src/main/scala/GPIO.scala 141:15]
    node _T_1314 = leq(io_apb_PADDR, UInt<2>("h3")) @[src/main/scala/GPIO.scala 141:48]
    node _T_1315 = and(_T_1313, _T_1314) @[src/main/scala/GPIO.scala 141:40]
    node _T_1316 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 142:13]
    node _DIRECTION_T = bits(io_apb_PWDATA, 31, 0) @[src/main/scala/GPIO.scala 147:38]
    node _GEN_1600 = mux(_T_1315, _DIRECTION_T, regs_DIRECTION) @[src/main/scala/GPIO.scala 141:78 147:22 353:26]
    node _T_1317 = geq(io_apb_PADDR, UInt<3>("h4")) @[src/main/scala/GPIO.scala 149:15]
    node _T_1318 = leq(io_apb_PADDR, UInt<3>("h7")) @[src/main/scala/GPIO.scala 149:45]
    node _T_1319 = and(_T_1317, _T_1318) @[src/main/scala/GPIO.scala 149:37]
    node _T_1320 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 150:13]
    node _OUTPUT_T_1 = bits(io_apb_PWDATA, 31, 0) @[src/main/scala/GPIO.scala 155:35]
    node _GEN_1601 = mux(_T_1319, _OUTPUT_T_1, _OUTPUT_T) @[src/main/scala/GPIO.scala 149:72 155:19 61:15]
    node _T_1321 = geq(io_apb_PADDR, UInt<4>("hc")) @[src/main/scala/GPIO.scala 157:15]
    node _T_1322 = leq(io_apb_PADDR, UInt<4>("hf")) @[src/main/scala/GPIO.scala 157:43]
    node _T_1323 = and(_T_1321, _T_1322) @[src/main/scala/GPIO.scala 157:35]
    node _T_1324 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 158:13]
    node _MODE_T = bits(io_apb_PWDATA, 31, 0) @[src/main/scala/GPIO.scala 159:33]
    node _GEN_1602 = mux(_T_1323, _MODE_T, regs_MODE) @[src/main/scala/GPIO.scala 157:68 159:17 356:21]
    node _T_1325 = geq(io_apb_PADDR, UInt<5>("h10")) @[src/main/scala/GPIO.scala 163:12]
    node _T_1326 = leq(io_apb_PADDR, UInt<5>("h10")) @[src/main/scala/GPIO.scala 164:14]
    node _T_1327 = and(_T_1325, _T_1326) @[src/main/scala/GPIO.scala 163:44]
    node _T_1328 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 166:13]
    node _ATOMIC_OPERATION_T = bits(io_apb_PWDATA, 3, 0) @[src/main/scala/GPIO.scala 171:45]
    node _GEN_1603 = mux(_T_1327, _ATOMIC_OPERATION_T, regs_ATOMIC_OPERATION) @[src/main/scala/GPIO.scala 165:7 171:29 359:33]
    node _T_1329 = geq(io_apb_PADDR, UInt<5>("h11")) @[src/main/scala/GPIO.scala 173:15]
    node _T_1330 = leq(io_apb_PADDR, UInt<5>("h14")) @[src/main/scala/GPIO.scala 173:50]
    node _T_1331 = and(_T_1329, _T_1330) @[src/main/scala/GPIO.scala 173:42]
    node _T_1332 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 174:13]
    node _ATOMIC_MASK_T = bits(io_apb_PWDATA, 31, 0) @[src/main/scala/GPIO.scala 179:40]
    node _GEN_1604 = mux(_T_1331, _ATOMIC_MASK_T, regs_ATOMIC_MASK) @[src/main/scala/GPIO.scala 173:82 179:24 360:28]
    node _T_1333 = geq(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 181:15]
    node _T_1334 = leq(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 181:49]
    node _T_1335 = and(_T_1333, _T_1334) @[src/main/scala/GPIO.scala 181:41]
    node _T_1336 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 182:13]
    node _ATOMIC_SET_T = bits(io_apb_PWDATA, 0, 0) @[src/main/scala/GPIO.scala 187:39]
    node _GEN_1605 = mux(_T_1335, _ATOMIC_SET_T, regs_ATOMIC_SET) @[src/main/scala/GPIO.scala 181:80 187:23 361:27]
    node _T_1337 = geq(io_apb_PADDR, UInt<5>("h16")) @[src/main/scala/GPIO.scala 192:12]
    node _T_1338 = leq(io_apb_PADDR, UInt<5>("h1d")) @[src/main/scala/GPIO.scala 193:14]
    node _T_1339 = and(_T_1337, _T_1338) @[src/main/scala/GPIO.scala 192:44]
    node _T_1340 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 195:13]
    node _T_1341 = sub(io_apb_PADDR, UInt<5>("h16")) @[src/main/scala/GPIO.scala 202:15]
    node _T_1342 = tail(_T_1341, 1) @[src/main/scala/GPIO.scala 202:15]
    node _T_1343 = div(_T_1342, UInt<1>("h1")) @[src/main/scala/GPIO.scala 202:47]
    node _T_1344 = bits(_T_1343, 2, 0)
    node _virtualToPhysicalMap_T = bits(io_apb_PWDATA, 4, 0) @[src/main/scala/GPIO.scala 203:25]
    node _regs_virtualToPhysicalMap_T_1344 = _virtualToPhysicalMap_T @[src/main/scala/GPIO.scala 203:{9,9}]
    node _GEN_1606 = mux(eq(UInt<1>("h0"), _T_1344), _regs_virtualToPhysicalMap_T_1344, regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 203:{9,9} 368:12]
    node _GEN_1607 = mux(eq(UInt<1>("h1"), _T_1344), _regs_virtualToPhysicalMap_T_1344, regs_virtualToPhysicalMap_1) @[src/main/scala/GPIO.scala 203:{9,9} 368:12]
    node _GEN_1608 = mux(eq(UInt<2>("h2"), _T_1344), _regs_virtualToPhysicalMap_T_1344, regs_virtualToPhysicalMap_2) @[src/main/scala/GPIO.scala 203:{9,9} 368:12]
    node _GEN_1609 = mux(eq(UInt<2>("h3"), _T_1344), _regs_virtualToPhysicalMap_T_1344, regs_virtualToPhysicalMap_3) @[src/main/scala/GPIO.scala 203:{9,9} 368:12]
    node _GEN_1610 = mux(eq(UInt<3>("h4"), _T_1344), _regs_virtualToPhysicalMap_T_1344, regs_virtualToPhysicalMap_4) @[src/main/scala/GPIO.scala 203:{9,9} 368:12]
    node _GEN_1611 = mux(eq(UInt<3>("h5"), _T_1344), _regs_virtualToPhysicalMap_T_1344, regs_virtualToPhysicalMap_5) @[src/main/scala/GPIO.scala 203:{9,9} 368:12]
    node _GEN_1612 = mux(eq(UInt<3>("h6"), _T_1344), _regs_virtualToPhysicalMap_T_1344, regs_virtualToPhysicalMap_6) @[src/main/scala/GPIO.scala 203:{9,9} 368:12]
    node _GEN_1613 = mux(eq(UInt<3>("h7"), _T_1344), _regs_virtualToPhysicalMap_T_1344, regs_virtualToPhysicalMap_7) @[src/main/scala/GPIO.scala 203:{9,9} 368:12]
    node _GEN_1614 = mux(_T_1339, _GEN_1606, regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 194:7 368:12]
    node _GEN_1615 = mux(_T_1339, _GEN_1607, regs_virtualToPhysicalMap_1) @[src/main/scala/GPIO.scala 194:7 368:12]
    node _GEN_1616 = mux(_T_1339, _GEN_1608, regs_virtualToPhysicalMap_2) @[src/main/scala/GPIO.scala 194:7 368:12]
    node _GEN_1617 = mux(_T_1339, _GEN_1609, regs_virtualToPhysicalMap_3) @[src/main/scala/GPIO.scala 194:7 368:12]
    node _GEN_1618 = mux(_T_1339, _GEN_1610, regs_virtualToPhysicalMap_4) @[src/main/scala/GPIO.scala 194:7 368:12]
    node _GEN_1619 = mux(_T_1339, _GEN_1611, regs_virtualToPhysicalMap_5) @[src/main/scala/GPIO.scala 194:7 368:12]
    node _GEN_1620 = mux(_T_1339, _GEN_1612, regs_virtualToPhysicalMap_6) @[src/main/scala/GPIO.scala 194:7 368:12]
    node _GEN_1621 = mux(_T_1339, _GEN_1613, regs_virtualToPhysicalMap_7) @[src/main/scala/GPIO.scala 194:7 368:12]
    node _T_1345 = geq(io_apb_PADDR, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 206:12]
    node _T_1346 = leq(io_apb_PADDR, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 207:14]
    node _T_1347 = and(_T_1345, _T_1346) @[src/main/scala/GPIO.scala 206:47]
    node _T_1348 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 209:13]
    node _virtualPortOutput_T_1 = bits(io_apb_PWDATA, 7, 0) @[src/main/scala/GPIO.scala 215:22]
    node _GEN_1622 = mux(_T_1347, _virtualPortOutput_T_1, _virtualPortOutput_T) @[src/main/scala/GPIO.scala 208:7 214:30 58:26]
    node _T_1349 = geq(io_apb_PADDR, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 218:12]
    node _T_1350 = leq(io_apb_PADDR, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 219:14]
    node _T_1351 = and(_T_1349, _T_1350) @[src/main/scala/GPIO.scala 218:47]
    node _T_1352 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 221:13]
    node _virtualPortEnable_T = bits(io_apb_PWDATA, 0, 0) @[src/main/scala/GPIO.scala 227:22]
    node _GEN_1623 = mux(_T_1351, _virtualPortEnable_T, regs_virtualPortEnable) @[src/main/scala/GPIO.scala 220:7 226:30 370:34]
    node _T_1353 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 234:11]
    node _T_1354 = geq(io_apb_PADDR, UInt<1>("h0")) @[src/main/scala/GPIO.scala 236:15]
    node _T_1355 = leq(io_apb_PADDR, UInt<2>("h3")) @[src/main/scala/GPIO.scala 236:48]
    node _T_1356 = and(_T_1354, _T_1355) @[src/main/scala/GPIO.scala 236:40]
    node _T_1357 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 238:13]
    node _GEN_1624 = mux(_T_1356, regs_DIRECTION, UInt<1>("h0")) @[src/main/scala/GPIO.scala 236:78 243:21 67:17]
    node _T_1358 = geq(io_apb_PADDR, UInt<3>("h4")) @[src/main/scala/GPIO.scala 245:15]
    node _T_1359 = leq(io_apb_PADDR, UInt<3>("h7")) @[src/main/scala/GPIO.scala 245:45]
    node _T_1360 = and(_T_1358, _T_1359) @[src/main/scala/GPIO.scala 245:37]
    node _T_1361 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 246:13]
    node _GEN_1625 = mux(_T_1360, regs_OUTPUT, _GEN_1624) @[src/main/scala/GPIO.scala 245:72 247:21]
    node _T_1362 = geq(io_apb_PADDR, UInt<4>("h8")) @[src/main/scala/GPIO.scala 249:15]
    node _T_1363 = leq(io_apb_PADDR, UInt<4>("hb")) @[src/main/scala/GPIO.scala 249:44]
    node _T_1364 = and(_T_1362, _T_1363) @[src/main/scala/GPIO.scala 249:36]
    node _T_1365 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 250:13]
    node _GEN_1626 = mux(_T_1364, regs_INPUT, _GEN_1625) @[src/main/scala/GPIO.scala 249:70 251:21]
    node _T_1366 = geq(io_apb_PADDR, UInt<4>("hc")) @[src/main/scala/GPIO.scala 254:15]
    node _T_1367 = leq(io_apb_PADDR, UInt<4>("hf")) @[src/main/scala/GPIO.scala 254:43]
    node _T_1368 = and(_T_1366, _T_1367) @[src/main/scala/GPIO.scala 254:35]
    node _T_1369 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 255:13]
    node _GEN_1627 = mux(_T_1368, regs_MODE, _GEN_1626) @[src/main/scala/GPIO.scala 254:68 256:21]
    node _T_1370 = geq(io_apb_PADDR, UInt<5>("h10")) @[src/main/scala/GPIO.scala 259:12]
    node _T_1371 = leq(io_apb_PADDR, UInt<5>("h10")) @[src/main/scala/GPIO.scala 260:14]
    node _T_1372 = and(_T_1370, _T_1371) @[src/main/scala/GPIO.scala 259:44]
    node _T_1373 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 262:13]
    node _T_1374 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 267:13]
    node _GEN_1628 = mux(_T_1372, regs_ATOMIC_OPERATION, _GEN_1627) @[src/main/scala/GPIO.scala 261:7 272:21]
    node _T_1375 = geq(io_apb_PADDR, UInt<5>("h11")) @[src/main/scala/GPIO.scala 274:15]
    node _T_1376 = leq(io_apb_PADDR, UInt<5>("h14")) @[src/main/scala/GPIO.scala 274:50]
    node _T_1377 = and(_T_1375, _T_1376) @[src/main/scala/GPIO.scala 274:42]
    node _T_1378 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 275:13]
    node _GEN_1629 = mux(_T_1377, regs_ATOMIC_MASK, _GEN_1628) @[src/main/scala/GPIO.scala 274:82 280:21]
    node _T_1379 = geq(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 282:15]
    node _T_1380 = leq(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 282:49]
    node _T_1381 = and(_T_1379, _T_1380) @[src/main/scala/GPIO.scala 282:41]
    node _T_1382 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 283:13]
    node _GEN_1630 = mux(_T_1381, regs_ATOMIC_SET, _GEN_1629) @[src/main/scala/GPIO.scala 282:80 288:21]
    node _T_1383 = geq(io_apb_PADDR, UInt<5>("h16")) @[src/main/scala/GPIO.scala 293:12]
    node _T_1384 = leq(io_apb_PADDR, UInt<5>("h1d")) @[src/main/scala/GPIO.scala 294:14]
    node _T_1385 = and(_T_1383, _T_1384) @[src/main/scala/GPIO.scala 293:44]
    node _T_1386 = sub(io_apb_PADDR, UInt<5>("h16")) @[src/main/scala/GPIO.scala 299:17]
    node _T_1387 = tail(_T_1386, 1) @[src/main/scala/GPIO.scala 299:17]
    node _T_1388 = div(_T_1387, UInt<1>("h1")) @[src/main/scala/GPIO.scala 299:49]
    node _T_1389 = bits(_T_1388, 2, 0)
    node _T_1390 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 296:13]
    node _GEN_1631 = validif(eq(UInt<1>("h0"), _T_1389), regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 296:{13,13}]
    node _GEN_1632 = mux(eq(UInt<1>("h1"), _T_1389), regs_virtualToPhysicalMap_1, _GEN_1631) @[src/main/scala/GPIO.scala 296:{13,13}]
    node _GEN_1633 = mux(eq(UInt<2>("h2"), _T_1389), regs_virtualToPhysicalMap_2, _GEN_1632) @[src/main/scala/GPIO.scala 296:{13,13}]
    node _GEN_1634 = mux(eq(UInt<2>("h3"), _T_1389), regs_virtualToPhysicalMap_3, _GEN_1633) @[src/main/scala/GPIO.scala 296:{13,13}]
    node _GEN_1635 = mux(eq(UInt<3>("h4"), _T_1389), regs_virtualToPhysicalMap_4, _GEN_1634) @[src/main/scala/GPIO.scala 296:{13,13}]
    node _GEN_1636 = mux(eq(UInt<3>("h5"), _T_1389), regs_virtualToPhysicalMap_5, _GEN_1635) @[src/main/scala/GPIO.scala 296:{13,13}]
    node _GEN_1637 = mux(eq(UInt<3>("h6"), _T_1389), regs_virtualToPhysicalMap_6, _GEN_1636) @[src/main/scala/GPIO.scala 296:{13,13}]
    node _GEN_1638 = mux(eq(UInt<3>("h7"), _T_1389), regs_virtualToPhysicalMap_7, _GEN_1637) @[src/main/scala/GPIO.scala 296:{13,13}]
    node _io_apb_PRDATA_T = sub(io_apb_PADDR, UInt<5>("h16")) @[src/main/scala/GPIO.scala 305:15]
    node _io_apb_PRDATA_T_1 = tail(_io_apb_PRDATA_T, 1) @[src/main/scala/GPIO.scala 305:15]
    node _io_apb_PRDATA_T_2 = div(_io_apb_PRDATA_T_1, UInt<1>("h1")) @[src/main/scala/GPIO.scala 305:47]
    node _io_apb_PRDATA_T_3 = bits(_io_apb_PRDATA_T_2, 2, 0)
    node _GEN_1639 = validif(eq(UInt<1>("h0"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 304:{21,21}]
    node _GEN_1640 = mux(eq(UInt<1>("h1"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_1, _GEN_1639) @[src/main/scala/GPIO.scala 304:{21,21}]
    node _GEN_1641 = mux(eq(UInt<2>("h2"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_2, _GEN_1640) @[src/main/scala/GPIO.scala 304:{21,21}]
    node _GEN_1642 = mux(eq(UInt<2>("h3"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_3, _GEN_1641) @[src/main/scala/GPIO.scala 304:{21,21}]
    node _GEN_1643 = mux(eq(UInt<3>("h4"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_4, _GEN_1642) @[src/main/scala/GPIO.scala 304:{21,21}]
    node _GEN_1644 = mux(eq(UInt<3>("h5"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_5, _GEN_1643) @[src/main/scala/GPIO.scala 304:{21,21}]
    node _GEN_1645 = mux(eq(UInt<3>("h6"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_6, _GEN_1644) @[src/main/scala/GPIO.scala 304:{21,21}]
    node _GEN_1646 = mux(eq(UInt<3>("h7"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_7, _GEN_1645) @[src/main/scala/GPIO.scala 304:{21,21}]
    node _regs_virtualToPhysicalMap_io_apb_PRDATA_T_3 = _GEN_1646 @[src/main/scala/GPIO.scala 304:21]
    node _GEN_1647 = mux(_T_1385, _regs_virtualToPhysicalMap_io_apb_PRDATA_T_3, _GEN_1630) @[src/main/scala/GPIO.scala 295:7 304:21]
    node _T_1391 = geq(io_apb_PADDR, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 309:12]
    node _T_1392 = leq(io_apb_PADDR, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 310:14]
    node _T_1393 = and(_T_1391, _T_1392) @[src/main/scala/GPIO.scala 309:47]
    node _T_1394 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 312:13]
    node _GEN_1648 = mux(_T_1393, regs_virtualPortOutput, _GEN_1647) @[src/main/scala/GPIO.scala 311:7 317:21]
    node _T_1395 = geq(io_apb_PADDR, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 320:12]
    node _T_1396 = leq(io_apb_PADDR, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 321:14]
    node _T_1397 = and(_T_1395, _T_1396) @[src/main/scala/GPIO.scala 320:47]
    node _T_1398 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 323:13]
    node _GEN_1649 = mux(_T_1397, regs_virtualPortEnable, _GEN_1648) @[src/main/scala/GPIO.scala 322:7 328:21]
    node _GEN_1650 = mux(io_apb_PWRITE, _GEN_1600, regs_DIRECTION) @[src/main/scala/GPIO.scala 69:25 353:26]
    node _GEN_1651 = mux(io_apb_PWRITE, _GEN_1601, _OUTPUT_T) @[src/main/scala/GPIO.scala 61:15 69:25]
    node _GEN_1652 = mux(io_apb_PWRITE, _GEN_1602, regs_MODE) @[src/main/scala/GPIO.scala 356:21 69:25]
    node _GEN_1653 = mux(io_apb_PWRITE, _GEN_1603, regs_ATOMIC_OPERATION) @[src/main/scala/GPIO.scala 69:25 359:33]
    node _GEN_1654 = mux(io_apb_PWRITE, _GEN_1604, regs_ATOMIC_MASK) @[src/main/scala/GPIO.scala 69:25 360:28]
    node _GEN_1655 = mux(io_apb_PWRITE, _GEN_1605, regs_ATOMIC_SET) @[src/main/scala/GPIO.scala 69:25 361:27]
    node _GEN_1656 = mux(io_apb_PWRITE, _GEN_1614, regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 368:12 69:25]
    node _GEN_1657 = mux(io_apb_PWRITE, _GEN_1615, regs_virtualToPhysicalMap_1) @[src/main/scala/GPIO.scala 368:12 69:25]
    node _GEN_1658 = mux(io_apb_PWRITE, _GEN_1616, regs_virtualToPhysicalMap_2) @[src/main/scala/GPIO.scala 368:12 69:25]
    node _GEN_1659 = mux(io_apb_PWRITE, _GEN_1617, regs_virtualToPhysicalMap_3) @[src/main/scala/GPIO.scala 368:12 69:25]
    node _GEN_1660 = mux(io_apb_PWRITE, _GEN_1618, regs_virtualToPhysicalMap_4) @[src/main/scala/GPIO.scala 368:12 69:25]
    node _GEN_1661 = mux(io_apb_PWRITE, _GEN_1619, regs_virtualToPhysicalMap_5) @[src/main/scala/GPIO.scala 368:12 69:25]
    node _GEN_1662 = mux(io_apb_PWRITE, _GEN_1620, regs_virtualToPhysicalMap_6) @[src/main/scala/GPIO.scala 368:12 69:25]
    node _GEN_1663 = mux(io_apb_PWRITE, _GEN_1621, regs_virtualToPhysicalMap_7) @[src/main/scala/GPIO.scala 368:12 69:25]
    node _GEN_1664 = mux(io_apb_PWRITE, _GEN_1622, _virtualPortOutput_T) @[src/main/scala/GPIO.scala 69:25 58:26]
    node _GEN_1665 = mux(io_apb_PWRITE, _GEN_1623, regs_virtualPortEnable) @[src/main/scala/GPIO.scala 69:25 370:34]
    node _GEN_1666 = mux(io_apb_PWRITE, UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 69:25 78:21 87:21]
    node _GEN_1667 = mux(io_apb_PWRITE, UInt<1>("h0"), _GEN_1649) @[src/main/scala/GPIO.scala 67:17 69:25]
    node _GEN_1668 = mux(_T_1312, _GEN_1650, regs_DIRECTION) @[src/main/scala/GPIO.scala 353:26 68:39]
    node _GEN_1669 = mux(_T_1312, _GEN_1651, _OUTPUT_T) @[src/main/scala/GPIO.scala 61:15 68:39]
    node _GEN_1670 = mux(_T_1312, _GEN_1652, regs_MODE) @[src/main/scala/GPIO.scala 356:21 68:39]
    node _GEN_1671 = mux(_T_1312, _GEN_1653, regs_ATOMIC_OPERATION) @[src/main/scala/GPIO.scala 359:33 68:39]
    node _GEN_1672 = mux(_T_1312, _GEN_1654, regs_ATOMIC_MASK) @[src/main/scala/GPIO.scala 360:28 68:39]
    node _GEN_1673 = mux(_T_1312, _GEN_1655, regs_ATOMIC_SET) @[src/main/scala/GPIO.scala 361:27 68:39]
    node _GEN_1674 = mux(_T_1312, _GEN_1656, regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 368:12 68:39]
    node _GEN_1675 = mux(_T_1312, _GEN_1657, regs_virtualToPhysicalMap_1) @[src/main/scala/GPIO.scala 368:12 68:39]
    node _GEN_1676 = mux(_T_1312, _GEN_1658, regs_virtualToPhysicalMap_2) @[src/main/scala/GPIO.scala 368:12 68:39]
    node _GEN_1677 = mux(_T_1312, _GEN_1659, regs_virtualToPhysicalMap_3) @[src/main/scala/GPIO.scala 368:12 68:39]
    node _GEN_1678 = mux(_T_1312, _GEN_1660, regs_virtualToPhysicalMap_4) @[src/main/scala/GPIO.scala 368:12 68:39]
    node _GEN_1679 = mux(_T_1312, _GEN_1661, regs_virtualToPhysicalMap_5) @[src/main/scala/GPIO.scala 368:12 68:39]
    node _GEN_1680 = mux(_T_1312, _GEN_1662, regs_virtualToPhysicalMap_6) @[src/main/scala/GPIO.scala 368:12 68:39]
    node _GEN_1681 = mux(_T_1312, _GEN_1663, regs_virtualToPhysicalMap_7) @[src/main/scala/GPIO.scala 368:12 68:39]
    node _GEN_1682 = mux(_T_1312, _GEN_1664, _virtualPortOutput_T) @[src/main/scala/GPIO.scala 58:26 68:39]
    node _GEN_1683 = mux(_T_1312, _GEN_1665, regs_virtualPortEnable) @[src/main/scala/GPIO.scala 370:34 68:39]
    node _GEN_1684 = mux(_T_1312, _GEN_1666, UInt<1>("h0")) @[src/main/scala/GPIO.scala 68:39 90:29]
    node _GEN_1685 = mux(_T_1312, _GEN_1667, UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:17 68:39]
    node _atomicOperationTruthTable_0_0_T = bits(regs_ATOMIC_OPERATION, 1, 1) @[src/main/scala/GPIO.scala 94:59]
    node _atomicOperationTruthTable_0_1_T = bits(regs_ATOMIC_OPERATION, 0, 0) @[src/main/scala/GPIO.scala 95:59]
    node _atomicOperationTruthTable_1_0_T = bits(regs_ATOMIC_OPERATION, 3, 3) @[src/main/scala/GPIO.scala 96:59]
    node _atomicOperationTruthTable_1_1_T = bits(regs_ATOMIC_OPERATION, 2, 2) @[src/main/scala/GPIO.scala 97:59]
    node _T_1399 = eq(regs_ATOMIC_SET, UInt<1>("h1")) @[src/main/scala/GPIO.scala 98:24]
    node _output_inner_0_T = bits(regs_ATOMIC_MASK, 0, 0) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_0_T_1 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 108:65]
    node atomicOperationTruthTable_0_0 = _atomicOperationTruthTable_0_0_T @[src/main/scala/GPIO.scala 93:39 94:35]
    node _GEN_1686 = validif(and(eq(UInt<1>("h0"), _output_inner_0_T), eq(UInt<1>("h0"), _output_inner_0_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node atomicOperationTruthTable_0_1 = _atomicOperationTruthTable_0_1_T @[src/main/scala/GPIO.scala 93:39 95:35]
    node _GEN_1687 = mux(and(eq(UInt<1>("h0"), _output_inner_0_T), eq(UInt<1>("h1"), _output_inner_0_T_1)), atomicOperationTruthTable_0_1, _GEN_1686) @[src/main/scala/GPIO.scala 107:{52,52}]
    node atomicOperationTruthTable_1_0 = _atomicOperationTruthTable_1_0_T @[src/main/scala/GPIO.scala 93:39 96:35]
    node _GEN_1688 = mux(and(eq(UInt<1>("h1"), _output_inner_0_T), eq(UInt<1>("h0"), _output_inner_0_T_1)), atomicOperationTruthTable_1_0, _GEN_1687) @[src/main/scala/GPIO.scala 107:{52,52}]
    node atomicOperationTruthTable_1_1 = _atomicOperationTruthTable_1_1_T @[src/main/scala/GPIO.scala 93:39 97:35]
    node _GEN_1689 = mux(and(eq(UInt<1>("h1"), _output_inner_0_T), eq(UInt<1>("h1"), _output_inner_0_T_1)), atomicOperationTruthTable_1_1, _GEN_1688) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_1_T = bits(regs_ATOMIC_MASK, 1, 1) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_1_T_1 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1690 = validif(and(eq(UInt<1>("h0"), _output_inner_1_T), eq(UInt<1>("h0"), _output_inner_1_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1691 = mux(and(eq(UInt<1>("h0"), _output_inner_1_T), eq(UInt<1>("h1"), _output_inner_1_T_1)), atomicOperationTruthTable_0_1, _GEN_1690) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1692 = mux(and(eq(UInt<1>("h1"), _output_inner_1_T), eq(UInt<1>("h0"), _output_inner_1_T_1)), atomicOperationTruthTable_1_0, _GEN_1691) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1693 = mux(and(eq(UInt<1>("h1"), _output_inner_1_T), eq(UInt<1>("h1"), _output_inner_1_T_1)), atomicOperationTruthTable_1_1, _GEN_1692) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_2_T = bits(regs_ATOMIC_MASK, 2, 2) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_2_T_1 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1694 = validif(and(eq(UInt<1>("h0"), _output_inner_2_T), eq(UInt<1>("h0"), _output_inner_2_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1695 = mux(and(eq(UInt<1>("h0"), _output_inner_2_T), eq(UInt<1>("h1"), _output_inner_2_T_1)), atomicOperationTruthTable_0_1, _GEN_1694) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1696 = mux(and(eq(UInt<1>("h1"), _output_inner_2_T), eq(UInt<1>("h0"), _output_inner_2_T_1)), atomicOperationTruthTable_1_0, _GEN_1695) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1697 = mux(and(eq(UInt<1>("h1"), _output_inner_2_T), eq(UInt<1>("h1"), _output_inner_2_T_1)), atomicOperationTruthTable_1_1, _GEN_1696) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_3_T = bits(regs_ATOMIC_MASK, 3, 3) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_3_T_1 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1698 = validif(and(eq(UInt<1>("h0"), _output_inner_3_T), eq(UInt<1>("h0"), _output_inner_3_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1699 = mux(and(eq(UInt<1>("h0"), _output_inner_3_T), eq(UInt<1>("h1"), _output_inner_3_T_1)), atomicOperationTruthTable_0_1, _GEN_1698) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1700 = mux(and(eq(UInt<1>("h1"), _output_inner_3_T), eq(UInt<1>("h0"), _output_inner_3_T_1)), atomicOperationTruthTable_1_0, _GEN_1699) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1701 = mux(and(eq(UInt<1>("h1"), _output_inner_3_T), eq(UInt<1>("h1"), _output_inner_3_T_1)), atomicOperationTruthTable_1_1, _GEN_1700) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_4_T = bits(regs_ATOMIC_MASK, 4, 4) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_4_T_1 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1702 = validif(and(eq(UInt<1>("h0"), _output_inner_4_T), eq(UInt<1>("h0"), _output_inner_4_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1703 = mux(and(eq(UInt<1>("h0"), _output_inner_4_T), eq(UInt<1>("h1"), _output_inner_4_T_1)), atomicOperationTruthTable_0_1, _GEN_1702) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1704 = mux(and(eq(UInt<1>("h1"), _output_inner_4_T), eq(UInt<1>("h0"), _output_inner_4_T_1)), atomicOperationTruthTable_1_0, _GEN_1703) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1705 = mux(and(eq(UInt<1>("h1"), _output_inner_4_T), eq(UInt<1>("h1"), _output_inner_4_T_1)), atomicOperationTruthTable_1_1, _GEN_1704) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_5_T = bits(regs_ATOMIC_MASK, 5, 5) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_5_T_1 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1706 = validif(and(eq(UInt<1>("h0"), _output_inner_5_T), eq(UInt<1>("h0"), _output_inner_5_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1707 = mux(and(eq(UInt<1>("h0"), _output_inner_5_T), eq(UInt<1>("h1"), _output_inner_5_T_1)), atomicOperationTruthTable_0_1, _GEN_1706) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1708 = mux(and(eq(UInt<1>("h1"), _output_inner_5_T), eq(UInt<1>("h0"), _output_inner_5_T_1)), atomicOperationTruthTable_1_0, _GEN_1707) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1709 = mux(and(eq(UInt<1>("h1"), _output_inner_5_T), eq(UInt<1>("h1"), _output_inner_5_T_1)), atomicOperationTruthTable_1_1, _GEN_1708) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_6_T = bits(regs_ATOMIC_MASK, 6, 6) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_6_T_1 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1710 = validif(and(eq(UInt<1>("h0"), _output_inner_6_T), eq(UInt<1>("h0"), _output_inner_6_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1711 = mux(and(eq(UInt<1>("h0"), _output_inner_6_T), eq(UInt<1>("h1"), _output_inner_6_T_1)), atomicOperationTruthTable_0_1, _GEN_1710) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1712 = mux(and(eq(UInt<1>("h1"), _output_inner_6_T), eq(UInt<1>("h0"), _output_inner_6_T_1)), atomicOperationTruthTable_1_0, _GEN_1711) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1713 = mux(and(eq(UInt<1>("h1"), _output_inner_6_T), eq(UInt<1>("h1"), _output_inner_6_T_1)), atomicOperationTruthTable_1_1, _GEN_1712) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_7_T = bits(regs_ATOMIC_MASK, 7, 7) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_7_T_1 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1714 = validif(and(eq(UInt<1>("h0"), _output_inner_7_T), eq(UInt<1>("h0"), _output_inner_7_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1715 = mux(and(eq(UInt<1>("h0"), _output_inner_7_T), eq(UInt<1>("h1"), _output_inner_7_T_1)), atomicOperationTruthTable_0_1, _GEN_1714) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1716 = mux(and(eq(UInt<1>("h1"), _output_inner_7_T), eq(UInt<1>("h0"), _output_inner_7_T_1)), atomicOperationTruthTable_1_0, _GEN_1715) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1717 = mux(and(eq(UInt<1>("h1"), _output_inner_7_T), eq(UInt<1>("h1"), _output_inner_7_T_1)), atomicOperationTruthTable_1_1, _GEN_1716) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_8_T = bits(regs_ATOMIC_MASK, 8, 8) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_8_T_1 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1718 = validif(and(eq(UInt<1>("h0"), _output_inner_8_T), eq(UInt<1>("h0"), _output_inner_8_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1719 = mux(and(eq(UInt<1>("h0"), _output_inner_8_T), eq(UInt<1>("h1"), _output_inner_8_T_1)), atomicOperationTruthTable_0_1, _GEN_1718) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1720 = mux(and(eq(UInt<1>("h1"), _output_inner_8_T), eq(UInt<1>("h0"), _output_inner_8_T_1)), atomicOperationTruthTable_1_0, _GEN_1719) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1721 = mux(and(eq(UInt<1>("h1"), _output_inner_8_T), eq(UInt<1>("h1"), _output_inner_8_T_1)), atomicOperationTruthTable_1_1, _GEN_1720) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_9_T = bits(regs_ATOMIC_MASK, 9, 9) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_9_T_1 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1722 = validif(and(eq(UInt<1>("h0"), _output_inner_9_T), eq(UInt<1>("h0"), _output_inner_9_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1723 = mux(and(eq(UInt<1>("h0"), _output_inner_9_T), eq(UInt<1>("h1"), _output_inner_9_T_1)), atomicOperationTruthTable_0_1, _GEN_1722) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1724 = mux(and(eq(UInt<1>("h1"), _output_inner_9_T), eq(UInt<1>("h0"), _output_inner_9_T_1)), atomicOperationTruthTable_1_0, _GEN_1723) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1725 = mux(and(eq(UInt<1>("h1"), _output_inner_9_T), eq(UInt<1>("h1"), _output_inner_9_T_1)), atomicOperationTruthTable_1_1, _GEN_1724) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_10_T = bits(regs_ATOMIC_MASK, 10, 10) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_10_T_1 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1726 = validif(and(eq(UInt<1>("h0"), _output_inner_10_T), eq(UInt<1>("h0"), _output_inner_10_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1727 = mux(and(eq(UInt<1>("h0"), _output_inner_10_T), eq(UInt<1>("h1"), _output_inner_10_T_1)), atomicOperationTruthTable_0_1, _GEN_1726) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1728 = mux(and(eq(UInt<1>("h1"), _output_inner_10_T), eq(UInt<1>("h0"), _output_inner_10_T_1)), atomicOperationTruthTable_1_0, _GEN_1727) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1729 = mux(and(eq(UInt<1>("h1"), _output_inner_10_T), eq(UInt<1>("h1"), _output_inner_10_T_1)), atomicOperationTruthTable_1_1, _GEN_1728) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_11_T = bits(regs_ATOMIC_MASK, 11, 11) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_11_T_1 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1730 = validif(and(eq(UInt<1>("h0"), _output_inner_11_T), eq(UInt<1>("h0"), _output_inner_11_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1731 = mux(and(eq(UInt<1>("h0"), _output_inner_11_T), eq(UInt<1>("h1"), _output_inner_11_T_1)), atomicOperationTruthTable_0_1, _GEN_1730) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1732 = mux(and(eq(UInt<1>("h1"), _output_inner_11_T), eq(UInt<1>("h0"), _output_inner_11_T_1)), atomicOperationTruthTable_1_0, _GEN_1731) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1733 = mux(and(eq(UInt<1>("h1"), _output_inner_11_T), eq(UInt<1>("h1"), _output_inner_11_T_1)), atomicOperationTruthTable_1_1, _GEN_1732) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_12_T = bits(regs_ATOMIC_MASK, 12, 12) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_12_T_1 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1734 = validif(and(eq(UInt<1>("h0"), _output_inner_12_T), eq(UInt<1>("h0"), _output_inner_12_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1735 = mux(and(eq(UInt<1>("h0"), _output_inner_12_T), eq(UInt<1>("h1"), _output_inner_12_T_1)), atomicOperationTruthTable_0_1, _GEN_1734) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1736 = mux(and(eq(UInt<1>("h1"), _output_inner_12_T), eq(UInt<1>("h0"), _output_inner_12_T_1)), atomicOperationTruthTable_1_0, _GEN_1735) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1737 = mux(and(eq(UInt<1>("h1"), _output_inner_12_T), eq(UInt<1>("h1"), _output_inner_12_T_1)), atomicOperationTruthTable_1_1, _GEN_1736) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_13_T = bits(regs_ATOMIC_MASK, 13, 13) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_13_T_1 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1738 = validif(and(eq(UInt<1>("h0"), _output_inner_13_T), eq(UInt<1>("h0"), _output_inner_13_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1739 = mux(and(eq(UInt<1>("h0"), _output_inner_13_T), eq(UInt<1>("h1"), _output_inner_13_T_1)), atomicOperationTruthTable_0_1, _GEN_1738) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1740 = mux(and(eq(UInt<1>("h1"), _output_inner_13_T), eq(UInt<1>("h0"), _output_inner_13_T_1)), atomicOperationTruthTable_1_0, _GEN_1739) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1741 = mux(and(eq(UInt<1>("h1"), _output_inner_13_T), eq(UInt<1>("h1"), _output_inner_13_T_1)), atomicOperationTruthTable_1_1, _GEN_1740) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_14_T = bits(regs_ATOMIC_MASK, 14, 14) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_14_T_1 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1742 = validif(and(eq(UInt<1>("h0"), _output_inner_14_T), eq(UInt<1>("h0"), _output_inner_14_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1743 = mux(and(eq(UInt<1>("h0"), _output_inner_14_T), eq(UInt<1>("h1"), _output_inner_14_T_1)), atomicOperationTruthTable_0_1, _GEN_1742) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1744 = mux(and(eq(UInt<1>("h1"), _output_inner_14_T), eq(UInt<1>("h0"), _output_inner_14_T_1)), atomicOperationTruthTable_1_0, _GEN_1743) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1745 = mux(and(eq(UInt<1>("h1"), _output_inner_14_T), eq(UInt<1>("h1"), _output_inner_14_T_1)), atomicOperationTruthTable_1_1, _GEN_1744) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_15_T = bits(regs_ATOMIC_MASK, 15, 15) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_15_T_1 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1746 = validif(and(eq(UInt<1>("h0"), _output_inner_15_T), eq(UInt<1>("h0"), _output_inner_15_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1747 = mux(and(eq(UInt<1>("h0"), _output_inner_15_T), eq(UInt<1>("h1"), _output_inner_15_T_1)), atomicOperationTruthTable_0_1, _GEN_1746) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1748 = mux(and(eq(UInt<1>("h1"), _output_inner_15_T), eq(UInt<1>("h0"), _output_inner_15_T_1)), atomicOperationTruthTable_1_0, _GEN_1747) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1749 = mux(and(eq(UInt<1>("h1"), _output_inner_15_T), eq(UInt<1>("h1"), _output_inner_15_T_1)), atomicOperationTruthTable_1_1, _GEN_1748) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_16_T = bits(regs_ATOMIC_MASK, 16, 16) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_16_T_1 = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1750 = validif(and(eq(UInt<1>("h0"), _output_inner_16_T), eq(UInt<1>("h0"), _output_inner_16_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1751 = mux(and(eq(UInt<1>("h0"), _output_inner_16_T), eq(UInt<1>("h1"), _output_inner_16_T_1)), atomicOperationTruthTable_0_1, _GEN_1750) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1752 = mux(and(eq(UInt<1>("h1"), _output_inner_16_T), eq(UInt<1>("h0"), _output_inner_16_T_1)), atomicOperationTruthTable_1_0, _GEN_1751) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1753 = mux(and(eq(UInt<1>("h1"), _output_inner_16_T), eq(UInt<1>("h1"), _output_inner_16_T_1)), atomicOperationTruthTable_1_1, _GEN_1752) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_17_T = bits(regs_ATOMIC_MASK, 17, 17) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_17_T_1 = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1754 = validif(and(eq(UInt<1>("h0"), _output_inner_17_T), eq(UInt<1>("h0"), _output_inner_17_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1755 = mux(and(eq(UInt<1>("h0"), _output_inner_17_T), eq(UInt<1>("h1"), _output_inner_17_T_1)), atomicOperationTruthTable_0_1, _GEN_1754) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1756 = mux(and(eq(UInt<1>("h1"), _output_inner_17_T), eq(UInt<1>("h0"), _output_inner_17_T_1)), atomicOperationTruthTable_1_0, _GEN_1755) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1757 = mux(and(eq(UInt<1>("h1"), _output_inner_17_T), eq(UInt<1>("h1"), _output_inner_17_T_1)), atomicOperationTruthTable_1_1, _GEN_1756) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_18_T = bits(regs_ATOMIC_MASK, 18, 18) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_18_T_1 = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1758 = validif(and(eq(UInt<1>("h0"), _output_inner_18_T), eq(UInt<1>("h0"), _output_inner_18_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1759 = mux(and(eq(UInt<1>("h0"), _output_inner_18_T), eq(UInt<1>("h1"), _output_inner_18_T_1)), atomicOperationTruthTable_0_1, _GEN_1758) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1760 = mux(and(eq(UInt<1>("h1"), _output_inner_18_T), eq(UInt<1>("h0"), _output_inner_18_T_1)), atomicOperationTruthTable_1_0, _GEN_1759) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1761 = mux(and(eq(UInt<1>("h1"), _output_inner_18_T), eq(UInt<1>("h1"), _output_inner_18_T_1)), atomicOperationTruthTable_1_1, _GEN_1760) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_19_T = bits(regs_ATOMIC_MASK, 19, 19) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_19_T_1 = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1762 = validif(and(eq(UInt<1>("h0"), _output_inner_19_T), eq(UInt<1>("h0"), _output_inner_19_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1763 = mux(and(eq(UInt<1>("h0"), _output_inner_19_T), eq(UInt<1>("h1"), _output_inner_19_T_1)), atomicOperationTruthTable_0_1, _GEN_1762) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1764 = mux(and(eq(UInt<1>("h1"), _output_inner_19_T), eq(UInt<1>("h0"), _output_inner_19_T_1)), atomicOperationTruthTable_1_0, _GEN_1763) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1765 = mux(and(eq(UInt<1>("h1"), _output_inner_19_T), eq(UInt<1>("h1"), _output_inner_19_T_1)), atomicOperationTruthTable_1_1, _GEN_1764) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_20_T = bits(regs_ATOMIC_MASK, 20, 20) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_20_T_1 = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1766 = validif(and(eq(UInt<1>("h0"), _output_inner_20_T), eq(UInt<1>("h0"), _output_inner_20_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1767 = mux(and(eq(UInt<1>("h0"), _output_inner_20_T), eq(UInt<1>("h1"), _output_inner_20_T_1)), atomicOperationTruthTable_0_1, _GEN_1766) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1768 = mux(and(eq(UInt<1>("h1"), _output_inner_20_T), eq(UInt<1>("h0"), _output_inner_20_T_1)), atomicOperationTruthTable_1_0, _GEN_1767) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1769 = mux(and(eq(UInt<1>("h1"), _output_inner_20_T), eq(UInt<1>("h1"), _output_inner_20_T_1)), atomicOperationTruthTable_1_1, _GEN_1768) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_21_T = bits(regs_ATOMIC_MASK, 21, 21) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_21_T_1 = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1770 = validif(and(eq(UInt<1>("h0"), _output_inner_21_T), eq(UInt<1>("h0"), _output_inner_21_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1771 = mux(and(eq(UInt<1>("h0"), _output_inner_21_T), eq(UInt<1>("h1"), _output_inner_21_T_1)), atomicOperationTruthTable_0_1, _GEN_1770) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1772 = mux(and(eq(UInt<1>("h1"), _output_inner_21_T), eq(UInt<1>("h0"), _output_inner_21_T_1)), atomicOperationTruthTable_1_0, _GEN_1771) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1773 = mux(and(eq(UInt<1>("h1"), _output_inner_21_T), eq(UInt<1>("h1"), _output_inner_21_T_1)), atomicOperationTruthTable_1_1, _GEN_1772) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_22_T = bits(regs_ATOMIC_MASK, 22, 22) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_22_T_1 = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1774 = validif(and(eq(UInt<1>("h0"), _output_inner_22_T), eq(UInt<1>("h0"), _output_inner_22_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1775 = mux(and(eq(UInt<1>("h0"), _output_inner_22_T), eq(UInt<1>("h1"), _output_inner_22_T_1)), atomicOperationTruthTable_0_1, _GEN_1774) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1776 = mux(and(eq(UInt<1>("h1"), _output_inner_22_T), eq(UInt<1>("h0"), _output_inner_22_T_1)), atomicOperationTruthTable_1_0, _GEN_1775) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1777 = mux(and(eq(UInt<1>("h1"), _output_inner_22_T), eq(UInt<1>("h1"), _output_inner_22_T_1)), atomicOperationTruthTable_1_1, _GEN_1776) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_23_T = bits(regs_ATOMIC_MASK, 23, 23) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_23_T_1 = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1778 = validif(and(eq(UInt<1>("h0"), _output_inner_23_T), eq(UInt<1>("h0"), _output_inner_23_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1779 = mux(and(eq(UInt<1>("h0"), _output_inner_23_T), eq(UInt<1>("h1"), _output_inner_23_T_1)), atomicOperationTruthTable_0_1, _GEN_1778) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1780 = mux(and(eq(UInt<1>("h1"), _output_inner_23_T), eq(UInt<1>("h0"), _output_inner_23_T_1)), atomicOperationTruthTable_1_0, _GEN_1779) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1781 = mux(and(eq(UInt<1>("h1"), _output_inner_23_T), eq(UInt<1>("h1"), _output_inner_23_T_1)), atomicOperationTruthTable_1_1, _GEN_1780) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_24_T = bits(regs_ATOMIC_MASK, 24, 24) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_24_T_1 = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1782 = validif(and(eq(UInt<1>("h0"), _output_inner_24_T), eq(UInt<1>("h0"), _output_inner_24_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1783 = mux(and(eq(UInt<1>("h0"), _output_inner_24_T), eq(UInt<1>("h1"), _output_inner_24_T_1)), atomicOperationTruthTable_0_1, _GEN_1782) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1784 = mux(and(eq(UInt<1>("h1"), _output_inner_24_T), eq(UInt<1>("h0"), _output_inner_24_T_1)), atomicOperationTruthTable_1_0, _GEN_1783) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1785 = mux(and(eq(UInt<1>("h1"), _output_inner_24_T), eq(UInt<1>("h1"), _output_inner_24_T_1)), atomicOperationTruthTable_1_1, _GEN_1784) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_25_T = bits(regs_ATOMIC_MASK, 25, 25) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_25_T_1 = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1786 = validif(and(eq(UInt<1>("h0"), _output_inner_25_T), eq(UInt<1>("h0"), _output_inner_25_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1787 = mux(and(eq(UInt<1>("h0"), _output_inner_25_T), eq(UInt<1>("h1"), _output_inner_25_T_1)), atomicOperationTruthTable_0_1, _GEN_1786) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1788 = mux(and(eq(UInt<1>("h1"), _output_inner_25_T), eq(UInt<1>("h0"), _output_inner_25_T_1)), atomicOperationTruthTable_1_0, _GEN_1787) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1789 = mux(and(eq(UInt<1>("h1"), _output_inner_25_T), eq(UInt<1>("h1"), _output_inner_25_T_1)), atomicOperationTruthTable_1_1, _GEN_1788) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_26_T = bits(regs_ATOMIC_MASK, 26, 26) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_26_T_1 = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1790 = validif(and(eq(UInt<1>("h0"), _output_inner_26_T), eq(UInt<1>("h0"), _output_inner_26_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1791 = mux(and(eq(UInt<1>("h0"), _output_inner_26_T), eq(UInt<1>("h1"), _output_inner_26_T_1)), atomicOperationTruthTable_0_1, _GEN_1790) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1792 = mux(and(eq(UInt<1>("h1"), _output_inner_26_T), eq(UInt<1>("h0"), _output_inner_26_T_1)), atomicOperationTruthTable_1_0, _GEN_1791) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1793 = mux(and(eq(UInt<1>("h1"), _output_inner_26_T), eq(UInt<1>("h1"), _output_inner_26_T_1)), atomicOperationTruthTable_1_1, _GEN_1792) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_27_T = bits(regs_ATOMIC_MASK, 27, 27) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_27_T_1 = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1794 = validif(and(eq(UInt<1>("h0"), _output_inner_27_T), eq(UInt<1>("h0"), _output_inner_27_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1795 = mux(and(eq(UInt<1>("h0"), _output_inner_27_T), eq(UInt<1>("h1"), _output_inner_27_T_1)), atomicOperationTruthTable_0_1, _GEN_1794) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1796 = mux(and(eq(UInt<1>("h1"), _output_inner_27_T), eq(UInt<1>("h0"), _output_inner_27_T_1)), atomicOperationTruthTable_1_0, _GEN_1795) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1797 = mux(and(eq(UInt<1>("h1"), _output_inner_27_T), eq(UInt<1>("h1"), _output_inner_27_T_1)), atomicOperationTruthTable_1_1, _GEN_1796) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_28_T = bits(regs_ATOMIC_MASK, 28, 28) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_28_T_1 = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1798 = validif(and(eq(UInt<1>("h0"), _output_inner_28_T), eq(UInt<1>("h0"), _output_inner_28_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1799 = mux(and(eq(UInt<1>("h0"), _output_inner_28_T), eq(UInt<1>("h1"), _output_inner_28_T_1)), atomicOperationTruthTable_0_1, _GEN_1798) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1800 = mux(and(eq(UInt<1>("h1"), _output_inner_28_T), eq(UInt<1>("h0"), _output_inner_28_T_1)), atomicOperationTruthTable_1_0, _GEN_1799) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1801 = mux(and(eq(UInt<1>("h1"), _output_inner_28_T), eq(UInt<1>("h1"), _output_inner_28_T_1)), atomicOperationTruthTable_1_1, _GEN_1800) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_29_T = bits(regs_ATOMIC_MASK, 29, 29) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_29_T_1 = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1802 = validif(and(eq(UInt<1>("h0"), _output_inner_29_T), eq(UInt<1>("h0"), _output_inner_29_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1803 = mux(and(eq(UInt<1>("h0"), _output_inner_29_T), eq(UInt<1>("h1"), _output_inner_29_T_1)), atomicOperationTruthTable_0_1, _GEN_1802) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1804 = mux(and(eq(UInt<1>("h1"), _output_inner_29_T), eq(UInt<1>("h0"), _output_inner_29_T_1)), atomicOperationTruthTable_1_0, _GEN_1803) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1805 = mux(and(eq(UInt<1>("h1"), _output_inner_29_T), eq(UInt<1>("h1"), _output_inner_29_T_1)), atomicOperationTruthTable_1_1, _GEN_1804) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_30_T = bits(regs_ATOMIC_MASK, 30, 30) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_30_T_1 = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1806 = validif(and(eq(UInt<1>("h0"), _output_inner_30_T), eq(UInt<1>("h0"), _output_inner_30_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1807 = mux(and(eq(UInt<1>("h0"), _output_inner_30_T), eq(UInt<1>("h1"), _output_inner_30_T_1)), atomicOperationTruthTable_0_1, _GEN_1806) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1808 = mux(and(eq(UInt<1>("h1"), _output_inner_30_T), eq(UInt<1>("h0"), _output_inner_30_T_1)), atomicOperationTruthTable_1_0, _GEN_1807) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1809 = mux(and(eq(UInt<1>("h1"), _output_inner_30_T), eq(UInt<1>("h1"), _output_inner_30_T_1)), atomicOperationTruthTable_1_1, _GEN_1808) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _output_inner_31_T = bits(regs_ATOMIC_MASK, 31, 31) @[src/main/scala/GPIO.scala 108:49]
    node _output_inner_31_T_1 = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 108:65]
    node _GEN_1810 = validif(and(eq(UInt<1>("h0"), _output_inner_31_T), eq(UInt<1>("h0"), _output_inner_31_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1811 = mux(and(eq(UInt<1>("h0"), _output_inner_31_T), eq(UInt<1>("h1"), _output_inner_31_T_1)), atomicOperationTruthTable_0_1, _GEN_1810) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1812 = mux(and(eq(UInt<1>("h1"), _output_inner_31_T), eq(UInt<1>("h0"), _output_inner_31_T_1)), atomicOperationTruthTable_1_0, _GEN_1811) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _GEN_1813 = mux(and(eq(UInt<1>("h1"), _output_inner_31_T), eq(UInt<1>("h1"), _output_inner_31_T_1)), atomicOperationTruthTable_1_1, _GEN_1812) @[src/main/scala/GPIO.scala 107:{52,52}]
    node _atomicOperationTruthTable_output_inner_30_T_output_inner_30_T_1 = _GEN_1809 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_30 = _atomicOperationTruthTable_output_inner_30_T_output_inner_30_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_31_T_output_inner_31_T_1 = _GEN_1813 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_31 = _atomicOperationTruthTable_output_inner_31_T_output_inner_31_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_lo_lo_lo_lo_1 = cat(output_inner_30, output_inner_31) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_28_T_output_inner_28_T_1 = _GEN_1801 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_28 = _atomicOperationTruthTable_output_inner_28_T_output_inner_28_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_29_T_output_inner_29_T_1 = _GEN_1805 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_29 = _atomicOperationTruthTable_output_inner_29_T_output_inner_29_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_lo_lo_lo_hi_1 = cat(output_inner_28, output_inner_29) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_lo_lo_lo_1 = cat(OUTPUT_lo_lo_lo_hi_1, OUTPUT_lo_lo_lo_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_26_T_output_inner_26_T_1 = _GEN_1793 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_26 = _atomicOperationTruthTable_output_inner_26_T_output_inner_26_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_27_T_output_inner_27_T_1 = _GEN_1797 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_27 = _atomicOperationTruthTable_output_inner_27_T_output_inner_27_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_lo_lo_hi_lo_1 = cat(output_inner_26, output_inner_27) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_24_T_output_inner_24_T_1 = _GEN_1785 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_24 = _atomicOperationTruthTable_output_inner_24_T_output_inner_24_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_25_T_output_inner_25_T_1 = _GEN_1789 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_25 = _atomicOperationTruthTable_output_inner_25_T_output_inner_25_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_lo_lo_hi_hi_1 = cat(output_inner_24, output_inner_25) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_lo_lo_hi_1 = cat(OUTPUT_lo_lo_hi_hi_1, OUTPUT_lo_lo_hi_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_lo_lo_1 = cat(OUTPUT_lo_lo_hi_1, OUTPUT_lo_lo_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_22_T_output_inner_22_T_1 = _GEN_1777 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_22 = _atomicOperationTruthTable_output_inner_22_T_output_inner_22_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_23_T_output_inner_23_T_1 = _GEN_1781 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_23 = _atomicOperationTruthTable_output_inner_23_T_output_inner_23_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_lo_hi_lo_lo_1 = cat(output_inner_22, output_inner_23) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_20_T_output_inner_20_T_1 = _GEN_1769 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_20 = _atomicOperationTruthTable_output_inner_20_T_output_inner_20_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_21_T_output_inner_21_T_1 = _GEN_1773 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_21 = _atomicOperationTruthTable_output_inner_21_T_output_inner_21_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_lo_hi_lo_hi_1 = cat(output_inner_20, output_inner_21) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_lo_hi_lo_1 = cat(OUTPUT_lo_hi_lo_hi_1, OUTPUT_lo_hi_lo_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_18_T_output_inner_18_T_1 = _GEN_1761 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_18 = _atomicOperationTruthTable_output_inner_18_T_output_inner_18_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_19_T_output_inner_19_T_1 = _GEN_1765 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_19 = _atomicOperationTruthTable_output_inner_19_T_output_inner_19_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_lo_hi_hi_lo_1 = cat(output_inner_18, output_inner_19) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_16_T_output_inner_16_T_1 = _GEN_1753 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_16 = _atomicOperationTruthTable_output_inner_16_T_output_inner_16_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_17_T_output_inner_17_T_1 = _GEN_1757 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_17 = _atomicOperationTruthTable_output_inner_17_T_output_inner_17_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_lo_hi_hi_hi_1 = cat(output_inner_16, output_inner_17) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_lo_hi_hi_1 = cat(OUTPUT_lo_hi_hi_hi_1, OUTPUT_lo_hi_hi_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_lo_hi_1 = cat(OUTPUT_lo_hi_hi_1, OUTPUT_lo_hi_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_lo_1 = cat(OUTPUT_lo_hi_1, OUTPUT_lo_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_14_T_output_inner_14_T_1 = _GEN_1745 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_14 = _atomicOperationTruthTable_output_inner_14_T_output_inner_14_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_15_T_output_inner_15_T_1 = _GEN_1749 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_15 = _atomicOperationTruthTable_output_inner_15_T_output_inner_15_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_hi_lo_lo_lo_1 = cat(output_inner_14, output_inner_15) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_12_T_output_inner_12_T_1 = _GEN_1737 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_12 = _atomicOperationTruthTable_output_inner_12_T_output_inner_12_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_13_T_output_inner_13_T_1 = _GEN_1741 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_13 = _atomicOperationTruthTable_output_inner_13_T_output_inner_13_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_hi_lo_lo_hi_1 = cat(output_inner_12, output_inner_13) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_hi_lo_lo_1 = cat(OUTPUT_hi_lo_lo_hi_1, OUTPUT_hi_lo_lo_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_10_T_output_inner_10_T_1 = _GEN_1729 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_10 = _atomicOperationTruthTable_output_inner_10_T_output_inner_10_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_11_T_output_inner_11_T_1 = _GEN_1733 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_11 = _atomicOperationTruthTable_output_inner_11_T_output_inner_11_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_hi_lo_hi_lo_1 = cat(output_inner_10, output_inner_11) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_8_T_output_inner_8_T_1 = _GEN_1721 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_8 = _atomicOperationTruthTable_output_inner_8_T_output_inner_8_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_9_T_output_inner_9_T_1 = _GEN_1725 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_9 = _atomicOperationTruthTable_output_inner_9_T_output_inner_9_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_hi_lo_hi_hi_1 = cat(output_inner_8, output_inner_9) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_hi_lo_hi_1 = cat(OUTPUT_hi_lo_hi_hi_1, OUTPUT_hi_lo_hi_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_hi_lo_1 = cat(OUTPUT_hi_lo_hi_1, OUTPUT_hi_lo_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_6_T_output_inner_6_T_1 = _GEN_1713 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_6 = _atomicOperationTruthTable_output_inner_6_T_output_inner_6_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_7_T_output_inner_7_T_1 = _GEN_1717 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_7 = _atomicOperationTruthTable_output_inner_7_T_output_inner_7_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_hi_hi_lo_lo_1 = cat(output_inner_6, output_inner_7) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_4_T_output_inner_4_T_1 = _GEN_1705 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_4 = _atomicOperationTruthTable_output_inner_4_T_output_inner_4_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_5_T_output_inner_5_T_1 = _GEN_1709 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_5 = _atomicOperationTruthTable_output_inner_5_T_output_inner_5_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_hi_hi_lo_hi_1 = cat(output_inner_4, output_inner_5) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_hi_hi_lo_1 = cat(OUTPUT_hi_hi_lo_hi_1, OUTPUT_hi_hi_lo_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_2_T_output_inner_2_T_1 = _GEN_1697 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_2 = _atomicOperationTruthTable_output_inner_2_T_output_inner_2_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_3_T_output_inner_3_T_1 = _GEN_1701 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_3 = _atomicOperationTruthTable_output_inner_3_T_output_inner_3_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_hi_hi_hi_lo_1 = cat(output_inner_2, output_inner_3) @[src/main/scala/GPIO.scala 110:31]
    node _atomicOperationTruthTable_output_inner_0_T_output_inner_0_T_1 = _GEN_1689 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_0 = _atomicOperationTruthTable_output_inner_0_T_output_inner_0_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node _atomicOperationTruthTable_output_inner_1_T_output_inner_1_T_1 = _GEN_1693 @[src/main/scala/GPIO.scala 107:52]
    node output_inner_1 = _atomicOperationTruthTable_output_inner_1_T_output_inner_1_T_1 @[src/main/scala/GPIO.scala 106:28 107:52]
    node OUTPUT_hi_hi_hi_hi_1 = cat(output_inner_0, output_inner_1) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_hi_hi_hi_1 = cat(OUTPUT_hi_hi_hi_hi_1, OUTPUT_hi_hi_hi_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_hi_hi_1 = cat(OUTPUT_hi_hi_hi_1, OUTPUT_hi_hi_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node OUTPUT_hi_1 = cat(OUTPUT_hi_hi_1, OUTPUT_hi_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node _OUTPUT_T_2 = cat(OUTPUT_hi_1, OUTPUT_lo_1) @[src/main/scala/GPIO.scala 110:31]
    node _OUTPUT_T_3 = shl(UInt<16>("hffff"), 16) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_4 = xor(UInt<32>("hffffffff"), _OUTPUT_T_3) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_5 = shr(_OUTPUT_T_2, 16) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_6 = and(_OUTPUT_T_5, _OUTPUT_T_4) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_7 = bits(_OUTPUT_T_2, 15, 0) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_8 = shl(_OUTPUT_T_7, 16) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_9 = not(_OUTPUT_T_4) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_10 = and(_OUTPUT_T_8, _OUTPUT_T_9) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_11 = or(_OUTPUT_T_6, _OUTPUT_T_10) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_12 = bits(_OUTPUT_T_4, 23, 0) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_13 = shl(_OUTPUT_T_12, 8) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_14 = xor(_OUTPUT_T_4, _OUTPUT_T_13) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_15 = shr(_OUTPUT_T_11, 8) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_16 = and(_OUTPUT_T_15, _OUTPUT_T_14) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_17 = bits(_OUTPUT_T_11, 23, 0) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_18 = shl(_OUTPUT_T_17, 8) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_19 = not(_OUTPUT_T_14) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_20 = and(_OUTPUT_T_18, _OUTPUT_T_19) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_21 = or(_OUTPUT_T_16, _OUTPUT_T_20) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_22 = bits(_OUTPUT_T_14, 27, 0) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_23 = shl(_OUTPUT_T_22, 4) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_24 = xor(_OUTPUT_T_14, _OUTPUT_T_23) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_25 = shr(_OUTPUT_T_21, 4) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_26 = and(_OUTPUT_T_25, _OUTPUT_T_24) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_27 = bits(_OUTPUT_T_21, 27, 0) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_28 = shl(_OUTPUT_T_27, 4) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_29 = not(_OUTPUT_T_24) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_30 = and(_OUTPUT_T_28, _OUTPUT_T_29) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_31 = or(_OUTPUT_T_26, _OUTPUT_T_30) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_32 = bits(_OUTPUT_T_24, 29, 0) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_33 = shl(_OUTPUT_T_32, 2) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_34 = xor(_OUTPUT_T_24, _OUTPUT_T_33) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_35 = shr(_OUTPUT_T_31, 2) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_36 = and(_OUTPUT_T_35, _OUTPUT_T_34) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_37 = bits(_OUTPUT_T_31, 29, 0) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_38 = shl(_OUTPUT_T_37, 2) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_39 = not(_OUTPUT_T_34) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_40 = and(_OUTPUT_T_38, _OUTPUT_T_39) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_41 = or(_OUTPUT_T_36, _OUTPUT_T_40) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_42 = bits(_OUTPUT_T_34, 30, 0) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_43 = shl(_OUTPUT_T_42, 1) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_44 = xor(_OUTPUT_T_34, _OUTPUT_T_43) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_45 = shr(_OUTPUT_T_41, 1) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_46 = and(_OUTPUT_T_45, _OUTPUT_T_44) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_47 = bits(_OUTPUT_T_41, 30, 0) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_48 = shl(_OUTPUT_T_47, 1) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_49 = not(_OUTPUT_T_44) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_50 = and(_OUTPUT_T_48, _OUTPUT_T_49) @[src/main/scala/GPIO.scala 110:27]
    node _OUTPUT_T_51 = or(_OUTPUT_T_46, _OUTPUT_T_50) @[src/main/scala/GPIO.scala 110:27]
    node _GEN_1814 = mux(_T_1399, _OUTPUT_T_51, _GEN_1669) @[src/main/scala/GPIO.scala 110:17 98:33]
    node _T_1400 = bits(regs_MODE, 0, 0) @[src/main/scala/GPIO.scala 113:48]
    node _T_1401 = eq(_T_1400, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_31_T = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_31_T_1 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_31_T_2 = and(_gpioOutputVec_31_T, _gpioOutputVec_31_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_31_T = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_31_T_1 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_31_T_2 = not(_gpioOutputEnableVec_31_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_31_T_3 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_31_T_4 = and(_gpioOutputEnableVec_31_T_2, _gpioOutputEnableVec_31_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1815 = mux(_T_1401, _gpioOutputVec_31_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1816 = mux(_T_1401, _gpioOutputEnableVec_31_T, _gpioOutputEnableVec_31_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1402 = bits(regs_MODE, 1, 1) @[src/main/scala/GPIO.scala 113:48]
    node _T_1403 = eq(_T_1402, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_30_T = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_30_T_1 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_30_T_2 = and(_gpioOutputVec_30_T, _gpioOutputVec_30_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_30_T = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_30_T_1 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_30_T_2 = not(_gpioOutputEnableVec_30_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_30_T_3 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_30_T_4 = and(_gpioOutputEnableVec_30_T_2, _gpioOutputEnableVec_30_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1817 = mux(_T_1403, _gpioOutputVec_30_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1818 = mux(_T_1403, _gpioOutputEnableVec_30_T, _gpioOutputEnableVec_30_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1404 = bits(regs_MODE, 2, 2) @[src/main/scala/GPIO.scala 113:48]
    node _T_1405 = eq(_T_1404, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_29_T = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_29_T_1 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_29_T_2 = and(_gpioOutputVec_29_T, _gpioOutputVec_29_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_29_T = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_29_T_1 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_29_T_2 = not(_gpioOutputEnableVec_29_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_29_T_3 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_29_T_4 = and(_gpioOutputEnableVec_29_T_2, _gpioOutputEnableVec_29_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1819 = mux(_T_1405, _gpioOutputVec_29_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1820 = mux(_T_1405, _gpioOutputEnableVec_29_T, _gpioOutputEnableVec_29_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1406 = bits(regs_MODE, 3, 3) @[src/main/scala/GPIO.scala 113:48]
    node _T_1407 = eq(_T_1406, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_28_T = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_28_T_1 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_28_T_2 = and(_gpioOutputVec_28_T, _gpioOutputVec_28_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_28_T = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_28_T_1 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_28_T_2 = not(_gpioOutputEnableVec_28_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_28_T_3 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_28_T_4 = and(_gpioOutputEnableVec_28_T_2, _gpioOutputEnableVec_28_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1821 = mux(_T_1407, _gpioOutputVec_28_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1822 = mux(_T_1407, _gpioOutputEnableVec_28_T, _gpioOutputEnableVec_28_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1408 = bits(regs_MODE, 4, 4) @[src/main/scala/GPIO.scala 113:48]
    node _T_1409 = eq(_T_1408, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_27_T = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_27_T_1 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_27_T_2 = and(_gpioOutputVec_27_T, _gpioOutputVec_27_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_27_T = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_27_T_1 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_27_T_2 = not(_gpioOutputEnableVec_27_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_27_T_3 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_27_T_4 = and(_gpioOutputEnableVec_27_T_2, _gpioOutputEnableVec_27_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1823 = mux(_T_1409, _gpioOutputVec_27_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1824 = mux(_T_1409, _gpioOutputEnableVec_27_T, _gpioOutputEnableVec_27_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1410 = bits(regs_MODE, 5, 5) @[src/main/scala/GPIO.scala 113:48]
    node _T_1411 = eq(_T_1410, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_26_T = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_26_T_1 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_26_T_2 = and(_gpioOutputVec_26_T, _gpioOutputVec_26_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_26_T = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_26_T_1 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_26_T_2 = not(_gpioOutputEnableVec_26_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_26_T_3 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_26_T_4 = and(_gpioOutputEnableVec_26_T_2, _gpioOutputEnableVec_26_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1825 = mux(_T_1411, _gpioOutputVec_26_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1826 = mux(_T_1411, _gpioOutputEnableVec_26_T, _gpioOutputEnableVec_26_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1412 = bits(regs_MODE, 6, 6) @[src/main/scala/GPIO.scala 113:48]
    node _T_1413 = eq(_T_1412, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_25_T = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_25_T_1 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_25_T_2 = and(_gpioOutputVec_25_T, _gpioOutputVec_25_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_25_T = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_25_T_1 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_25_T_2 = not(_gpioOutputEnableVec_25_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_25_T_3 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_25_T_4 = and(_gpioOutputEnableVec_25_T_2, _gpioOutputEnableVec_25_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1827 = mux(_T_1413, _gpioOutputVec_25_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1828 = mux(_T_1413, _gpioOutputEnableVec_25_T, _gpioOutputEnableVec_25_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1414 = bits(regs_MODE, 7, 7) @[src/main/scala/GPIO.scala 113:48]
    node _T_1415 = eq(_T_1414, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_24_T = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_24_T_1 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_24_T_2 = and(_gpioOutputVec_24_T, _gpioOutputVec_24_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_24_T = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_24_T_1 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_24_T_2 = not(_gpioOutputEnableVec_24_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_24_T_3 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_24_T_4 = and(_gpioOutputEnableVec_24_T_2, _gpioOutputEnableVec_24_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1829 = mux(_T_1415, _gpioOutputVec_24_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1830 = mux(_T_1415, _gpioOutputEnableVec_24_T, _gpioOutputEnableVec_24_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1416 = bits(regs_MODE, 8, 8) @[src/main/scala/GPIO.scala 113:48]
    node _T_1417 = eq(_T_1416, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_23_T = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_23_T_1 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_23_T_2 = and(_gpioOutputVec_23_T, _gpioOutputVec_23_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_23_T = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_23_T_1 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_23_T_2 = not(_gpioOutputEnableVec_23_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_23_T_3 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_23_T_4 = and(_gpioOutputEnableVec_23_T_2, _gpioOutputEnableVec_23_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1831 = mux(_T_1417, _gpioOutputVec_23_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1832 = mux(_T_1417, _gpioOutputEnableVec_23_T, _gpioOutputEnableVec_23_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1418 = bits(regs_MODE, 9, 9) @[src/main/scala/GPIO.scala 113:48]
    node _T_1419 = eq(_T_1418, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_22_T = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_22_T_1 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_22_T_2 = and(_gpioOutputVec_22_T, _gpioOutputVec_22_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_22_T = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_22_T_1 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_22_T_2 = not(_gpioOutputEnableVec_22_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_22_T_3 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_22_T_4 = and(_gpioOutputEnableVec_22_T_2, _gpioOutputEnableVec_22_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1833 = mux(_T_1419, _gpioOutputVec_22_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1834 = mux(_T_1419, _gpioOutputEnableVec_22_T, _gpioOutputEnableVec_22_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1420 = bits(regs_MODE, 10, 10) @[src/main/scala/GPIO.scala 113:48]
    node _T_1421 = eq(_T_1420, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_21_T = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_21_T_1 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_21_T_2 = and(_gpioOutputVec_21_T, _gpioOutputVec_21_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_21_T = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_21_T_1 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_21_T_2 = not(_gpioOutputEnableVec_21_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_21_T_3 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_21_T_4 = and(_gpioOutputEnableVec_21_T_2, _gpioOutputEnableVec_21_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1835 = mux(_T_1421, _gpioOutputVec_21_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1836 = mux(_T_1421, _gpioOutputEnableVec_21_T, _gpioOutputEnableVec_21_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1422 = bits(regs_MODE, 11, 11) @[src/main/scala/GPIO.scala 113:48]
    node _T_1423 = eq(_T_1422, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_20_T = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_20_T_1 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_20_T_2 = and(_gpioOutputVec_20_T, _gpioOutputVec_20_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_20_T = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_20_T_1 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_20_T_2 = not(_gpioOutputEnableVec_20_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_20_T_3 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_20_T_4 = and(_gpioOutputEnableVec_20_T_2, _gpioOutputEnableVec_20_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1837 = mux(_T_1423, _gpioOutputVec_20_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1838 = mux(_T_1423, _gpioOutputEnableVec_20_T, _gpioOutputEnableVec_20_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1424 = bits(regs_MODE, 12, 12) @[src/main/scala/GPIO.scala 113:48]
    node _T_1425 = eq(_T_1424, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_19_T = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_19_T_1 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_19_T_2 = and(_gpioOutputVec_19_T, _gpioOutputVec_19_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_19_T = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_19_T_1 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_19_T_2 = not(_gpioOutputEnableVec_19_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_19_T_3 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_19_T_4 = and(_gpioOutputEnableVec_19_T_2, _gpioOutputEnableVec_19_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1839 = mux(_T_1425, _gpioOutputVec_19_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1840 = mux(_T_1425, _gpioOutputEnableVec_19_T, _gpioOutputEnableVec_19_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1426 = bits(regs_MODE, 13, 13) @[src/main/scala/GPIO.scala 113:48]
    node _T_1427 = eq(_T_1426, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_18_T = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_18_T_1 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_18_T_2 = and(_gpioOutputVec_18_T, _gpioOutputVec_18_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_18_T = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_18_T_1 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_18_T_2 = not(_gpioOutputEnableVec_18_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_18_T_3 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_18_T_4 = and(_gpioOutputEnableVec_18_T_2, _gpioOutputEnableVec_18_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1841 = mux(_T_1427, _gpioOutputVec_18_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1842 = mux(_T_1427, _gpioOutputEnableVec_18_T, _gpioOutputEnableVec_18_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1428 = bits(regs_MODE, 14, 14) @[src/main/scala/GPIO.scala 113:48]
    node _T_1429 = eq(_T_1428, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_17_T = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_17_T_1 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_17_T_2 = and(_gpioOutputVec_17_T, _gpioOutputVec_17_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_17_T = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_17_T_1 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_17_T_2 = not(_gpioOutputEnableVec_17_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_17_T_3 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_17_T_4 = and(_gpioOutputEnableVec_17_T_2, _gpioOutputEnableVec_17_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1843 = mux(_T_1429, _gpioOutputVec_17_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1844 = mux(_T_1429, _gpioOutputEnableVec_17_T, _gpioOutputEnableVec_17_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1430 = bits(regs_MODE, 15, 15) @[src/main/scala/GPIO.scala 113:48]
    node _T_1431 = eq(_T_1430, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_16_T = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_16_T_1 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_16_T_2 = and(_gpioOutputVec_16_T, _gpioOutputVec_16_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_16_T = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_16_T_1 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_16_T_2 = not(_gpioOutputEnableVec_16_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_16_T_3 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_16_T_4 = and(_gpioOutputEnableVec_16_T_2, _gpioOutputEnableVec_16_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1845 = mux(_T_1431, _gpioOutputVec_16_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1846 = mux(_T_1431, _gpioOutputEnableVec_16_T, _gpioOutputEnableVec_16_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1432 = bits(regs_MODE, 16, 16) @[src/main/scala/GPIO.scala 113:48]
    node _T_1433 = eq(_T_1432, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_15_T = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_15_T_1 = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_15_T_2 = and(_gpioOutputVec_15_T, _gpioOutputVec_15_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_15_T = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_15_T_1 = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_15_T_2 = not(_gpioOutputEnableVec_15_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_15_T_3 = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_15_T_4 = and(_gpioOutputEnableVec_15_T_2, _gpioOutputEnableVec_15_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1847 = mux(_T_1433, _gpioOutputVec_15_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1848 = mux(_T_1433, _gpioOutputEnableVec_15_T, _gpioOutputEnableVec_15_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1434 = bits(regs_MODE, 17, 17) @[src/main/scala/GPIO.scala 113:48]
    node _T_1435 = eq(_T_1434, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_14_T = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_14_T_1 = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_14_T_2 = and(_gpioOutputVec_14_T, _gpioOutputVec_14_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_14_T = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_14_T_1 = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_14_T_2 = not(_gpioOutputEnableVec_14_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_14_T_3 = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_14_T_4 = and(_gpioOutputEnableVec_14_T_2, _gpioOutputEnableVec_14_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1849 = mux(_T_1435, _gpioOutputVec_14_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1850 = mux(_T_1435, _gpioOutputEnableVec_14_T, _gpioOutputEnableVec_14_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1436 = bits(regs_MODE, 18, 18) @[src/main/scala/GPIO.scala 113:48]
    node _T_1437 = eq(_T_1436, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_13_T = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_13_T_1 = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_13_T_2 = and(_gpioOutputVec_13_T, _gpioOutputVec_13_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_13_T = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_13_T_1 = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_13_T_2 = not(_gpioOutputEnableVec_13_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_13_T_3 = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_13_T_4 = and(_gpioOutputEnableVec_13_T_2, _gpioOutputEnableVec_13_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1851 = mux(_T_1437, _gpioOutputVec_13_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1852 = mux(_T_1437, _gpioOutputEnableVec_13_T, _gpioOutputEnableVec_13_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1438 = bits(regs_MODE, 19, 19) @[src/main/scala/GPIO.scala 113:48]
    node _T_1439 = eq(_T_1438, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_12_T = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_12_T_1 = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_12_T_2 = and(_gpioOutputVec_12_T, _gpioOutputVec_12_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_12_T = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_12_T_1 = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_12_T_2 = not(_gpioOutputEnableVec_12_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_12_T_3 = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_12_T_4 = and(_gpioOutputEnableVec_12_T_2, _gpioOutputEnableVec_12_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1853 = mux(_T_1439, _gpioOutputVec_12_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1854 = mux(_T_1439, _gpioOutputEnableVec_12_T, _gpioOutputEnableVec_12_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1440 = bits(regs_MODE, 20, 20) @[src/main/scala/GPIO.scala 113:48]
    node _T_1441 = eq(_T_1440, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_11_T = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_11_T_1 = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_11_T_2 = and(_gpioOutputVec_11_T, _gpioOutputVec_11_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_11_T = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_11_T_1 = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_11_T_2 = not(_gpioOutputEnableVec_11_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_11_T_3 = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_11_T_4 = and(_gpioOutputEnableVec_11_T_2, _gpioOutputEnableVec_11_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1855 = mux(_T_1441, _gpioOutputVec_11_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1856 = mux(_T_1441, _gpioOutputEnableVec_11_T, _gpioOutputEnableVec_11_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1442 = bits(regs_MODE, 21, 21) @[src/main/scala/GPIO.scala 113:48]
    node _T_1443 = eq(_T_1442, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_10_T = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_10_T_1 = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_10_T_2 = and(_gpioOutputVec_10_T, _gpioOutputVec_10_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_10_T = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_10_T_1 = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_10_T_2 = not(_gpioOutputEnableVec_10_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_10_T_3 = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_10_T_4 = and(_gpioOutputEnableVec_10_T_2, _gpioOutputEnableVec_10_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1857 = mux(_T_1443, _gpioOutputVec_10_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1858 = mux(_T_1443, _gpioOutputEnableVec_10_T, _gpioOutputEnableVec_10_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1444 = bits(regs_MODE, 22, 22) @[src/main/scala/GPIO.scala 113:48]
    node _T_1445 = eq(_T_1444, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_9_T = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_9_T_1 = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_9_T_2 = and(_gpioOutputVec_9_T, _gpioOutputVec_9_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_9_T = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_9_T_1 = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_9_T_2 = not(_gpioOutputEnableVec_9_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_9_T_3 = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_9_T_4 = and(_gpioOutputEnableVec_9_T_2, _gpioOutputEnableVec_9_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1859 = mux(_T_1445, _gpioOutputVec_9_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1860 = mux(_T_1445, _gpioOutputEnableVec_9_T, _gpioOutputEnableVec_9_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1446 = bits(regs_MODE, 23, 23) @[src/main/scala/GPIO.scala 113:48]
    node _T_1447 = eq(_T_1446, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_8_T = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_8_T_1 = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_8_T_2 = and(_gpioOutputVec_8_T, _gpioOutputVec_8_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_8_T = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_8_T_1 = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_8_T_2 = not(_gpioOutputEnableVec_8_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_8_T_3 = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_8_T_4 = and(_gpioOutputEnableVec_8_T_2, _gpioOutputEnableVec_8_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1861 = mux(_T_1447, _gpioOutputVec_8_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1862 = mux(_T_1447, _gpioOutputEnableVec_8_T, _gpioOutputEnableVec_8_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1448 = bits(regs_MODE, 24, 24) @[src/main/scala/GPIO.scala 113:48]
    node _T_1449 = eq(_T_1448, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_7_T = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_7_T_1 = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_7_T_2 = and(_gpioOutputVec_7_T, _gpioOutputVec_7_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_7_T = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_7_T_1 = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_7_T_2 = not(_gpioOutputEnableVec_7_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_7_T_3 = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_7_T_4 = and(_gpioOutputEnableVec_7_T_2, _gpioOutputEnableVec_7_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1863 = mux(_T_1449, _gpioOutputVec_7_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1864 = mux(_T_1449, _gpioOutputEnableVec_7_T, _gpioOutputEnableVec_7_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1450 = bits(regs_MODE, 25, 25) @[src/main/scala/GPIO.scala 113:48]
    node _T_1451 = eq(_T_1450, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_6_T = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_6_T_1 = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_6_T_2 = and(_gpioOutputVec_6_T, _gpioOutputVec_6_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_6_T = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_6_T_1 = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_6_T_2 = not(_gpioOutputEnableVec_6_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_6_T_3 = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_6_T_4 = and(_gpioOutputEnableVec_6_T_2, _gpioOutputEnableVec_6_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1865 = mux(_T_1451, _gpioOutputVec_6_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1866 = mux(_T_1451, _gpioOutputEnableVec_6_T, _gpioOutputEnableVec_6_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1452 = bits(regs_MODE, 26, 26) @[src/main/scala/GPIO.scala 113:48]
    node _T_1453 = eq(_T_1452, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_5_T = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_5_T_1 = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_5_T_2 = and(_gpioOutputVec_5_T, _gpioOutputVec_5_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_5_T = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_5_T_1 = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_5_T_2 = not(_gpioOutputEnableVec_5_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_5_T_3 = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_5_T_4 = and(_gpioOutputEnableVec_5_T_2, _gpioOutputEnableVec_5_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1867 = mux(_T_1453, _gpioOutputVec_5_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1868 = mux(_T_1453, _gpioOutputEnableVec_5_T, _gpioOutputEnableVec_5_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1454 = bits(regs_MODE, 27, 27) @[src/main/scala/GPIO.scala 113:48]
    node _T_1455 = eq(_T_1454, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_4_T = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_4_T_1 = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_4_T_2 = and(_gpioOutputVec_4_T, _gpioOutputVec_4_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_4_T = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_4_T_1 = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_4_T_2 = not(_gpioOutputEnableVec_4_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_4_T_3 = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_4_T_4 = and(_gpioOutputEnableVec_4_T_2, _gpioOutputEnableVec_4_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1869 = mux(_T_1455, _gpioOutputVec_4_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1870 = mux(_T_1455, _gpioOutputEnableVec_4_T, _gpioOutputEnableVec_4_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1456 = bits(regs_MODE, 28, 28) @[src/main/scala/GPIO.scala 113:48]
    node _T_1457 = eq(_T_1456, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_3_T = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_3_T_1 = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_3_T_2 = and(_gpioOutputVec_3_T, _gpioOutputVec_3_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_3_T = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_3_T_1 = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_3_T_2 = not(_gpioOutputEnableVec_3_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_3_T_3 = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_3_T_4 = and(_gpioOutputEnableVec_3_T_2, _gpioOutputEnableVec_3_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1871 = mux(_T_1457, _gpioOutputVec_3_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1872 = mux(_T_1457, _gpioOutputEnableVec_3_T, _gpioOutputEnableVec_3_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1458 = bits(regs_MODE, 29, 29) @[src/main/scala/GPIO.scala 113:48]
    node _T_1459 = eq(_T_1458, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_2_T = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_2_T_1 = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_2_T_2 = and(_gpioOutputVec_2_T, _gpioOutputVec_2_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_2_T = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_2_T_1 = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_2_T_2 = not(_gpioOutputEnableVec_2_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_2_T_3 = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_2_T_4 = and(_gpioOutputEnableVec_2_T_2, _gpioOutputEnableVec_2_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1873 = mux(_T_1459, _gpioOutputVec_2_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1874 = mux(_T_1459, _gpioOutputEnableVec_2_T, _gpioOutputEnableVec_2_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1460 = bits(regs_MODE, 30, 30) @[src/main/scala/GPIO.scala 113:48]
    node _T_1461 = eq(_T_1460, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_1_T = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_1_T_1 = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_1_T_2 = and(_gpioOutputVec_1_T, _gpioOutputVec_1_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_1_T = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_1_T_1 = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_1_T_2 = not(_gpioOutputEnableVec_1_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_1_T_3 = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_1_T_4 = and(_gpioOutputEnableVec_1_T_2, _gpioOutputEnableVec_1_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1875 = mux(_T_1461, _gpioOutputVec_1_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1876 = mux(_T_1461, _gpioOutputEnableVec_1_T, _gpioOutputEnableVec_1_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node _T_1462 = bits(regs_MODE, 31, 31) @[src/main/scala/GPIO.scala 113:48]
    node _T_1463 = eq(_T_1462, UInt<1>("h1")) @[src/main/scala/GPIO.scala 113:52]
    node _gpioOutputVec_0_T = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 114:54]
    node _gpioOutputVec_0_T_1 = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 114:74]
    node _gpioOutputVec_0_T_2 = and(_gpioOutputVec_0_T, _gpioOutputVec_0_T_1) @[src/main/scala/GPIO.scala 114:58]
    node _gpioOutputEnableVec_0_T = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 115:63]
    node _gpioOutputEnableVec_0_T_1 = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 118:61]
    node _gpioOutputEnableVec_0_T_2 = not(_gpioOutputEnableVec_0_T_1) @[src/main/scala/GPIO.scala 118:49]
    node _gpioOutputEnableVec_0_T_3 = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 119:21]
    node _gpioOutputEnableVec_0_T_4 = and(_gpioOutputEnableVec_0_T_2, _gpioOutputEnableVec_0_T_3) @[src/main/scala/GPIO.scala 118:65]
    node _GEN_1877 = mux(_T_1463, _gpioOutputVec_0_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:61 114:40 117:40]
    node _GEN_1878 = mux(_T_1463, _gpioOutputEnableVec_0_T, _gpioOutputEnableVec_0_T_4) @[src/main/scala/GPIO.scala 113:61 115:46 118:46]
    node gpioOutputVec_30 = _GEN_1817 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_31 = _GEN_1815 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_lo_lo_lo_lo = cat(gpioOutputVec_30, gpioOutputVec_31) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_28 = _GEN_1821 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_29 = _GEN_1819 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_lo_lo_lo_hi = cat(gpioOutputVec_28, gpioOutputVec_29) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_lo_lo_lo = cat(io_pins_gpioOutput_lo_lo_lo_hi, io_pins_gpioOutput_lo_lo_lo_lo) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_26 = _GEN_1825 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_27 = _GEN_1823 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_lo_lo_hi_lo = cat(gpioOutputVec_26, gpioOutputVec_27) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_24 = _GEN_1829 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_25 = _GEN_1827 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_lo_lo_hi_hi = cat(gpioOutputVec_24, gpioOutputVec_25) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_lo_lo_hi = cat(io_pins_gpioOutput_lo_lo_hi_hi, io_pins_gpioOutput_lo_lo_hi_lo) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_lo_lo = cat(io_pins_gpioOutput_lo_lo_hi, io_pins_gpioOutput_lo_lo_lo) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_22 = _GEN_1833 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_23 = _GEN_1831 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_lo_hi_lo_lo = cat(gpioOutputVec_22, gpioOutputVec_23) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_20 = _GEN_1837 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_21 = _GEN_1835 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_lo_hi_lo_hi = cat(gpioOutputVec_20, gpioOutputVec_21) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_lo_hi_lo = cat(io_pins_gpioOutput_lo_hi_lo_hi, io_pins_gpioOutput_lo_hi_lo_lo) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_18 = _GEN_1841 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_19 = _GEN_1839 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_lo_hi_hi_lo = cat(gpioOutputVec_18, gpioOutputVec_19) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_16 = _GEN_1845 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_17 = _GEN_1843 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_lo_hi_hi_hi = cat(gpioOutputVec_16, gpioOutputVec_17) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_lo_hi_hi = cat(io_pins_gpioOutput_lo_hi_hi_hi, io_pins_gpioOutput_lo_hi_hi_lo) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_lo_hi = cat(io_pins_gpioOutput_lo_hi_hi, io_pins_gpioOutput_lo_hi_lo) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_lo = cat(io_pins_gpioOutput_lo_hi, io_pins_gpioOutput_lo_lo) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_14 = _GEN_1849 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_15 = _GEN_1847 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_hi_lo_lo_lo = cat(gpioOutputVec_14, gpioOutputVec_15) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_12 = _GEN_1853 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_13 = _GEN_1851 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_hi_lo_lo_hi = cat(gpioOutputVec_12, gpioOutputVec_13) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_hi_lo_lo = cat(io_pins_gpioOutput_hi_lo_lo_hi, io_pins_gpioOutput_hi_lo_lo_lo) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_10 = _GEN_1857 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_11 = _GEN_1855 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_hi_lo_hi_lo = cat(gpioOutputVec_10, gpioOutputVec_11) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_8 = _GEN_1861 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_9 = _GEN_1859 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_hi_lo_hi_hi = cat(gpioOutputVec_8, gpioOutputVec_9) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_hi_lo_hi = cat(io_pins_gpioOutput_hi_lo_hi_hi, io_pins_gpioOutput_hi_lo_hi_lo) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_hi_lo = cat(io_pins_gpioOutput_hi_lo_hi, io_pins_gpioOutput_hi_lo_lo) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_6 = _GEN_1865 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_7 = _GEN_1863 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_hi_hi_lo_lo = cat(gpioOutputVec_6, gpioOutputVec_7) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_4 = _GEN_1869 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_5 = _GEN_1867 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_hi_hi_lo_hi = cat(gpioOutputVec_4, gpioOutputVec_5) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_hi_hi_lo = cat(io_pins_gpioOutput_hi_hi_lo_hi, io_pins_gpioOutput_hi_hi_lo_lo) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_2 = _GEN_1873 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_3 = _GEN_1871 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_hi_hi_hi_lo = cat(gpioOutputVec_2, gpioOutputVec_3) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputVec_0 = _GEN_1877 @[src/main/scala/GPIO.scala 64:27]
    node gpioOutputVec_1 = _GEN_1875 @[src/main/scala/GPIO.scala 64:27]
    node io_pins_gpioOutput_hi_hi_hi_hi = cat(gpioOutputVec_0, gpioOutputVec_1) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_hi_hi_hi = cat(io_pins_gpioOutput_hi_hi_hi_hi, io_pins_gpioOutput_hi_hi_hi_lo) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_hi_hi = cat(io_pins_gpioOutput_hi_hi_hi, io_pins_gpioOutput_hi_hi_lo) @[src/main/scala/GPIO.scala 125:28]
    node io_pins_gpioOutput_hi = cat(io_pins_gpioOutput_hi_hi, io_pins_gpioOutput_hi_lo) @[src/main/scala/GPIO.scala 125:28]
    node _io_pins_gpioOutput_T = cat(io_pins_gpioOutput_hi, io_pins_gpioOutput_lo) @[src/main/scala/GPIO.scala 125:28]
    node gpioOutputEnableVec_30 = _GEN_1818 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_31 = _GEN_1816 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_lo_lo_lo_lo = cat(gpioOutputEnableVec_30, gpioOutputEnableVec_31) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_28 = _GEN_1822 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_29 = _GEN_1820 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_lo_lo_lo_hi = cat(gpioOutputEnableVec_28, gpioOutputEnableVec_29) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_lo_lo_lo = cat(io_pins_gpioOutputEnable_lo_lo_lo_hi, io_pins_gpioOutputEnable_lo_lo_lo_lo) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_26 = _GEN_1826 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_27 = _GEN_1824 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_lo_lo_hi_lo = cat(gpioOutputEnableVec_26, gpioOutputEnableVec_27) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_24 = _GEN_1830 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_25 = _GEN_1828 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_lo_lo_hi_hi = cat(gpioOutputEnableVec_24, gpioOutputEnableVec_25) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_lo_lo_hi = cat(io_pins_gpioOutputEnable_lo_lo_hi_hi, io_pins_gpioOutputEnable_lo_lo_hi_lo) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_lo_lo = cat(io_pins_gpioOutputEnable_lo_lo_hi, io_pins_gpioOutputEnable_lo_lo_lo) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_22 = _GEN_1834 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_23 = _GEN_1832 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_lo_hi_lo_lo = cat(gpioOutputEnableVec_22, gpioOutputEnableVec_23) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_20 = _GEN_1838 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_21 = _GEN_1836 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_lo_hi_lo_hi = cat(gpioOutputEnableVec_20, gpioOutputEnableVec_21) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_lo_hi_lo = cat(io_pins_gpioOutputEnable_lo_hi_lo_hi, io_pins_gpioOutputEnable_lo_hi_lo_lo) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_18 = _GEN_1842 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_19 = _GEN_1840 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_lo_hi_hi_lo = cat(gpioOutputEnableVec_18, gpioOutputEnableVec_19) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_16 = _GEN_1846 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_17 = _GEN_1844 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_lo_hi_hi_hi = cat(gpioOutputEnableVec_16, gpioOutputEnableVec_17) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_lo_hi_hi = cat(io_pins_gpioOutputEnable_lo_hi_hi_hi, io_pins_gpioOutputEnable_lo_hi_hi_lo) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_lo_hi = cat(io_pins_gpioOutputEnable_lo_hi_hi, io_pins_gpioOutputEnable_lo_hi_lo) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_lo = cat(io_pins_gpioOutputEnable_lo_hi, io_pins_gpioOutputEnable_lo_lo) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_14 = _GEN_1850 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_15 = _GEN_1848 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_hi_lo_lo_lo = cat(gpioOutputEnableVec_14, gpioOutputEnableVec_15) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_12 = _GEN_1854 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_13 = _GEN_1852 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_hi_lo_lo_hi = cat(gpioOutputEnableVec_12, gpioOutputEnableVec_13) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_hi_lo_lo = cat(io_pins_gpioOutputEnable_hi_lo_lo_hi, io_pins_gpioOutputEnable_hi_lo_lo_lo) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_10 = _GEN_1858 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_11 = _GEN_1856 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_hi_lo_hi_lo = cat(gpioOutputEnableVec_10, gpioOutputEnableVec_11) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_8 = _GEN_1862 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_9 = _GEN_1860 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_hi_lo_hi_hi = cat(gpioOutputEnableVec_8, gpioOutputEnableVec_9) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_hi_lo_hi = cat(io_pins_gpioOutputEnable_hi_lo_hi_hi, io_pins_gpioOutputEnable_hi_lo_hi_lo) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_hi_lo = cat(io_pins_gpioOutputEnable_hi_lo_hi, io_pins_gpioOutputEnable_hi_lo_lo) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_6 = _GEN_1866 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_7 = _GEN_1864 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_hi_hi_lo_lo = cat(gpioOutputEnableVec_6, gpioOutputEnableVec_7) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_4 = _GEN_1870 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_5 = _GEN_1868 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_hi_hi_lo_hi = cat(gpioOutputEnableVec_4, gpioOutputEnableVec_5) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_hi_hi_lo = cat(io_pins_gpioOutputEnable_hi_hi_lo_hi, io_pins_gpioOutputEnable_hi_hi_lo_lo) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_2 = _GEN_1874 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_3 = _GEN_1872 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_hi_hi_hi_lo = cat(gpioOutputEnableVec_2, gpioOutputEnableVec_3) @[src/main/scala/GPIO.scala 126:34]
    node gpioOutputEnableVec_0 = _GEN_1878 @[src/main/scala/GPIO.scala 65:33]
    node gpioOutputEnableVec_1 = _GEN_1876 @[src/main/scala/GPIO.scala 65:33]
    node io_pins_gpioOutputEnable_hi_hi_hi_hi = cat(gpioOutputEnableVec_0, gpioOutputEnableVec_1) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_hi_hi_hi = cat(io_pins_gpioOutputEnable_hi_hi_hi_hi, io_pins_gpioOutputEnable_hi_hi_hi_lo) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_hi_hi = cat(io_pins_gpioOutputEnable_hi_hi_hi, io_pins_gpioOutputEnable_hi_hi_lo) @[src/main/scala/GPIO.scala 126:34]
    node io_pins_gpioOutputEnable_hi = cat(io_pins_gpioOutputEnable_hi_hi, io_pins_gpioOutputEnable_hi_lo) @[src/main/scala/GPIO.scala 126:34]
    node _io_pins_gpioOutputEnable_T = cat(io_pins_gpioOutputEnable_hi, io_pins_gpioOutputEnable_lo) @[src/main/scala/GPIO.scala 126:34]
    node _T_1464 = neq(io_apb_PADDR, UInt<1>("h0")) @[src/main/scala/GPIO.scala 130:18]
    node _T_1465 = neq(io_apb_PADDR, UInt<1>("h1")) @[src/main/scala/GPIO.scala 130:42]
    node _T_1466 = and(_T_1464, _T_1465) @[src/main/scala/GPIO.scala 130:26]
    node _T_1467 = neq(io_apb_PADDR, UInt<2>("h2")) @[src/main/scala/GPIO.scala 130:66]
    node _T_1468 = and(_T_1466, _T_1467) @[src/main/scala/GPIO.scala 130:50]
    node _T_1469 = neq(io_apb_PADDR, UInt<2>("h3")) @[src/main/scala/GPIO.scala 131:20]
    node _T_1470 = and(_T_1468, _T_1469) @[src/main/scala/GPIO.scala 130:74]
    node _GEN_1879 = mux(_T_1470, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 132:5 133:20 135:20]
    node _regs_WIRE_0 = UInt<5>("h0") @[src/main/scala/GPIO.scala 368:{20,20}]
    node _regs_WIRE_1 = UInt<5>("h0") @[src/main/scala/GPIO.scala 368:{20,20}]
    node _regs_WIRE_2 = UInt<5>("h0") @[src/main/scala/GPIO.scala 368:{20,20}]
    node _regs_WIRE_3 = UInt<5>("h0") @[src/main/scala/GPIO.scala 368:{20,20}]
    node _regs_WIRE_4 = UInt<5>("h0") @[src/main/scala/GPIO.scala 368:{20,20}]
    node _regs_WIRE_5 = UInt<5>("h0") @[src/main/scala/GPIO.scala 368:{20,20}]
    node _regs_WIRE_6 = UInt<5>("h0") @[src/main/scala/GPIO.scala 368:{20,20}]
    node _regs_WIRE_7 = UInt<5>("h0") @[src/main/scala/GPIO.scala 368:{20,20}]
    node _regs_virtualToPhysicalMap_T_1389 = _GEN_1638 @[src/main/scala/GPIO.scala 296:13]
    io_apb_PRDATA <= _GEN_1685
    io_apb_PREADY <= _GEN_1684
    io_apb_PSLVERR <= _GEN_1879
    io_pins_gpioOutput <= _io_pins_gpioOutput_T @[src/main/scala/GPIO.scala 125:22]
    io_pins_gpioOutputEnable <= _io_pins_gpioOutputEnable_T @[src/main/scala/GPIO.scala 126:28]
    regs_DIRECTION <= mux(reset, UInt<32>("h0"), _GEN_1668) @[src/main/scala/GPIO.scala 353:{26,26}]
    regs_OUTPUT <= mux(reset, UInt<32>("h0"), _GEN_1814) @[src/main/scala/GPIO.scala 354:{23,23}]
    regs_INPUT <= mux(reset, UInt<32>("h0"), io_pins_gpioInput) @[src/main/scala/GPIO.scala 124:14 355:{22,22}]
    regs_MODE <= mux(reset, UInt<32>("h0"), _GEN_1670) @[src/main/scala/GPIO.scala 356:{21,21}]
    regs_ATOMIC_OPERATION <= mux(reset, UInt<4>("h0"), _GEN_1671) @[src/main/scala/GPIO.scala 359:{33,33}]
    regs_ATOMIC_MASK <= mux(reset, UInt<32>("h0"), _GEN_1672) @[src/main/scala/GPIO.scala 360:{28,28}]
    regs_ATOMIC_SET <= mux(reset, UInt<1>("h0"), _GEN_1673) @[src/main/scala/GPIO.scala 361:{27,27}]
    regs_virtualPortOutput <= mux(reset, UInt<8>("h0"), _GEN_1682) @[src/main/scala/GPIO.scala 365:{34,34}]
    regs_virtualToPhysicalMap_0 <= mux(reset, _regs_WIRE_0, _GEN_1674) @[src/main/scala/GPIO.scala 368:{12,12}]
    regs_virtualToPhysicalMap_1 <= mux(reset, _regs_WIRE_1, _GEN_1675) @[src/main/scala/GPIO.scala 368:{12,12}]
    regs_virtualToPhysicalMap_2 <= mux(reset, _regs_WIRE_2, _GEN_1676) @[src/main/scala/GPIO.scala 368:{12,12}]
    regs_virtualToPhysicalMap_3 <= mux(reset, _regs_WIRE_3, _GEN_1677) @[src/main/scala/GPIO.scala 368:{12,12}]
    regs_virtualToPhysicalMap_4 <= mux(reset, _regs_WIRE_4, _GEN_1678) @[src/main/scala/GPIO.scala 368:{12,12}]
    regs_virtualToPhysicalMap_5 <= mux(reset, _regs_WIRE_5, _GEN_1679) @[src/main/scala/GPIO.scala 368:{12,12}]
    regs_virtualToPhysicalMap_6 <= mux(reset, _regs_WIRE_6, _GEN_1680) @[src/main/scala/GPIO.scala 368:{12,12}]
    regs_virtualToPhysicalMap_7 <= mux(reset, _regs_WIRE_7, _GEN_1681) @[src/main/scala/GPIO.scala 368:{12,12}]
    regs_virtualPortEnable <= mux(reset, UInt<1>("h0"), _GEN_1683) @[src/main/scala/GPIO.scala 370:{34,34}]
    found <= mux(reset, UInt<1>("h0"), _GEN_42) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_1 <= mux(reset, UInt<1>("h0"), _GEN_92) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_2 <= mux(reset, UInt<1>("h0"), _GEN_142) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_3 <= mux(reset, UInt<1>("h0"), _GEN_192) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_4 <= mux(reset, UInt<1>("h0"), _GEN_242) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_5 <= mux(reset, UInt<1>("h0"), _GEN_292) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_6 <= mux(reset, UInt<1>("h0"), _GEN_342) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_7 <= mux(reset, UInt<1>("h0"), _GEN_392) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_8 <= mux(reset, UInt<1>("h0"), _GEN_442) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_9 <= mux(reset, UInt<1>("h0"), _GEN_492) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_10 <= mux(reset, UInt<1>("h0"), _GEN_542) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_11 <= mux(reset, UInt<1>("h0"), _GEN_592) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_12 <= mux(reset, UInt<1>("h0"), _GEN_642) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_13 <= mux(reset, UInt<1>("h0"), _GEN_692) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_14 <= mux(reset, UInt<1>("h0"), _GEN_742) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_15 <= mux(reset, UInt<1>("h0"), _GEN_792) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_16 <= mux(reset, UInt<1>("h0"), _GEN_842) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_17 <= mux(reset, UInt<1>("h0"), _GEN_892) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_18 <= mux(reset, UInt<1>("h0"), _GEN_942) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_19 <= mux(reset, UInt<1>("h0"), _GEN_992) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_20 <= mux(reset, UInt<1>("h0"), _GEN_1042) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_21 <= mux(reset, UInt<1>("h0"), _GEN_1092) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_22 <= mux(reset, UInt<1>("h0"), _GEN_1142) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_23 <= mux(reset, UInt<1>("h0"), _GEN_1192) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_24 <= mux(reset, UInt<1>("h0"), _GEN_1242) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_25 <= mux(reset, UInt<1>("h0"), _GEN_1292) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_26 <= mux(reset, UInt<1>("h0"), _GEN_1342) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_27 <= mux(reset, UInt<1>("h0"), _GEN_1392) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_28 <= mux(reset, UInt<1>("h0"), _GEN_1442) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_29 <= mux(reset, UInt<1>("h0"), _GEN_1492) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_30 <= mux(reset, UInt<1>("h0"), _GEN_1542) @[src/main/scala/GPIO.scala 34:{24,24}]
    found_31 <= mux(reset, UInt<1>("h0"), _GEN_1592) @[src/main/scala/GPIO.scala 34:{24,24}]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), io_apb_PWRITE), _T_1315), _T_1316), UInt<1>("h1")), "Writing DIRECTION Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf @[src/main/scala/GPIO.scala 142:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), io_apb_PWRITE), _T_1319), _T_1320), UInt<1>("h1")), "Writing OUTPUT Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_1 @[src/main/scala/GPIO.scala 150:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), io_apb_PWRITE), _T_1323), _T_1324), UInt<1>("h1")), "Writing MODE Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_2 @[src/main/scala/GPIO.scala 158:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), io_apb_PWRITE), _T_1327), _T_1328), UInt<1>("h1")), "Writing ATOMIC_OPERATION Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_3 @[src/main/scala/GPIO.scala 166:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), io_apb_PWRITE), _T_1331), _T_1332), UInt<1>("h1")), "Writing ATOMIC_MASK Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_4 @[src/main/scala/GPIO.scala 174:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), io_apb_PWRITE), _T_1335), _T_1336), UInt<1>("h1")), "Writing ATOMIC_SET Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_5 @[src/main/scala/GPIO.scala 182:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), io_apb_PWRITE), _T_1339), _T_1340), UInt<1>("h1")), "Writing VIRTUAL_PORT_MAP Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_6 @[src/main/scala/GPIO.scala 195:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), io_apb_PWRITE), _T_1347), _T_1348), UInt<1>("h1")), "Writing VIRTUAL_PORT_OUTPUT Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_7 @[src/main/scala/GPIO.scala 209:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), io_apb_PWRITE), _T_1351), _T_1352), UInt<1>("h1")), "Writing VIRTUAL_PORT_ENABLE Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_8 @[src/main/scala/GPIO.scala 221:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_1312), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1353), UInt<1>("h1")), "Reading Register, addr: %x\n", io_apb_PADDR) : printf_9 @[src/main/scala/GPIO.scala 234:11]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1356), _T_1357), UInt<1>("h1")), "Reading DIRECTION Register, data: %x, addr: %x\n", regs_DIRECTION, io_apb_PADDR) : printf_10 @[src/main/scala/GPIO.scala 238:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1360), _T_1361), UInt<1>("h1")), "Reading OUTPUT Register, data: %x, addr: %x\n", regs_OUTPUT, io_apb_PADDR) : printf_11 @[src/main/scala/GPIO.scala 246:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1364), _T_1365), UInt<1>("h1")), "Reading INPUT Register, data: %x, addr: %x\n", regs_INPUT, io_apb_PADDR) : printf_12 @[src/main/scala/GPIO.scala 250:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1368), _T_1369), UInt<1>("h1")), "Reading MODE Register, data: %x, addr: %x\n", regs_MODE, io_apb_PADDR) : printf_13 @[src/main/scala/GPIO.scala 255:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1372), _T_1373), UInt<1>("h1")), "Reading ATOMIC_OPERATION Register, data: %x, addr: %x\n", regs_ATOMIC_OPERATION, io_apb_PADDR) : printf_14 @[src/main/scala/GPIO.scala 262:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1372), _T_1374), UInt<1>("h1")), "ATOMIC_OPERATION_MIN: %x\nATOMIC_OPERATION_MAX: %x\n", UInt<5>("h10"), UInt<5>("h10")) : printf_15 @[src/main/scala/GPIO.scala 267:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1377), _T_1378), UInt<1>("h1")), "Reading ATOMIC_MASK Register, data: %x, addr: %x\n", regs_ATOMIC_MASK, io_apb_PADDR) : printf_16 @[src/main/scala/GPIO.scala 275:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1381), _T_1382), UInt<1>("h1")), "Reading ATOMIC_SET Register, data: %x, addr: %x\n", regs_ATOMIC_SET, io_apb_PADDR) : printf_17 @[src/main/scala/GPIO.scala 283:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1385), _T_1390), UInt<1>("h1")), "Reading VIRTUAL_PORT_MAP Register, data: %x, addr: %x\n", _regs_virtualToPhysicalMap_T_1389, io_apb_PADDR) : printf_18 @[src/main/scala/GPIO.scala 296:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1393), _T_1394), UInt<1>("h1")), "Reading VIRTUAL_PORT_OUTPUT Register, data: %x, addr: %x\n", regs_virtualPortOutput, io_apb_PADDR) : printf_19 @[src/main/scala/GPIO.scala 312:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_1312), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1397), _T_1398), UInt<1>("h1")), "Reading VIRTUAL_PORT_ENABLE Register, data: %x, addr: %x\n", regs_virtualPortEnable, io_apb_PADDR) : printf_20 @[src/main/scala/GPIO.scala 323:13]
