Timing Analyzer report for skeleton
Fri Dec 02 20:36:45 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'
 13. Slow 1200mV 85C Model Setup: 'inclock'
 14. Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'inclock'
 17. Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'
 18. Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 19. Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 28. Slow 1200mV 0C Model Setup: 'inclock'
 29. Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'inclock'
 32. Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 33. Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 34. Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 42. Fast 1200mV 0C Model Setup: 'inclock'
 43. Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'inclock'
 46. Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 47. Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 48. Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; skeleton                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.20        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  34.5%      ;
;     Processor 3            ;  23.6%      ;
;     Processor 4            ;   9.4%      ;
;     Processors 5-16        ;   4.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; inclock ; div|altpll_component|auto_generated|pll1|inclk[0] ; { div|altpll_component|auto_generated|pll1|clk[0] } ;
; inclock                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { inclock }                                         ;
; p1|altpll_component|pll|clk[2]                  ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; inclock ; p1|altpll_component|pll|inclk[0]                  ; { p1|altpll_component|pll|clk[2] }                  ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 17.69 MHz  ; 17.69 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 39.65 MHz  ; 39.65 MHz       ; p1|altpll_component|pll|clk[2]                  ;      ;
; 240.21 MHz ; 240.21 MHz      ; inclock                                         ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2]                  ; 7.391  ; 0.000         ;
; inclock                                         ; 15.837 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 21.730 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.364 ; 0.000         ;
; inclock                                         ; 0.407 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 0.444 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 10.925 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                  ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 7.149 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.684  ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 19.716 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.699 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 7.391 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a244~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.122     ; 12.525     ;
; 7.567 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a163~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 12.399     ;
; 7.572 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a252~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 12.390     ;
; 7.686 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a228~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.108     ; 12.244     ;
; 7.713 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a179~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 12.275     ;
; 7.725 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a24~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 12.271     ;
; 7.808 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a264~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 12.158     ;
; 7.858 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a214~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.122     ; 12.058     ;
; 7.880 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a16~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 12.085     ;
; 7.887 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a204~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 12.060     ;
; 7.895 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a280~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 12.085     ;
; 7.921 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a23~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.130     ; 11.987     ;
; 7.930 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a220~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 12.006     ;
; 7.973 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a260~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 11.983     ;
; 8.018 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a233~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.124     ; 11.896     ;
; 8.043 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a188~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 11.932     ;
; 8.053 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a156~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 11.901     ;
; 8.087 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a200~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.118     ; 11.833     ;
; 8.101 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a174~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 11.838     ;
; 8.108 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a256~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 11.844     ;
; 8.143 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a243~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.116     ; 11.779     ;
; 8.154 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a164~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 11.798     ;
; 8.160 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a234~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.129     ; 11.749     ;
; 8.201 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a196~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 11.774     ;
; 8.215 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a18~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 11.755     ;
; 8.248 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a242~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.113     ; 11.677     ;
; 8.278 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a12~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.133     ; 11.627     ;
; 8.281 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a246~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.127     ; 11.630     ;
; 8.288 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a222~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 11.658     ;
; 8.303 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a96~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 11.655     ;
; 8.323 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a257~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 11.626     ;
; 8.334 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a250~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.101     ; 11.603     ;
; 8.360 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a272~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 11.621     ;
; 8.398 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a224~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.118     ; 11.522     ;
; 8.410 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a227~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.103     ; 11.525     ;
; 8.418 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a293~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 11.569     ;
; 8.425 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a206~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.128     ; 11.485     ;
; 8.436 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a0~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 11.468     ;
; 8.444 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a258~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 11.488     ;
; 8.467 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a93~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 11.509     ;
; 8.468 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a208~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.124     ; 11.446     ;
; 8.478 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a259~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 11.462     ;
; 8.490 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a19~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 11.459     ;
; 8.495 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a230~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.111     ; 11.432     ;
; 8.504 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a180~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.118     ; 11.416     ;
; 8.547 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a2~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.132     ; 11.359     ;
; 8.564 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a161~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 11.399     ;
; 8.574 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a251~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 11.398     ;
; 8.582 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a17~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 11.357     ;
; 8.598 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a25~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.127     ; 11.313     ;
; 8.600 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a269~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 11.360     ;
; 8.606 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a254~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 11.349     ;
; 8.623 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a283~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 11.355     ;
; 8.625 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a211~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.115     ; 11.298     ;
; 8.658 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a203~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 11.274     ;
; 8.702 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a265~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.093     ; 11.243     ;
; 8.713 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a276~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.115     ; 11.210     ;
; 8.718 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a216~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 11.249     ;
; 8.722 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.036     ; 11.280     ;
; 8.742 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a219~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.104     ; 11.192     ;
; 8.765 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a8~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.114     ; 11.159     ;
; 8.778 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a30~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 11.186     ;
; 8.779 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a225~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 11.174     ;
; 8.798 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a268~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.129     ; 11.111     ;
; 8.826 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a231~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.107     ; 11.105     ;
; 8.846 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a277~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.088     ; 11.104     ;
; 8.853 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a195~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 11.128     ;
; 8.855 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a281~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.108     ; 11.075     ;
; 8.859 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.144     ; 11.035     ;
; 8.863 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a194~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 11.073     ;
; 8.865 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a193~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 11.102     ;
; 8.879 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a226~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.119     ; 11.040     ;
; 8.882 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a22~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 11.060     ;
; 8.897 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a75~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.036     ; 11.105     ;
; 8.909 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a217~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 11.038     ;
; 8.911 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a14~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 11.037     ;
; 8.929 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a202~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.117     ; 10.992     ;
; 8.934 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a285~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 11.032     ;
; 8.934 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a221~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 10.998     ;
; 8.935 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a132~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 11.031     ;
; 8.943 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a240~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 10.986     ;
; 8.964 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a7~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.093     ; 10.981     ;
; 8.969 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a232~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.128     ; 10.941     ;
; 8.974 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a64~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 10.987     ;
; 8.975 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a171~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 10.964     ;
; 9.001 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a273~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 10.947     ;
; 9.012 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a146~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.107     ; 10.919     ;
; 9.021 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a207~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 10.917     ;
; 9.022 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a139~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 10.959     ;
; 9.023 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a15~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.118     ; 10.897     ;
; 9.032 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a6~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.088     ; 10.918     ;
; 9.035 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a249~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 10.903     ;
; 9.037 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a255~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.067     ; 10.934     ;
; 9.055 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a177~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 10.908     ;
; 9.058 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a79~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 10.914     ;
; 9.065 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a210~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 10.875     ;
; 9.068 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a209~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 10.893     ;
; 9.072 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a97~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 10.867     ;
; 9.074 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a262~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 10.896     ;
; 9.101 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a238~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.125     ; 10.812     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inclock'                                                                                          ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 15.837 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.080      ;
; 15.837 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.080      ;
; 15.837 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.080      ;
; 15.837 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.080      ;
; 15.837 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.080      ;
; 15.837 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.080      ;
; 15.837 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.080      ;
; 15.837 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.080      ;
; 15.837 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.080      ;
; 15.849 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.068      ;
; 15.849 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.068      ;
; 15.849 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.068      ;
; 15.849 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.068      ;
; 15.849 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.068      ;
; 15.849 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.068      ;
; 15.849 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.068      ;
; 15.849 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.068      ;
; 15.849 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 4.068      ;
; 15.954 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.963      ;
; 15.954 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.963      ;
; 15.954 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.963      ;
; 15.954 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.963      ;
; 15.954 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.963      ;
; 15.954 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.963      ;
; 15.954 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.963      ;
; 15.954 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.963      ;
; 15.954 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.963      ;
; 15.966 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.951      ;
; 15.978 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.939      ;
; 16.083 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.834      ;
; 16.095 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.822      ;
; 16.107 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.810      ;
; 16.116 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.116 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.801      ;
; 16.127 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.790      ;
; 16.127 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.790      ;
; 16.127 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.790      ;
; 16.127 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.790      ;
; 16.127 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.790      ;
; 16.127 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.790      ;
; 16.127 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.790      ;
; 16.127 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.790      ;
; 16.127 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.790      ;
; 16.212 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.705      ;
; 16.232 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.685      ;
; 16.232 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.685      ;
; 16.232 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.685      ;
; 16.232 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.685      ;
; 16.232 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.685      ;
; 16.232 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.685      ;
; 16.232 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.685      ;
; 16.232 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.685      ;
; 16.232 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.685      ;
; 16.245 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.672      ;
; 16.245 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.672      ;
; 16.256 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.661      ;
; 16.304 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.611      ;
; 16.304 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.611      ;
; 16.304 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.611      ;
; 16.304 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.611      ;
; 16.304 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.611      ;
; 16.304 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.611      ;
; 16.304 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.611      ;
; 16.304 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.611      ;
; 16.304 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.611      ;
; 16.304 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.611      ;
; 16.316 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.599      ;
; 16.316 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.599      ;
; 16.316 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.599      ;
; 16.316 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.599      ;
; 16.316 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.599      ;
; 16.316 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.599      ;
; 16.316 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.599      ;
; 16.316 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.599      ;
; 16.316 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.599      ;
; 16.316 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.083     ; 3.599      ;
; 16.361 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.556      ;
; 16.374 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.543      ;
; 16.374 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.543      ;
; 16.385 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.532      ;
; 16.394 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.523      ;
; 16.394 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.523      ;
; 16.394 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.523      ;
; 16.394 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.081     ; 3.523      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 21.730 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 28.220     ;
; 21.734 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.085     ; 28.219     ;
; 21.757 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 28.199     ;
; 21.760 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 28.194     ;
; 21.799 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 28.135     ;
; 21.803 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 28.134     ;
; 21.821 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 28.124     ;
; 21.824 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 28.116     ;
; 21.835 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 28.108     ;
; 22.030 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 27.911     ;
; 22.034 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 27.910     ;
; 22.057 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 27.890     ;
; 22.060 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 27.885     ;
; 22.084 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 27.810     ;
; 22.088 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 27.809     ;
; 22.091 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 27.867     ;
; 22.093 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 27.866     ;
; 22.099 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 27.826     ;
; 22.103 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 27.857     ;
; 22.103 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 27.825     ;
; 22.111 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.138     ; 27.789     ;
; 22.114 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 27.784     ;
; 22.120 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 27.841     ;
; 22.121 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.102     ; 27.815     ;
; 22.124 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 27.807     ;
; 22.135 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 27.799     ;
; 22.143 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 27.783     ;
; 22.149 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 27.793     ;
; 22.203 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 27.725     ;
; 22.207 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 27.724     ;
; 22.225 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 27.714     ;
; 22.228 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 27.706     ;
; 22.239 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 27.698     ;
; 22.391 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 27.558     ;
; 22.393 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 27.557     ;
; 22.403 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 27.548     ;
; 22.420 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 27.532     ;
; 22.443 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 27.474     ;
; 22.445 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 27.457     ;
; 22.447 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.135     ; 27.456     ;
; 22.449 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 27.484     ;
; 22.457 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 27.447     ;
; 22.474 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 27.431     ;
; 22.522 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.143     ; 27.373     ;
; 22.525 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 27.436     ;
; 22.553 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.102     ; 27.383     ;
; 22.825 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 27.127     ;
; 22.879 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 27.026     ;
; 23.879 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 26.023     ;
; 23.883 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 26.022     ;
; 23.906 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.130     ; 26.002     ;
; 23.909 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.132     ; 25.997     ;
; 23.911 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.131     ; 25.996     ;
; 23.915 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 25.995     ;
; 23.938 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 25.975     ;
; 23.941 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 25.970     ;
; 23.998 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.102     ; 25.938     ;
; 24.002 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 25.937     ;
; 24.020 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 25.927     ;
; 24.023 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 25.919     ;
; 24.030 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 25.911     ;
; 24.034 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 25.910     ;
; 24.034 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 25.911     ;
; 24.052 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 25.900     ;
; 24.055 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 25.892     ;
; 24.066 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 25.884     ;
; 24.240 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 25.670     ;
; 24.242 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 25.669     ;
; 24.252 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 25.660     ;
; 24.269 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 25.644     ;
; 24.272 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 25.643     ;
; 24.274 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 25.642     ;
; 24.284 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 25.633     ;
; 24.301 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 25.617     ;
; 24.317 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.135     ; 25.586     ;
; 24.348 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 25.596     ;
; 24.349 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.130     ; 25.559     ;
; 24.380 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 25.569     ;
; 24.432 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 25.522     ;
; 24.436 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 25.521     ;
; 24.459 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 25.501     ;
; 24.462 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 25.496     ;
; 24.501 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.100     ; 25.437     ;
; 24.505 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 25.436     ;
; 24.523 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 25.426     ;
; 24.526 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 25.418     ;
; 24.537 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 25.410     ;
; 24.674 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 25.239     ;
; 24.706 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 25.212     ;
; 24.793 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 25.169     ;
; 24.795 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 25.168     ;
; 24.805 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 25.159     ;
; 24.822 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 25.143     ;
; 24.845 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 25.085     ;
; 24.851 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 25.095     ;
; 24.955 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 24.979     ;
; 24.959 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 24.978     ;
; 24.982 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 24.958     ;
; 24.985 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.100     ; 24.953     ;
; 25.024 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 24.894     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.364 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.028      ;
; 0.366 ; ps2:myps2|tail[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.030      ;
; 0.383 ; ps2:myps2|tail[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.047      ;
; 0.402 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.409 ; ps2:myps2|tail[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.073      ;
; 0.423 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.689      ;
; 0.426 ; ps2:myps2|break_code         ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.693      ;
; 0.428 ; lcd:mylcd|prestart           ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.431 ; ps2:myps2|tail[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.095      ;
; 0.436 ; lcd:mylcd|line2[12][1]       ; lcd:mylcd|line1[12][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.438 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.442 ; ps2:myps2|fcount[4]          ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; lcd:mylcd|state2.A           ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.450 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; lcd:mylcd|line2[0][3]        ; lcd:mylcd|line1[0][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.462 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.728      ;
; 0.465 ; ps2:myps2|tail[1]            ; ps2:myps2|fifo_rtl_0_bypass[3]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.732      ;
; 0.467 ; ps2:myps2|tail[0]            ; ps2:myps2|fifo_rtl_0_bypass[1]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.734      ;
; 0.470 ; lcd:mylcd|state2.C           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.737      ;
; 0.473 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.740      ;
; 0.482 ; ps2:myps2|reading_key        ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.749      ;
; 0.591 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.858      ;
; 0.596 ; lcd:mylcd|line2[8][3]        ; lcd:mylcd|line1[8][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.862      ;
; 0.596 ; lcd:mylcd|line2[7][0]        ; lcd:mylcd|line1[7][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.861      ;
; 0.599 ; ps2:myps2|shift_reg[8]       ; ps2:myps2|shift_reg[7]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.602 ; lcd:mylcd|line2[0][6]        ; lcd:mylcd|line1[0][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.870      ;
; 0.605 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.872      ;
; 0.606 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.873      ;
; 0.606 ; lcd:mylcd|line2[12][0]       ; lcd:mylcd|line1[12][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.872      ;
; 0.607 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line1[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line1[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.608 ; lcd:mylcd|line2[12][3]       ; lcd:mylcd|line1[12][3]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.610 ; ps2:myps2|head[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.275      ;
; 0.615 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.883      ;
; 0.615 ; ps2:myps2|head[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.280      ;
; 0.618 ; ps2:myps2|head[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.283      ;
; 0.622 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; lcd:mylcd|line2[10][2]       ; lcd:mylcd|line1[10][2]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.628 ; ps2:myps2|tail[2]            ; ps2:myps2|fifo_rtl_0_bypass[5]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.895      ;
; 0.629 ; ps2:myps2|head[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.294      ;
; 0.629 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.896      ;
; 0.632 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.900      ;
; 0.633 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.900      ;
; 0.633 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.900      ;
; 0.634 ; lcd:mylcd|line2[6][2]        ; lcd:mylcd|line1[6][2]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.901      ;
; 0.638 ; ps2:myps2|head[2]            ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.905      ;
; 0.639 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.906      ;
; 0.641 ; ps2:myps2|size[3]            ; ps2:myps2|size[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; lcd:mylcd|delay[7]           ; lcd:mylcd|delay[7]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; lcd:mylcd|delay[8]           ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; lcd:mylcd|delay[9]           ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inclock'                                                                                           ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.407 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.674      ;
; 0.427 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.694      ;
; 0.641 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.910      ;
; 0.645 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.915      ;
; 0.656 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.924      ;
; 0.660 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 0.928      ;
; 0.958 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.225      ;
; 0.959 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.226      ;
; 0.959 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.227      ;
; 0.962 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.229      ;
; 0.968 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.235      ;
; 0.969 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.236      ;
; 0.969 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.236      ;
; 0.970 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.237      ;
; 0.970 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.237      ;
; 0.972 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.242      ;
; 0.977 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.244      ;
; 0.979 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.246      ;
; 0.979 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.246      ;
; 0.980 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.247      ;
; 0.985 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.079      ; 1.250      ;
; 0.990 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.079      ; 1.255      ;
; 1.079 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.346      ;
; 1.080 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.347      ;
; 1.080 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.347      ;
; 1.081 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.348      ;
; 1.081 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.348      ;
; 1.081 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.348      ;
; 1.081 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.348      ;
; 1.084 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.351      ;
; 1.085 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.352      ;
; 1.085 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.352      ;
; 1.086 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.353      ;
; 1.086 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.353      ;
; 1.086 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.353      ;
; 1.086 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.353      ;
; 1.095 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.079      ; 1.361      ;
; 1.096 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.363      ;
; 1.097 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.079      ; 1.362      ;
; 1.098 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.365      ;
; 1.100 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.079      ; 1.366      ;
; 1.101 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.368      ;
; 1.102 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.370      ;
; 1.105 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.372      ;
; 1.105 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.372      ;
; 1.111 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.079      ; 1.376      ;
; 1.116 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.079      ; 1.381      ;
; 1.205 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.472      ;
; 1.206 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.473      ;
; 1.207 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.474      ;
; 1.207 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.474      ;
; 1.207 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.474      ;
; 1.208 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.079      ; 1.473      ;
; 1.210 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.477      ;
; 1.211 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.478      ;
; 1.212 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.479      ;
; 1.212 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.479      ;
; 1.212 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.479      ;
; 1.213 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.079      ; 1.478      ;
; 1.221 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.488      ;
; 1.222 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.079      ; 1.487      ;
; 1.222 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.081      ; 1.489      ;
; 1.223 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.079      ; 1.488      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.444 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.709      ;
; 0.475 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.740      ;
; 0.641 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.906      ;
; 0.643 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.908      ;
; 0.647 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.912      ;
; 0.657 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.669 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.934      ;
; 0.670 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.935      ;
; 0.675 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.940      ;
; 0.676 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.942      ;
; 0.707 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.972      ;
; 0.711 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.976      ;
; 0.792 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.811 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.076      ;
; 0.820 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.085      ;
; 0.832 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.097      ;
; 0.832 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.097      ;
; 0.857 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.121      ;
; 0.864 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.130      ;
; 0.897 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.161      ;
; 0.909 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.175      ;
; 0.918 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.182      ;
; 0.940 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.205      ;
; 0.941 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.206      ;
; 0.941 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.206      ;
; 0.944 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.209      ;
; 0.958 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.223      ;
; 0.958 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.223      ;
; 0.959 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.224      ;
; 0.960 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.225      ;
; 0.973 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.238      ;
; 0.974 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.239      ;
; 0.974 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.239      ;
; 0.975 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.978 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.243      ;
; 0.979 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.244      ;
; 0.979 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.244      ;
; 0.982 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 1.250      ;
; 0.984 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.250      ;
; 0.984 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.249      ;
; 0.985 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.250      ;
; 0.986 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.251      ;
; 0.986 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.252      ;
; 0.987 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 1.255      ;
; 0.988 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.255      ;
; 0.991 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.256      ;
; 0.992 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.257      ;
; 0.992 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.257      ;
; 0.993 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.260      ;
; 0.995 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.260      ;
; 0.999 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.264      ;
; 1.002 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.267      ;
; 1.003 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.268      ;
; 1.011 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.276      ;
; 1.013 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.278      ;
; 1.018 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.283      ;
; 1.024 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.289      ;
; 1.038 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.303      ;
; 1.041 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.306      ;
; 1.041 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.306      ;
; 1.043 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.308      ;
; 1.062 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.327      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 10.925 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.331     ; 5.692      ;
; 10.925 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.331     ; 5.692      ;
; 10.925 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.331     ; 5.692      ;
; 10.925 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.331     ; 5.692      ;
; 10.925 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.331     ; 5.692      ;
; 10.925 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.331     ; 5.692      ;
; 10.925 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.331     ; 5.692      ;
; 10.925 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.331     ; 5.692      ;
; 10.925 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.331     ; 5.692      ;
; 10.925 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.331     ; 5.692      ;
; 10.925 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.331     ; 5.692      ;
; 11.118 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.333     ; 5.497      ;
; 11.118 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.333     ; 5.497      ;
; 11.118 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.333     ; 5.497      ;
; 11.118 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.333     ; 5.497      ;
; 11.118 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.333     ; 5.497      ;
; 11.118 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.333     ; 5.497      ;
; 11.118 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.333     ; 5.497      ;
; 11.118 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.333     ; 5.497      ;
; 11.118 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.333     ; 5.497      ;
; 11.118 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.333     ; 5.497      ;
; 11.395 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.306     ; 5.247      ;
; 11.395 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.306     ; 5.247      ;
; 11.395 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.306     ; 5.247      ;
; 11.395 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.306     ; 5.247      ;
; 11.395 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.306     ; 5.247      ;
; 11.395 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.306     ; 5.247      ;
; 11.395 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.306     ; 5.247      ;
; 11.395 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.306     ; 5.247      ;
; 11.395 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.306     ; 5.247      ;
; 11.395 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.306     ; 5.247      ;
; 11.660 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.309     ; 4.979      ;
; 11.660 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.309     ; 4.979      ;
; 11.660 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.309     ; 4.979      ;
; 11.660 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.309     ; 4.979      ;
; 11.660 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.309     ; 4.979      ;
; 11.660 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.309     ; 4.979      ;
; 11.660 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.309     ; 4.979      ;
; 11.660 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.309     ; 4.979      ;
; 11.660 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.309     ; 4.979      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 7.149 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.709     ; 4.726      ;
; 7.149 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.709     ; 4.726      ;
; 7.149 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.709     ; 4.726      ;
; 7.149 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.709     ; 4.726      ;
; 7.149 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.709     ; 4.726      ;
; 7.149 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.709     ; 4.726      ;
; 7.149 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.709     ; 4.726      ;
; 7.149 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.709     ; 4.726      ;
; 7.149 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.709     ; 4.726      ;
; 7.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.707     ; 4.962      ;
; 7.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.707     ; 4.962      ;
; 7.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.707     ; 4.962      ;
; 7.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.707     ; 4.962      ;
; 7.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.707     ; 4.962      ;
; 7.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.707     ; 4.962      ;
; 7.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.707     ; 4.962      ;
; 7.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.707     ; 4.962      ;
; 7.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.707     ; 4.962      ;
; 7.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.707     ; 4.962      ;
; 7.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.735     ; 5.214      ;
; 7.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.735     ; 5.214      ;
; 7.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.735     ; 5.214      ;
; 7.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.735     ; 5.214      ;
; 7.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.735     ; 5.214      ;
; 7.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.735     ; 5.214      ;
; 7.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.735     ; 5.214      ;
; 7.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.735     ; 5.214      ;
; 7.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.735     ; 5.214      ;
; 7.663 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.735     ; 5.214      ;
; 7.868 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.733     ; 5.421      ;
; 7.868 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.733     ; 5.421      ;
; 7.868 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.733     ; 5.421      ;
; 7.868 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.733     ; 5.421      ;
; 7.868 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.733     ; 5.421      ;
; 7.868 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.733     ; 5.421      ;
; 7.868 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.733     ; 5.421      ;
; 7.868 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.733     ; 5.421      ;
; 7.868 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.733     ; 5.421      ;
; 7.868 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.733     ; 5.421      ;
; 7.868 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.733     ; 5.421      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 193.746 ns




+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 19.32 MHz  ; 19.32 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 43.06 MHz  ; 43.06 MHz       ; p1|altpll_component|pll|clk[2]                  ;                                                               ;
; 267.31 MHz ; 250.0 MHz       ; inclock                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2]                  ; 8.389  ; 0.000         ;
; inclock                                         ; 16.259 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 24.116 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; inclock                                         ; 0.364 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 0.400 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 11.712 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 6.332 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.691  ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 19.713 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.702 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 8.389 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a244~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.111     ; 11.530     ;
; 8.545 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a163~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 11.417     ;
; 8.612 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a24~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.036     ; 11.382     ;
; 8.618 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a228~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 11.316     ;
; 8.635 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a252~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 11.330     ;
; 8.681 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a179~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 11.305     ;
; 8.711 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a264~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 11.253     ;
; 8.790 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a16~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 11.174     ;
; 8.808 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a280~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 11.170     ;
; 8.814 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a23~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.118     ; 11.098     ;
; 8.902 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a233~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.111     ; 11.017     ;
; 8.919 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a204~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 11.028     ;
; 8.929 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a214~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 10.992     ;
; 8.955 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a220~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 10.984     ;
; 9.011 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a174~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 10.929     ;
; 9.018 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a156~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 10.934     ;
; 9.023 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a260~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.933     ;
; 9.024 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a188~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 10.952     ;
; 9.026 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a256~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 10.927     ;
; 9.064 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a200~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 10.860     ;
; 9.080 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a164~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 10.874     ;
; 9.087 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a18~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.061     ; 10.882     ;
; 9.146 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a243~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.105     ; 10.779     ;
; 9.156 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a196~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 10.820     ;
; 9.158 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a12~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.121     ; 10.751     ;
; 9.187 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a257~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 10.762     ;
; 9.202 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a246~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.116     ; 10.712     ;
; 9.212 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a234~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.117     ; 10.701     ;
; 9.226 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a272~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 10.751     ;
; 9.252 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a96~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 10.708     ;
; 9.259 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a222~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 10.686     ;
; 9.305 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a293~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.040     ; 10.685     ;
; 9.325 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a224~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.105     ; 10.600     ;
; 9.328 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a250~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 10.615     ;
; 9.341 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a0~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.122     ; 10.567     ;
; 9.341 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a242~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 10.590     ;
; 9.355 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a19~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 10.593     ;
; 9.358 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a206~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.117     ; 10.555     ;
; 9.386 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a230~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 10.547     ;
; 9.407 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a161~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 10.563     ;
; 9.407 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a180~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 10.517     ;
; 9.422 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a259~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 10.517     ;
; 9.431 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a25~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.115     ; 10.484     ;
; 9.437 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a269~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 10.527     ;
; 9.444 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a208~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.113     ; 10.473     ;
; 9.446 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a17~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 10.494     ;
; 9.449 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a258~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 10.483     ;
; 9.451 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a2~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.120     ; 10.459     ;
; 9.474 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a283~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 10.506     ;
; 9.507 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a93~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 10.471     ;
; 9.518 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a265~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 10.430     ;
; 9.520 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a227~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 10.421     ;
; 9.524 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a251~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 10.449     ;
; 9.535 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a254~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.421     ;
; 9.552 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a30~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 10.412     ;
; 9.561 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a211~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 10.367     ;
; 9.590 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a203~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 10.342     ;
; 9.590 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a281~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 10.343     ;
; 9.612 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.026     ; 10.392     ;
; 9.625 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a216~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 10.348     ;
; 9.638 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a8~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 10.290     ;
; 9.664 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.132     ; 10.234     ;
; 9.674 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a14~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 10.278     ;
; 9.677 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a276~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 10.253     ;
; 9.678 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a225~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 10.279     ;
; 9.694 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a219~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 10.241     ;
; 9.700 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a277~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 10.251     ;
; 9.708 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a22~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 10.237     ;
; 9.711 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a217~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 10.236     ;
; 9.740 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a64~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 10.227     ;
; 9.742 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a193~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 10.231     ;
; 9.764 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a7~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 10.182     ;
; 9.788 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a232~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.117     ; 10.125     ;
; 9.790 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a171~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 10.150     ;
; 9.791 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a195~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.043     ; 10.196     ;
; 9.800 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a231~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 10.135     ;
; 9.800 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a194~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 10.139     ;
; 9.801 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a273~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 10.148     ;
; 9.804 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a285~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 10.162     ;
; 9.822 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a268~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.113     ; 10.095     ;
; 9.823 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a249~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.088     ; 10.119     ;
; 9.826 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a262~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 10.141     ;
; 9.829 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a15~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 10.095     ;
; 9.834 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a6~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 10.116     ;
; 9.841 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a221~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 10.091     ;
; 9.851 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a226~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.107     ; 10.072     ;
; 9.861 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a79~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 10.112     ;
; 9.869 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a202~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.101     ; 10.060     ;
; 9.870 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a240~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 10.062     ;
; 9.870 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a177~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 10.100     ;
; 9.884 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a192~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 10.094     ;
; 9.899 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a75~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.026     ; 10.105     ;
; 9.911 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a111~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 10.050     ;
; 9.912 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a146~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 10.020     ;
; 9.940 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a153~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 10.018     ;
; 9.960 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a270~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 9.992      ;
; 9.963 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a132~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 10.001     ;
; 9.966 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a210~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 9.977      ;
; 9.979 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a209~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 9.988      ;
; 9.980 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a238~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.113     ; 9.937      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inclock'                                                                                           ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 16.259 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.667      ;
; 16.259 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.667      ;
; 16.259 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.667      ;
; 16.259 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.667      ;
; 16.259 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.667      ;
; 16.259 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.667      ;
; 16.259 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.667      ;
; 16.259 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.667      ;
; 16.259 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.667      ;
; 16.271 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.655      ;
; 16.271 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.655      ;
; 16.271 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.655      ;
; 16.271 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.655      ;
; 16.271 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.655      ;
; 16.271 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.655      ;
; 16.271 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.655      ;
; 16.271 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.655      ;
; 16.271 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.655      ;
; 16.358 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.568      ;
; 16.358 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.568      ;
; 16.358 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.568      ;
; 16.358 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.568      ;
; 16.358 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.568      ;
; 16.358 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.568      ;
; 16.358 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.568      ;
; 16.358 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.568      ;
; 16.358 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.568      ;
; 16.394 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.532      ;
; 16.406 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.520      ;
; 16.486 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.440      ;
; 16.486 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.440      ;
; 16.486 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.440      ;
; 16.486 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.440      ;
; 16.486 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.440      ;
; 16.486 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.440      ;
; 16.486 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.440      ;
; 16.486 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.440      ;
; 16.486 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.440      ;
; 16.493 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.433      ;
; 16.495 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.431      ;
; 16.501 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.425      ;
; 16.501 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.425      ;
; 16.501 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.425      ;
; 16.501 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.425      ;
; 16.501 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.425      ;
; 16.501 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.425      ;
; 16.501 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.425      ;
; 16.501 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.425      ;
; 16.501 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.425      ;
; 16.505 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.421      ;
; 16.505 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.421      ;
; 16.505 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.421      ;
; 16.505 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.421      ;
; 16.505 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.421      ;
; 16.505 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.421      ;
; 16.505 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.421      ;
; 16.505 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.421      ;
; 16.505 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.421      ;
; 16.507 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.419      ;
; 16.585 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.341      ;
; 16.585 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.341      ;
; 16.585 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.341      ;
; 16.585 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.341      ;
; 16.585 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.341      ;
; 16.585 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.341      ;
; 16.585 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.341      ;
; 16.585 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.341      ;
; 16.585 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.341      ;
; 16.594 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.332      ;
; 16.635 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.291      ;
; 16.641 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.285      ;
; 16.650 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.276      ;
; 16.672 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.252      ;
; 16.672 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.252      ;
; 16.672 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.252      ;
; 16.672 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.252      ;
; 16.672 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.252      ;
; 16.672 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.252      ;
; 16.672 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.252      ;
; 16.672 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.252      ;
; 16.672 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.252      ;
; 16.672 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.252      ;
; 16.684 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.240      ;
; 16.684 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.240      ;
; 16.684 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.240      ;
; 16.684 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.240      ;
; 16.684 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.240      ;
; 16.684 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.240      ;
; 16.684 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.240      ;
; 16.684 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.240      ;
; 16.684 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.240      ;
; 16.684 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.075     ; 3.240      ;
; 16.701 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.225      ;
; 16.701 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.225      ;
; 16.701 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.225      ;
; 16.701 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.225      ;
; 16.701 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.225      ;
; 16.701 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.225      ;
; 16.701 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.225      ;
; 16.701 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.073     ; 3.225      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 24.116 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 25.840     ;
; 24.120 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 25.839     ;
; 24.144 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 25.819     ;
; 24.146 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 25.815     ;
; 24.189 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 25.753     ;
; 24.194 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 25.752     ;
; 24.210 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 25.744     ;
; 24.215 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 25.734     ;
; 24.226 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 25.727     ;
; 24.367 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 25.582     ;
; 24.371 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 25.533     ;
; 24.371 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 25.581     ;
; 24.375 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 25.532     ;
; 24.395 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 25.561     ;
; 24.397 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 25.557     ;
; 24.399 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.119     ; 25.512     ;
; 24.401 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 25.508     ;
; 24.440 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 25.495     ;
; 24.445 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 25.494     ;
; 24.454 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 25.511     ;
; 24.456 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.064     ; 25.510     ;
; 24.461 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 25.486     ;
; 24.466 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 25.501     ;
; 24.466 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 25.476     ;
; 24.477 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 25.469     ;
; 24.483 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 25.485     ;
; 24.488 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 25.446     ;
; 24.493 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 25.445     ;
; 24.493 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 25.442     ;
; 24.509 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 25.437     ;
; 24.514 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 25.427     ;
; 24.518 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 25.433     ;
; 24.525 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.085     ; 25.420     ;
; 24.705 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 25.253     ;
; 24.707 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 25.252     ;
; 24.709 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 25.204     ;
; 24.711 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 25.203     ;
; 24.717 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 25.243     ;
; 24.721 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 25.194     ;
; 24.734 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 25.227     ;
; 24.738 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 25.178     ;
; 24.744 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.102     ; 25.184     ;
; 24.769 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 25.175     ;
; 24.770 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 25.135     ;
; 24.817 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 25.126     ;
; 24.849 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 25.119     ;
; 25.100 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 24.861     ;
; 25.104 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 24.812     ;
; 25.951 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 23.962     ;
; 25.955 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 23.961     ;
; 25.979 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 23.941     ;
; 25.981 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 23.937     ;
; 25.983 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 23.934     ;
; 25.987 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 23.933     ;
; 26.011 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 23.913     ;
; 26.013 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 23.909     ;
; 26.068 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 23.875     ;
; 26.073 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 23.874     ;
; 26.089 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 23.866     ;
; 26.094 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 23.856     ;
; 26.100 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 23.847     ;
; 26.105 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 23.846     ;
; 26.105 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 23.849     ;
; 26.121 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 23.838     ;
; 26.126 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 23.828     ;
; 26.137 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 23.821     ;
; 26.289 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 23.633     ;
; 26.291 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 23.632     ;
; 26.301 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 23.623     ;
; 26.318 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 23.607     ;
; 26.321 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 23.605     ;
; 26.323 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 23.604     ;
; 26.333 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.102     ; 23.595     ;
; 26.350 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 23.579     ;
; 26.350 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 23.564     ;
; 26.365 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 23.596     ;
; 26.369 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 23.595     ;
; 26.382 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 23.536     ;
; 26.393 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 23.575     ;
; 26.395 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.064     ; 23.571     ;
; 26.397 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 23.555     ;
; 26.429 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 23.527     ;
; 26.438 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 23.509     ;
; 26.443 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 23.508     ;
; 26.459 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 23.500     ;
; 26.464 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 23.490     ;
; 26.475 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 23.483     ;
; 26.684 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 23.241     ;
; 26.703 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 23.267     ;
; 26.705 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 23.266     ;
; 26.715 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 23.257     ;
; 26.716 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 23.213     ;
; 26.732 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 23.241     ;
; 26.742 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 23.198     ;
; 26.767 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 23.189     ;
; 26.852 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 23.087     ;
; 26.856 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 23.086     ;
; 26.880 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 23.066     ;
; 26.882 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 23.062     ;
; 26.925 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 23.000     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.353 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.368 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.964      ;
; 0.371 ; ps2:myps2|tail[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.967      ;
; 0.382 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.625      ;
; 0.385 ; ps2:myps2|break_code         ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.629      ;
; 0.387 ; lcd:mylcd|prestart           ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.630      ;
; 0.389 ; ps2:myps2|tail[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.985      ;
; 0.399 ; ps2:myps2|fcount[4]          ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.401 ; lcd:mylcd|state2.A           ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.403 ; lcd:mylcd|line2[12][1]       ; lcd:mylcd|line1[12][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.407 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.414 ; ps2:myps2|tail[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.010      ;
; 0.417 ; lcd:mylcd|line2[0][3]        ; lcd:mylcd|line1[0][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.425 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.668      ;
; 0.429 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.672      ;
; 0.429 ; ps2:myps2|tail[1]            ; ps2:myps2|fifo_rtl_0_bypass[3]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.672      ;
; 0.431 ; ps2:myps2|tail[0]            ; ps2:myps2|fifo_rtl_0_bypass[1]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.674      ;
; 0.433 ; lcd:mylcd|state2.C           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.676      ;
; 0.435 ; ps2:myps2|tail[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.031      ;
; 0.446 ; ps2:myps2|reading_key        ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.690      ;
; 0.541 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.784      ;
; 0.546 ; ps2:myps2|shift_reg[8]       ; ps2:myps2|shift_reg[7]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.790      ;
; 0.552 ; lcd:mylcd|line2[7][0]        ; lcd:mylcd|line1[7][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.795      ;
; 0.553 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.796      ;
; 0.553 ; lcd:mylcd|line2[12][0]       ; lcd:mylcd|line1[12][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.796      ;
; 0.554 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; lcd:mylcd|line2[8][3]        ; lcd:mylcd|line1[8][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.796      ;
; 0.555 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line1[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line1[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; lcd:mylcd|line2[12][3]       ; lcd:mylcd|line1[12][3]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.560 ; lcd:mylcd|line2[0][6]        ; lcd:mylcd|line1[0][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.804      ;
; 0.568 ; lcd:mylcd|line2[10][2]       ; lcd:mylcd|line1[10][2]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.813      ;
; 0.569 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.574 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.817      ;
; 0.574 ; ps2:myps2|tail[2]            ; ps2:myps2|fifo_rtl_0_bypass[5]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.817      ;
; 0.579 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.822      ;
; 0.579 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.822      ;
; 0.584 ; ps2:myps2|head[2]            ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; ps2:myps2|head[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.181      ;
; 0.585 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; lcd:mylcd|delay[6]           ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; ps2:myps2|size[3]            ; ps2:myps2|size[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.831      ;
; 0.587 ; lcd:mylcd|line2[6][2]        ; lcd:mylcd|line1[6][2]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; lcd:mylcd|delay[4]           ; lcd:mylcd|delay[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; lcd:mylcd|delay[8]           ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; lcd:mylcd|delay[9]           ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; lcd:mylcd|delay[12]          ; lcd:mylcd|delay[12]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; lcd:mylcd|delay[14]          ; lcd:mylcd|delay[14]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inclock'                                                                                            ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.364 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.608      ;
; 0.386 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.630      ;
; 0.585 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.834      ;
; 0.592 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.836      ;
; 0.598 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.842      ;
; 0.601 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.845      ;
; 0.606 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.850      ;
; 0.607 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 0.851      ;
; 0.873 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.118      ;
; 0.874 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.120      ;
; 0.877 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.121      ;
; 0.877 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.121      ;
; 0.878 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.123      ;
; 0.880 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.124      ;
; 0.884 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.128      ;
; 0.886 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.130      ;
; 0.886 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.130      ;
; 0.888 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.130      ;
; 0.888 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.135      ;
; 0.899 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.141      ;
; 0.972 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.216      ;
; 0.972 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.216      ;
; 0.973 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.217      ;
; 0.973 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.217      ;
; 0.974 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.218      ;
; 0.974 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.218      ;
; 0.975 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.219      ;
; 0.983 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.227      ;
; 0.984 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.228      ;
; 0.984 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.228      ;
; 0.985 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.229      ;
; 0.985 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.229      ;
; 0.985 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.227      ;
; 0.985 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.229      ;
; 0.985 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.229      ;
; 0.986 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.230      ;
; 0.987 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.231      ;
; 0.988 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.231      ;
; 0.989 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.233      ;
; 0.994 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.238      ;
; 0.994 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.238      ;
; 0.996 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.238      ;
; 0.996 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.240      ;
; 0.996 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.240      ;
; 0.998 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.240      ;
; 0.998 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.242      ;
; 0.999 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.243      ;
; 1.000 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.242      ;
; 1.000 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.244      ;
; 1.009 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.251      ;
; 1.082 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.326      ;
; 1.083 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.327      ;
; 1.084 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.328      ;
; 1.084 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.328      ;
; 1.085 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.327      ;
; 1.085 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.329      ;
; 1.093 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.337      ;
; 1.093 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.337      ;
; 1.094 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.338      ;
; 1.095 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.339      ;
; 1.095 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.339      ;
; 1.095 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.337      ;
; 1.095 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.337      ;
; 1.095 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.339      ;
; 1.096 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.338      ;
; 1.096 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.073      ; 1.340      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.400 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.643      ;
; 0.427 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.670      ;
; 0.584 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.827      ;
; 0.587 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.830      ;
; 0.589 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.833      ;
; 0.598 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.853      ;
; 0.616 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.859      ;
; 0.619 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.863      ;
; 0.645 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.888      ;
; 0.647 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.890      ;
; 0.736 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
; 0.741 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.984      ;
; 0.753 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.996      ;
; 0.759 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.002      ;
; 0.759 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.002      ;
; 0.796 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.038      ;
; 0.801 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.045      ;
; 0.811 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.053      ;
; 0.835 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.079      ;
; 0.843 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.085      ;
; 0.857 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.100      ;
; 0.857 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.100      ;
; 0.857 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.100      ;
; 0.859 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.102      ;
; 0.870 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.113      ;
; 0.872 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.115      ;
; 0.872 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.115      ;
; 0.874 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.117      ;
; 0.877 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.121      ;
; 0.878 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.122      ;
; 0.883 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.076      ; 1.130      ;
; 0.885 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.892 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.136      ;
; 0.893 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.136      ;
; 0.894 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.076      ; 1.141      ;
; 0.894 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.137      ;
; 0.897 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.140      ;
; 0.898 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.142      ;
; 0.898 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.143      ;
; 0.903 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.147      ;
; 0.907 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.150      ;
; 0.909 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.152      ;
; 0.911 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.154      ;
; 0.918 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.161      ;
; 0.929 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.172      ;
; 0.932 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.175      ;
; 0.933 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.176      ;
; 0.935 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.178      ;
; 0.945 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.188      ;
; 0.945 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.188      ;
; 0.946 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.189      ;
; 0.967 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.210      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 11.712 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.925     ; 5.312      ;
; 11.712 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.925     ; 5.312      ;
; 11.712 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.925     ; 5.312      ;
; 11.712 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.925     ; 5.312      ;
; 11.712 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.925     ; 5.312      ;
; 11.712 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.925     ; 5.312      ;
; 11.712 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.925     ; 5.312      ;
; 11.712 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.925     ; 5.312      ;
; 11.712 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.925     ; 5.312      ;
; 11.712 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.925     ; 5.312      ;
; 11.712 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.925     ; 5.312      ;
; 11.917 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.927     ; 5.105      ;
; 11.917 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.927     ; 5.105      ;
; 11.917 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.927     ; 5.105      ;
; 11.917 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.927     ; 5.105      ;
; 11.917 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.927     ; 5.105      ;
; 11.917 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.927     ; 5.105      ;
; 11.917 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.927     ; 5.105      ;
; 11.917 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.927     ; 5.105      ;
; 11.917 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.927     ; 5.105      ;
; 11.917 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.927     ; 5.105      ;
; 12.169 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.890     ; 4.890      ;
; 12.169 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.890     ; 4.890      ;
; 12.169 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.890     ; 4.890      ;
; 12.169 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.890     ; 4.890      ;
; 12.169 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.890     ; 4.890      ;
; 12.169 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.890     ; 4.890      ;
; 12.169 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.890     ; 4.890      ;
; 12.169 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.890     ; 4.890      ;
; 12.169 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.890     ; 4.890      ;
; 12.169 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.890     ; 4.890      ;
; 12.416 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.894     ; 4.639      ;
; 12.416 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.894     ; 4.639      ;
; 12.416 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.894     ; 4.639      ;
; 12.416 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.894     ; 4.639      ;
; 12.416 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.894     ; 4.639      ;
; 12.416 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.894     ; 4.639      ;
; 12.416 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.894     ; 4.639      ;
; 12.416 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.894     ; 4.639      ;
; 12.416 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.894     ; 4.639      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 6.332 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.361     ; 4.242      ;
; 6.332 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.361     ; 4.242      ;
; 6.332 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.361     ; 4.242      ;
; 6.332 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.361     ; 4.242      ;
; 6.332 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.361     ; 4.242      ;
; 6.332 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.361     ; 4.242      ;
; 6.332 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.361     ; 4.242      ;
; 6.332 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.361     ; 4.242      ;
; 6.332 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.361     ; 4.242      ;
; 6.544 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.358     ; 4.457      ;
; 6.544 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.358     ; 4.457      ;
; 6.544 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.358     ; 4.457      ;
; 6.544 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.358     ; 4.457      ;
; 6.544 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.358     ; 4.457      ;
; 6.544 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.358     ; 4.457      ;
; 6.544 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.358     ; 4.457      ;
; 6.544 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.358     ; 4.457      ;
; 6.544 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.358     ; 4.457      ;
; 6.544 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.358     ; 4.457      ;
; 6.835 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.397     ; 4.709      ;
; 6.835 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.397     ; 4.709      ;
; 6.835 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.397     ; 4.709      ;
; 6.835 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.397     ; 4.709      ;
; 6.835 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.397     ; 4.709      ;
; 6.835 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.397     ; 4.709      ;
; 6.835 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.397     ; 4.709      ;
; 6.835 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.397     ; 4.709      ;
; 6.835 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.397     ; 4.709      ;
; 6.835 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.397     ; 4.709      ;
; 7.000 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.395     ; 4.876      ;
; 7.000 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.395     ; 4.876      ;
; 7.000 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.395     ; 4.876      ;
; 7.000 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.395     ; 4.876      ;
; 7.000 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.395     ; 4.876      ;
; 7.000 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.395     ; 4.876      ;
; 7.000 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.395     ; 4.876      ;
; 7.000 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.395     ; 4.876      ;
; 7.000 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.395     ; 4.876      ;
; 7.000 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.395     ; 4.876      ;
; 7.000 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.395     ; 4.876      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 194.326 ns




+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2]                  ; 13.522 ; 0.000         ;
; inclock                                         ; 17.912 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 35.711 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.154 ; 0.000         ;
; inclock                                         ; 0.188 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 0.197 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 15.013 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 3.627 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.267  ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 19.752 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.760 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 13.522 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a244~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.104     ; 6.383      ;
; 13.659 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a163~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 6.284      ;
; 13.675 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a252~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 6.284      ;
; 13.688 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a228~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 6.238      ;
; 13.753 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a24~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.029     ; 6.227      ;
; 13.763 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a179~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.035     ; 6.211      ;
; 13.788 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a23~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 6.112      ;
; 13.806 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a264~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 6.137      ;
; 13.841 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a204~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 6.090      ;
; 13.862 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a214~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 6.050      ;
; 13.884 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a280~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 6.078      ;
; 13.885 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a220~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 6.038      ;
; 13.886 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a233~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 6.024      ;
; 13.893 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a16~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 6.058      ;
; 13.897 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a156~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 6.041      ;
; 13.902 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a260~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 6.043      ;
; 13.904 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a188~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 6.056      ;
; 13.917 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a243~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 5.994      ;
; 13.934 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a174~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 5.991      ;
; 13.957 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a234~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 5.943      ;
; 13.968 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a200~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 5.939      ;
; 13.987 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a164~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 5.958      ;
; 14.015 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a256~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 5.922      ;
; 14.015 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a242~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 5.899      ;
; 14.017 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a196~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 5.943      ;
; 14.036 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a12~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.112     ; 5.861      ;
; 14.054 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a246~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.108     ; 5.847      ;
; 14.062 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a96~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 5.883      ;
; 14.069 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a250~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 5.867      ;
; 14.069 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a222~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 5.859      ;
; 14.093 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a258~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.093     ; 5.823      ;
; 14.095 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a18~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 5.861      ;
; 14.096 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a257~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 5.840      ;
; 14.109 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a293~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.043     ; 5.857      ;
; 14.127 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a259~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 5.799      ;
; 14.132 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a224~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 5.775      ;
; 14.134 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a93~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 5.829      ;
; 14.136 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a227~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 5.791      ;
; 14.148 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a206~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 5.752      ;
; 14.148 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a180~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 5.759      ;
; 14.164 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a208~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 5.739      ;
; 14.166 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a0~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.112     ; 5.731      ;
; 14.167 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a19~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 5.765      ;
; 14.168 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a283~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 5.799      ;
; 14.174 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a272~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 5.779      ;
; 14.182 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a230~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 5.741      ;
; 14.184 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a251~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 5.777      ;
; 14.188 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a25~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.107     ; 5.714      ;
; 14.207 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a269~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.067     ; 5.735      ;
; 14.214 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a2~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.111     ; 5.684      ;
; 14.236 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a211~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 5.684      ;
; 14.238 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a17~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 5.684      ;
; 14.251 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a254~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 5.692      ;
; 14.265 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a265~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 5.659      ;
; 14.268 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a203~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 5.649      ;
; 14.287 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a276~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 5.623      ;
; 14.315 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 5.673      ;
; 14.315 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a219~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 5.604      ;
; 14.322 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a268~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.107     ; 5.580      ;
; 14.329 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a216~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 5.624      ;
; 14.338 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a161~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 5.618      ;
; 14.340 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a231~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 5.582      ;
; 14.340 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a225~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 5.601      ;
; 14.351 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a8~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 5.567      ;
; 14.358 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a277~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 5.578      ;
; 14.361 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a226~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 5.546      ;
; 14.369 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a195~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 5.598      ;
; 14.384 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a194~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 5.539      ;
; 14.387 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.119     ; 5.503      ;
; 14.388 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a285~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 5.567      ;
; 14.393 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a30~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 5.556      ;
; 14.396 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a171~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 5.530      ;
; 14.402 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a202~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.101     ; 5.506      ;
; 14.404 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a75~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.019     ; 5.586      ;
; 14.404 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a281~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 5.510      ;
; 14.405 ; vga_controller:vga_ins|ADDR[0]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a69~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.146      ; 5.750      ;
; 14.406 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a221~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 5.511      ;
; 14.411 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a193~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 5.542      ;
; 14.416 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a240~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 5.501      ;
; 14.419 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a232~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 5.481      ;
; 14.426 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a14~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 5.500      ;
; 14.427 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a139~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 5.532      ;
; 14.432 ; vga_controller:vga_ins|ADDR[0]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a300~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.105      ; 5.682      ;
; 14.437 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a64~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 5.510      ;
; 14.441 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a7~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 5.481      ;
; 14.441 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a217~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 5.491      ;
; 14.444 ; vga_controller:vga_ins|ADDR[8]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a63~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.107      ; 5.672      ;
; 14.446 ; vga_controller:vga_ins|ADDR[0]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a52~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.099      ; 5.662      ;
; 14.448 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a255~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 5.508      ;
; 14.450 ; vga_controller:vga_ins|ADDR[0]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a296~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.111      ; 5.670      ;
; 14.466 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a210~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 5.461      ;
; 14.470 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a207~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 5.462      ;
; 14.477 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a79~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 5.484      ;
; 14.481 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a132~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 5.462      ;
; 14.482 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a249~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 5.450      ;
; 14.485 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a146~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.088     ; 5.436      ;
; 14.488 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a22~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 5.434      ;
; 14.492 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a282~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.028     ; 5.489      ;
; 14.502 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a138~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 5.411      ;
; 14.503 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a253~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.093     ; 5.413      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inclock'                                                                                           ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 17.912 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.033      ;
; 17.912 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.033      ;
; 17.912 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.033      ;
; 17.912 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.033      ;
; 17.912 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.033      ;
; 17.912 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.033      ;
; 17.912 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.033      ;
; 17.912 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.033      ;
; 17.912 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.033      ;
; 17.915 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.030      ;
; 17.915 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.030      ;
; 17.915 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.030      ;
; 17.915 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.030      ;
; 17.915 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.030      ;
; 17.915 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.030      ;
; 17.915 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.030      ;
; 17.915 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.030      ;
; 17.915 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 2.030      ;
; 17.961 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.984      ;
; 17.964 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.981      ;
; 17.977 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.968      ;
; 17.977 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.968      ;
; 17.977 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.968      ;
; 17.977 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.968      ;
; 17.977 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.968      ;
; 17.977 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.968      ;
; 17.977 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.968      ;
; 17.977 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.968      ;
; 17.977 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.968      ;
; 18.026 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.919      ;
; 18.050 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.895      ;
; 18.051 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.894      ;
; 18.051 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.894      ;
; 18.052 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.893      ;
; 18.052 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.893      ;
; 18.052 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.893      ;
; 18.052 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.893      ;
; 18.052 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.893      ;
; 18.052 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.893      ;
; 18.052 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.893      ;
; 18.052 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.893      ;
; 18.052 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.893      ;
; 18.053 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.892      ;
; 18.054 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.891      ;
; 18.054 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.891      ;
; 18.054 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.891      ;
; 18.054 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.891      ;
; 18.054 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.891      ;
; 18.054 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.891      ;
; 18.054 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.891      ;
; 18.054 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.891      ;
; 18.054 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.891      ;
; 18.100 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.845      ;
; 18.101 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.844      ;
; 18.103 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.842      ;
; 18.115 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.830      ;
; 18.117 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.828      ;
; 18.117 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.828      ;
; 18.117 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.828      ;
; 18.117 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.828      ;
; 18.117 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.828      ;
; 18.117 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.828      ;
; 18.117 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.828      ;
; 18.117 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.828      ;
; 18.117 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.828      ;
; 18.166 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.779      ;
; 18.170 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.773      ;
; 18.170 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.773      ;
; 18.170 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.773      ;
; 18.170 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.773      ;
; 18.170 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.773      ;
; 18.170 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.773      ;
; 18.170 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.773      ;
; 18.170 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.773      ;
; 18.170 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.773      ;
; 18.170 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.773      ;
; 18.173 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.770      ;
; 18.173 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.770      ;
; 18.173 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.770      ;
; 18.173 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.770      ;
; 18.173 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.770      ;
; 18.173 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.770      ;
; 18.173 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.770      ;
; 18.173 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.770      ;
; 18.173 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.770      ;
; 18.173 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.044     ; 1.770      ;
; 18.189 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.756      ;
; 18.189 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.756      ;
; 18.189 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.756      ;
; 18.189 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.756      ;
; 18.189 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.756      ;
; 18.189 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.756      ;
; 18.189 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.042     ; 1.756      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 35.711 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.015     ; 14.283     ;
; 35.715 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.012     ; 14.282     ;
; 35.734 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.010     ; 14.265     ;
; 35.738 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.008     ; 14.263     ;
; 35.777 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.024     ; 14.208     ;
; 35.781 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.021     ; 14.207     ;
; 35.794 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.013     ; 14.202     ;
; 35.803 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 14.189     ;
; 35.810 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.015     ; 14.184     ;
; 35.873 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.005     ; 14.131     ;
; 35.885 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.005     ; 14.119     ;
; 35.925 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.006     ; 14.078     ;
; 35.955 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.004     ; 14.050     ;
; 35.974 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.027     ; 14.008     ;
; 35.979 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.015     ; 14.015     ;
; 35.986 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 13.965     ;
; 35.990 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.055     ; 13.964     ;
; 36.007 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 13.979     ;
; 36.009 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 13.947     ;
; 36.011 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.020     ; 13.978     ;
; 36.013 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 13.945     ;
; 36.030 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 13.961     ;
; 36.034 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.016     ; 13.959     ;
; 36.073 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 13.904     ;
; 36.077 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.029     ; 13.903     ;
; 36.082 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 13.890     ;
; 36.086 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 13.889     ;
; 36.090 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.021     ; 13.898     ;
; 36.099 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 13.884     ;
; 36.099 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.025     ; 13.885     ;
; 36.106 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 13.880     ;
; 36.108 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 13.871     ;
; 36.115 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 13.866     ;
; 36.148 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 13.813     ;
; 36.160 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 13.801     ;
; 36.169 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.013     ; 13.827     ;
; 36.181 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.013     ; 13.815     ;
; 36.182 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.004     ; 13.823     ;
; 36.200 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 13.760     ;
; 36.221 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.014     ; 13.774     ;
; 36.230 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 13.732     ;
; 36.251 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.012     ; 13.746     ;
; 36.264 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.055     ; 13.690     ;
; 36.270 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 13.704     ;
; 36.275 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 13.711     ;
; 36.284 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 13.697     ;
; 36.457 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 13.505     ;
; 36.478 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.012     ; 13.519     ;
; 36.833 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 13.127     ;
; 36.837 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 13.126     ;
; 36.856 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 13.109     ;
; 36.860 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 13.107     ;
; 36.863 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 13.102     ;
; 36.867 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 13.101     ;
; 36.886 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 13.084     ;
; 36.890 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 13.082     ;
; 36.929 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 13.052     ;
; 36.933 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.025     ; 13.051     ;
; 36.946 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 13.046     ;
; 36.955 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.021     ; 13.033     ;
; 36.959 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 13.027     ;
; 36.962 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.019     ; 13.028     ;
; 36.963 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.020     ; 13.026     ;
; 36.976 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.012     ; 13.021     ;
; 36.985 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.016     ; 13.008     ;
; 36.992 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.014     ; 13.003     ;
; 36.995 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 12.975     ;
; 37.007 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 12.963     ;
; 37.025 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 12.950     ;
; 37.037 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 12.938     ;
; 37.047 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 12.922     ;
; 37.077 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 12.897     ;
; 37.077 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 12.894     ;
; 37.107 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 12.869     ;
; 37.111 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 12.852     ;
; 37.131 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.019     ; 12.859     ;
; 37.141 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 12.827     ;
; 37.161 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.014     ; 12.834     ;
; 37.170 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.012     ; 12.827     ;
; 37.174 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.009     ; 12.826     ;
; 37.193 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.007     ; 12.809     ;
; 37.197 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.005     ; 12.807     ;
; 37.236 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.021     ; 12.752     ;
; 37.240 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 12.751     ;
; 37.253 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.010     ; 12.746     ;
; 37.262 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.014     ; 12.733     ;
; 37.269 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.012     ; 12.728     ;
; 37.280 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 12.696     ;
; 37.284 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 12.695     ;
; 37.303 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 12.678     ;
; 37.304 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 12.667     ;
; 37.307 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 12.676     ;
; 37.332 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.002     ; 12.675     ;
; 37.334 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 12.642     ;
; 37.344 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.002     ; 12.663     ;
; 37.346 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 12.621     ;
; 37.350 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 12.620     ;
; 37.363 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 12.615     ;
; 37.372 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 12.602     ;
; 37.379 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 12.597     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.154 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.485      ;
; 0.157 ; ps2:myps2|tail[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.488      ;
; 0.158 ; ps2:myps2|tail[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.168 ; ps2:myps2|tail[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.499      ;
; 0.180 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; ps2:myps2|tail[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.515      ;
; 0.192 ; lcd:mylcd|line2[12][1]       ; lcd:mylcd|line1[12][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.195 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; ps2:myps2|break_code         ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.198 ; lcd:mylcd|prestart           ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; ps2:myps2|fcount[4]          ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.200 ; lcd:mylcd|line2[0][3]        ; lcd:mylcd|line1[0][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.204 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.206 ; lcd:mylcd|state2.A           ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.331      ;
; 0.209 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.334      ;
; 0.209 ; ps2:myps2|tail[1]            ; ps2:myps2|fifo_rtl_0_bypass[3]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.335      ;
; 0.210 ; ps2:myps2|tail[0]            ; ps2:myps2|fifo_rtl_0_bypass[1]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.336      ;
; 0.212 ; lcd:mylcd|state2.C           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.338      ;
; 0.217 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.343      ;
; 0.218 ; ps2:myps2|reading_key        ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.344      ;
; 0.252 ; ps2:myps2|head[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.585      ;
; 0.255 ; ps2:myps2|head[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.588      ;
; 0.255 ; ps2:myps2|head[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.588      ;
; 0.259 ; lcd:mylcd|line2[7][0]        ; lcd:mylcd|line1[7][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; lcd:mylcd|line2[8][3]        ; lcd:mylcd|line1[8][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; ps2:myps2|head[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.593      ;
; 0.260 ; ps2:myps2|shift_reg[8]       ; ps2:myps2|shift_reg[7]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; lcd:mylcd|line2[0][6]        ; lcd:mylcd|line1[0][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.388      ;
; 0.264 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; lcd:mylcd|line2[12][0]       ; lcd:mylcd|line1[12][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line1[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line1[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; lcd:mylcd|line2[12][3]       ; lcd:mylcd|line1[12][3]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.269 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.395      ;
; 0.273 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; lcd:mylcd|line2[10][2]       ; lcd:mylcd|line1[10][2]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.399      ;
; 0.274 ; lcd:mylcd|line2[6][2]        ; lcd:mylcd|line1[6][2]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.401      ;
; 0.277 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; ps2:myps2|tail[2]            ; ps2:myps2|fifo_rtl_0_bypass[5]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.405      ;
; 0.283 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.408      ;
; 0.285 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.413      ;
; 0.287 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.413      ;
; 0.287 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.413      ;
; 0.289 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; ps2:myps2|head[2]            ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.416      ;
; 0.292 ; lcd:mylcd|delay[8]           ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; ps2:myps2|fcount[3]          ; ps2:myps2|fcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.419      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inclock'                                                                                            ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.318      ;
; 0.291 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.420      ;
; 0.299 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.426      ;
; 0.440 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.569      ;
; 0.448 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.574      ;
; 0.450 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.581      ;
; 0.459 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.583      ;
; 0.462 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.586      ;
; 0.503 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.629      ;
; 0.504 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.630      ;
; 0.504 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.630      ;
; 0.505 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.631      ;
; 0.506 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.632      ;
; 0.506 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.632      ;
; 0.507 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.633      ;
; 0.507 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.633      ;
; 0.508 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.634      ;
; 0.509 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.635      ;
; 0.513 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.637      ;
; 0.516 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.640      ;
; 0.516 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.643      ;
; 0.517 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.642      ;
; 0.518 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.645      ;
; 0.520 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.646      ;
; 0.520 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.646      ;
; 0.521 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.645      ;
; 0.521 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.647      ;
; 0.525 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.649      ;
; 0.528 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.652      ;
; 0.569 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.695      ;
; 0.570 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.696      ;
; 0.570 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.696      ;
; 0.571 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.697      ;
; 0.572 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.698      ;
; 0.572 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.698      ;
; 0.573 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.697      ;
; 0.573 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.699      ;
; 0.573 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.699      ;
; 0.574 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.700      ;
; 0.575 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.701      ;
; 0.576 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.700      ;
; 0.579 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.703      ;
; 0.582 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.040      ; 0.706      ;
; 0.582 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.708      ;
; 0.583 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.042      ; 0.709      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.197 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.325      ;
; 0.217 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.343      ;
; 0.288 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.417      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.419      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.419      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.418      ;
; 0.291 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.419      ;
; 0.296 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.429      ;
; 0.303 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.431      ;
; 0.306 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.432      ;
; 0.310 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.436      ;
; 0.324 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.450      ;
; 0.329 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.455      ;
; 0.346 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 0.476      ;
; 0.359 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.487      ;
; 0.377 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.505      ;
; 0.377 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.505      ;
; 0.380 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.509      ;
; 0.383 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 0.513      ;
; 0.384 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.511      ;
; 0.398 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.525      ;
; 0.399 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 0.529      ;
; 0.409 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.536      ;
; 0.426 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.554      ;
; 0.426 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.554      ;
; 0.427 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.555      ;
; 0.429 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.558      ;
; 0.437 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.566      ;
; 0.439 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.567      ;
; 0.439 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.567      ;
; 0.439 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.567      ;
; 0.445 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.574      ;
; 0.447 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.448 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.577      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.576      ;
; 0.449 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.577      ;
; 0.450 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.579      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.580      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.580      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.579      ;
; 0.452 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.580      ;
; 0.452 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.580      ;
; 0.454 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.583      ;
; 0.454 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.583      ;
; 0.456 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.586      ;
; 0.457 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.586      ;
; 0.458 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.588      ;
; 0.460 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.588      ;
; 0.464 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.592      ;
; 0.465 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.594      ;
; 0.465 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.594      ;
; 0.465 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.593      ;
; 0.473 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.599      ;
; 0.478 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.606      ;
; 0.478 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.606      ;
; 0.484 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.612      ;
; 0.484 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.612      ;
; 0.485 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.613      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 15.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.801     ; 3.123      ;
; 15.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.801     ; 3.123      ;
; 15.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.801     ; 3.123      ;
; 15.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.801     ; 3.123      ;
; 15.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.801     ; 3.123      ;
; 15.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.801     ; 3.123      ;
; 15.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.801     ; 3.123      ;
; 15.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.801     ; 3.123      ;
; 15.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.801     ; 3.123      ;
; 15.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.801     ; 3.123      ;
; 15.013 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.801     ; 3.123      ;
; 15.115 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.804     ; 3.018      ;
; 15.115 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.804     ; 3.018      ;
; 15.115 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.804     ; 3.018      ;
; 15.115 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.804     ; 3.018      ;
; 15.115 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.804     ; 3.018      ;
; 15.115 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.804     ; 3.018      ;
; 15.115 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.804     ; 3.018      ;
; 15.115 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.804     ; 3.018      ;
; 15.115 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.804     ; 3.018      ;
; 15.115 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.804     ; 3.018      ;
; 15.269 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.823     ; 2.845      ;
; 15.269 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.823     ; 2.845      ;
; 15.269 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.823     ; 2.845      ;
; 15.269 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.823     ; 2.845      ;
; 15.269 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.823     ; 2.845      ;
; 15.269 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.823     ; 2.845      ;
; 15.269 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.823     ; 2.845      ;
; 15.269 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.823     ; 2.845      ;
; 15.269 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.823     ; 2.845      ;
; 15.269 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.823     ; 2.845      ;
; 15.408 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.826     ; 2.703      ;
; 15.408 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.826     ; 2.703      ;
; 15.408 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.826     ; 2.703      ;
; 15.408 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.826     ; 2.703      ;
; 15.408 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.826     ; 2.703      ;
; 15.408 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.826     ; 2.703      ;
; 15.408 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.826     ; 2.703      ;
; 15.408 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.826     ; 2.703      ;
; 15.408 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.826     ; 2.703      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 3.627 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.506     ; 2.305      ;
; 3.627 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.506     ; 2.305      ;
; 3.627 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.506     ; 2.305      ;
; 3.627 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.506     ; 2.305      ;
; 3.627 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.506     ; 2.305      ;
; 3.627 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.506     ; 2.305      ;
; 3.627 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.506     ; 2.305      ;
; 3.627 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.506     ; 2.305      ;
; 3.627 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.506     ; 2.305      ;
; 3.751 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.503     ; 2.432      ;
; 3.751 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.503     ; 2.432      ;
; 3.751 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.503     ; 2.432      ;
; 3.751 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.503     ; 2.432      ;
; 3.751 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.503     ; 2.432      ;
; 3.751 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.503     ; 2.432      ;
; 3.751 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.503     ; 2.432      ;
; 3.751 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.503     ; 2.432      ;
; 3.751 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.503     ; 2.432      ;
; 3.751 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.503     ; 2.432      ;
; 3.865 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.481     ; 2.568      ;
; 3.865 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.481     ; 2.568      ;
; 3.865 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.481     ; 2.568      ;
; 3.865 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.481     ; 2.568      ;
; 3.865 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.481     ; 2.568      ;
; 3.865 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.481     ; 2.568      ;
; 3.865 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.481     ; 2.568      ;
; 3.865 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.481     ; 2.568      ;
; 3.865 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.481     ; 2.568      ;
; 3.865 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.481     ; 2.568      ;
; 3.959 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.479     ; 2.664      ;
; 3.959 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.479     ; 2.664      ;
; 3.959 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.479     ; 2.664      ;
; 3.959 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.479     ; 2.664      ;
; 3.959 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.479     ; 2.664      ;
; 3.959 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.479     ; 2.664      ;
; 3.959 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.479     ; 2.664      ;
; 3.959 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.479     ; 2.664      ;
; 3.959 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.479     ; 2.664      ;
; 3.959 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.479     ; 2.664      ;
; 3.959 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.479     ; 2.664      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 196.900 ns




+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 7.391  ; 0.154 ; 10.925   ; 3.627   ; 9.267               ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 21.730 ; 0.154 ; N/A      ; N/A     ; 49.699              ;
;  inclock                                         ; 15.837 ; 0.188 ; N/A      ; N/A     ; 9.267               ;
;  p1|altpll_component|pll|clk[2]                  ; 7.391  ; 0.197 ; 10.925   ; 3.627   ; 19.713              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inclock                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  p1|altpll_component|pll|clk[2]                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_en        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_on        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; resetn                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; inclock                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clock               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 134200066 ; 992      ; 8241520  ; 0        ;
; inclock                                         ; inclock                                         ; 630       ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2]                  ; p1|altpll_component|pll|clk[2]                  ; 190       ; 777      ; 5702     ; 347      ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                 ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 134200066 ; 992      ; 8241520  ; 0        ;
; inclock                                         ; inclock                                         ; 630       ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2]                  ; p1|altpll_component|pll|clk[2]                  ; 190       ; 777      ; 5702     ; 347      ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; inclock    ; p1|altpll_component|pll|clk[2] ; 19       ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; inclock    ; p1|altpll_component|pll|clk[2] ; 19       ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 1366  ; 1366 ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inclock                                         ; inclock                                         ; Base      ; Constrained ;
; p1|altpll_component|pll|clk[2]                  ; p1|altpll_component|pll|clk[2]                  ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 02 20:36:40 2022
Info: Command: quartus_sta cpu5502016fa -c skeleton
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclock inclock
    Info (332110): create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[2]} {p1|altpll_component|pll|clk[2]}
    Info (332110): create_generated_clock -source {div|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {div|altpll_component|auto_generated|pll1|clk[0]} {div|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.391               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    15.837               0.000 inclock 
    Info (332119):    21.730               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.364               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.407               0.000 inclock 
    Info (332119):     0.444               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 10.925
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.925               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 7.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.149               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.684               0.000 inclock 
    Info (332119):    19.716               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    49.699               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 193.746 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.389               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    16.259               0.000 inclock 
    Info (332119):    24.116               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.364               0.000 inclock 
    Info (332119):     0.400               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 11.712
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.712               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 6.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.332               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.691               0.000 inclock 
    Info (332119):    19.713               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    49.702               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 194.326 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.522
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.522               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    17.912               0.000 inclock 
    Info (332119):    35.711               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.188               0.000 inclock 
    Info (332119):     0.197               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 15.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.013               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 3.627
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.627               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.267               0.000 inclock 
    Info (332119):    19.752               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    49.760               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 196.900 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5055 megabytes
    Info: Processing ended: Fri Dec 02 20:36:45 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:07


