# Traffic-Controller-Design-Verification
FSM-based Traffic Light Controller designed in Verilog and implemented on Basys 3 (Artix-7) FPGA. Features RTL design with parameterized state durations, testbench with automated checks, Vivado simulation, and verified hardware deployment for real-time validation.
