{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769671746947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769671746947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 29 15:29:06 2026 " "Processing started: Thu Jan 29 15:29:06 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769671746947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1769671746947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc infrared_rec -c infrared_rec " "Command: quartus_drc infrared_rec -c infrared_rec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1769671746947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1769671747285 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "infrared_rec.sdc " "Synopsys Design Constraints File file not found: 'infrared_rec.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1769671747335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1769671747336 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1769671747339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1769671747339 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 5 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 5 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "../rtl/top_infrared_rec_v2.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/top_infrared_rec_v2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747363 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]~67 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]~67\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747363 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]~66 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]~66\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747363 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|low_cnt\[21\]~72 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|low_cnt\[21\]~72\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 100 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747363 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]~98 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]~98\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747363 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1769671747363 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "../rtl/top_infrared_rec_v2.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/top_infrared_rec_v2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|low_cnt\[21\]~72 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|low_cnt\[21\]~72\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 100 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]~98 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]~98\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]~66 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]~66\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]~67 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]~67\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " digi_tube_drv:u_digi_tube_drv\|bit_sel\[2\]~1 " "Node  \"digi_tube_drv:u_digi_tube_drv\|bit_sel\[2\]~1\"" {  } { { "../rtl/digi_tube_drv.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/digi_tube_drv.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|always5~0 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|always5~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|data_out\[12\]~1 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|data_out\[12\]~1\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|bit_cnt\[4\] " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|bit_cnt\[4\]\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|bit_cnt\[2\] " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|bit_cnt\[2\]\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|bit_cnt\[1\] " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|bit_cnt\[1\]\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|bit_cnt\[0\] " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|bit_cnt\[0\]\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " digi_tube_drv:u_digi_tube_drv\|Mux3~3 " "Node  \"digi_tube_drv:u_digi_tube_drv\|Mux3~3\"" {  } { { "../rtl/digi_tube_drv.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/digi_tube_drv.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " digi_tube_drv:u_digi_tube_drv\|Mux1~1 " "Node  \"digi_tube_drv:u_digi_tube_drv\|Mux1~1\"" {  } { { "../rtl/digi_tube_drv.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/digi_tube_drv.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " digi_tube_drv:u_digi_tube_drv\|Mux2~1 " "Node  \"digi_tube_drv:u_digi_tube_drv\|Mux2~1\"" {  } { { "../rtl/digi_tube_drv.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/digi_tube_drv.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " digi_tube_drv:u_digi_tube_drv\|Mux0~1 " "Node  \"digi_tube_drv:u_digi_tube_drv\|Mux0~1\"" {  } { { "../rtl/digi_tube_drv.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/digi_tube_drv.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|bit_cnt\[0\]~18 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|bit_cnt\[0\]~18\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[13\] " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[13\]\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[6\] " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[6\]\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|Decoder0~3 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|Decoder0~3\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " digi_tube_drv:u_digi_tube_drv\|Mux3~1 " "Node  \"digi_tube_drv:u_digi_tube_drv\|Mux3~1\"" {  } { { "../rtl/digi_tube_drv.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/digi_tube_drv.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|ir_in_reg1 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|ir_in_reg1\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[15\] " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[15\]\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " digi_tube_drv:u_digi_tube_drv\|Mux3~0 " "Node  \"digi_tube_drv:u_digi_tube_drv\|Mux3~0\"" {  } { { "../rtl/digi_tube_drv.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/digi_tube_drv.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\] " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[16\]\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|bit_cnt\[0\]~19 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|bit_cnt\[0\]~19\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[5\] " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[5\]\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[4\] " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[4\]\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[14\] " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|high_cnt\[14\]\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_NODES_INFO" " infrared_rec_v3:u_infrared_rec_v3\|ir_in_reg2 " "Node  \"infrared_rec_v3:u_infrared_rec_v3\|ir_in_reg2\"" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Software/FPGA/FPGA_Project/infrared_rec/prj/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1769671747364 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1769671747364 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1769671747364 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "55 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 55 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1769671747365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769671747398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 29 15:29:07 2026 " "Processing ended: Thu Jan 29 15:29:07 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769671747398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769671747398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769671747398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1769671747398 ""}
