INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sources_1/new/SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/Implementation/Board_Implementation.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
