<profile>

<section name = "Vivado HLS Report for 'Loop_4_proc'" level="0">
<item name = "Date">Tue Mar 17 20:00:05 2020
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">sharpen</item>
<item name = "Solution">hls_target</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.60, 6.31, 0.70</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8, 8, 8, 8, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">6, 6, 4, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 123, 104</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 120</column>
<column name="Register">-, -, 131, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="hw_output_V_value_V">+, 0, 29, 13, 8, 8</column>
<column name="indvar_flatten_next_fu_133_p2">+, 0, 14, 9, 3, 1</column>
<column name="p_hw_output_x_scan_1_fu_179_p2">+, 0, 11, 8, 1, 2</column>
<column name="p_hw_output_y_scan_2_fu_165_p2">+, 0, 11, 8, 1, 2</column>
<column name="p_439_fu_214_p2">-, 0, 29, 13, 8, 8</column>
<column name="p_443_fu_208_p2">-, 0, 29, 13, 8, 8</column>
<column name="ap_block_pp0_stage0_flag00001001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="tmp_last_V_fu_245_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond6_fu_139_p2">icmp, 0, 0, 1, 2, 3</column>
<column name="exitcond_flatten_fu_127_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="p_442_fu_251_p2">icmp, 0, 0, 2, 4, 1</column>
<column name="p_444_fu_256_p2">icmp, 0, 0, 2, 4, 1</column>
<column name="tmp_1_fu_159_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_3_mid1_fu_153_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_s_fu_240_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="ap_block_pp0_stage0_flag00011001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="p_447_fu_290_p3">select, 0, 0, 6, 1, 6</column>
<column name="p_hw_output_x_scan_s_fu_145_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_hw_output_y_scan_s_fu_171_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_15_fu_279_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_3_mid2_fu_185_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_hw_output_V_value_V_ap_ack">9, 2, 1, 2</column>
<column name="hw_output_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="hw_output_V_value_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_94">9, 2, 3, 6</column>
<column name="p_delayed_input_stencil_stream_V_value_V_blk_n">9, 2, 1, 2</column>
<column name="p_hw_output_x_scan_2_reg_116">9, 2, 2, 4</column>
<column name="p_hw_output_y_scan_1_reg_105">9, 2, 2, 4</column>
<column name="p_mul_stencil_stream_V_value_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_hw_output_V_last_V_ap_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_hw_output_V_value_V_ap_ack">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_p_435_reg_346">8, 0, 8, 0</column>
<column name="ap_reg_pp0_iter2_p_439_reg_351">8, 0, 8, 0</column>
<column name="ap_reg_pp0_iter2_tmp_last_V_reg_367">1, 0, 1, 0</column>
<column name="exitcond6_reg_316">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_307">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_94">3, 0, 3, 0</column>
<column name="p_435_reg_346">8, 0, 8, 0</column>
<column name="p_439_reg_351">8, 0, 8, 0</column>
<column name="p_442_reg_372">1, 0, 1, 0</column>
<column name="p_444_reg_377">1, 0, 1, 0</column>
<column name="p_hw_output_x_scan_2_reg_116">2, 0, 2, 0</column>
<column name="p_hw_output_x_scan_s_reg_321">2, 0, 2, 0</column>
<column name="p_hw_output_y_scan_1_reg_105">2, 0, 2, 0</column>
<column name="tmp_12_reg_357">4, 0, 4, 0</column>
<column name="tmp_13_reg_362">4, 0, 4, 0</column>
<column name="tmp_1_reg_331">1, 0, 1, 0</column>
<column name="tmp_3_mid1_reg_326">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_367">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_307">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_4_proc, return value</column>
<column name="hw_output_V_value_V">out, 8, ap_hs, hw_output_V_value_V, pointer</column>
<column name="hw_output_V_value_V_ap_vld">out, 1, ap_hs, hw_output_V_value_V, pointer</column>
<column name="hw_output_V_value_V_ap_ack">in, 1, ap_hs, hw_output_V_value_V, pointer</column>
<column name="hw_output_V_last_V">out, 1, ap_hs, hw_output_V_last_V, pointer</column>
<column name="hw_output_V_last_V_ap_vld">out, 1, ap_hs, hw_output_V_last_V, pointer</column>
<column name="hw_output_V_last_V_ap_ack">in, 1, ap_hs, hw_output_V_last_V, pointer</column>
<column name="p_mul_stencil_stream_V_value_V_dout">in, 32, ap_fifo, p_mul_stencil_stream_V_value_V, pointer</column>
<column name="p_mul_stencil_stream_V_value_V_empty_n">in, 1, ap_fifo, p_mul_stencil_stream_V_value_V, pointer</column>
<column name="p_mul_stencil_stream_V_value_V_read">out, 1, ap_fifo, p_mul_stencil_stream_V_value_V, pointer</column>
<column name="p_delayed_input_stencil_stream_V_value_V_dout">in, 32, ap_fifo, p_delayed_input_stencil_stream_V_value_V, pointer</column>
<column name="p_delayed_input_stencil_stream_V_value_V_empty_n">in, 1, ap_fifo, p_delayed_input_stencil_stream_V_value_V, pointer</column>
<column name="p_delayed_input_stencil_stream_V_value_V_read">out, 1, ap_fifo, p_delayed_input_stencil_stream_V_value_V, pointer</column>
</table>
</item>
</section>
</profile>
