
*** Running vivado
    with args -log EdXel_v1_1.vds -m64 -mode batch -messageDb vivado.pb -source EdXel_v1_1.tcl


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source EdXel_v1_1.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.cache/wt [current_project]
# set_property parent.project_path /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_repo_paths /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1 [current_project]
# read_verilog -library xil_defaultlib {
#   /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.srcs/sources_1/new/DummyEPU.v
#   /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/hdl/EdXel_v1_1_S00_AXI.v
#   /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/hdl/EdXel_v1_1.v
# }
# catch { write_hwdef -file EdXel_v1_1.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top EdXel_v1_1 -part xc7z010clg400-1
Command: synth_design -top EdXel_v1_1 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 892.328 ; gain = 143.293 ; free physical = 117831 ; free virtual = 183632
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'EdXel_v1_1' [/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/hdl/EdXel_v1_1.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter NUM_EPU bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'EdXel_v1_1_S00_AXI' [/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/hdl/EdXel_v1_1_S00_AXI.v:5]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter NUM_EPU bound to: 2 - type: integer 
	Parameter PL_VERSION bound to: 68157744 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DummyEPU' [/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.srcs/sources_1/new/DummyEPU.v:24]
INFO: [Synth 8-256] done synthesizing module 'DummyEPU' (1#1) [/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.srcs/sources_1/new/DummyEPU.v:24]
INFO: [Synth 8-256] done synthesizing module 'EdXel_v1_1_S00_AXI' (2#1) [/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/hdl/EdXel_v1_1_S00_AXI.v:5]
INFO: [Synth 8-256] done synthesizing module 'EdXel_v1_1' (3#1) [/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/hdl/EdXel_v1_1.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 953.812 ; gain = 204.777 ; free physical = 117769 ; free virtual = 183570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 953.812 ; gain = 204.777 ; free physical = 117769 ; free virtual = 183570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 961.570 ; gain = 212.535 ; free physical = 117769 ; free virtual = 183570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 993.598 ; gain = 244.562 ; free physical = 117737 ; free virtual = 183538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |EdXel_v1_1_S00_AXI__GB0 |           1|     44716|
|2     |muxpart__9              |           1|      8704|
|3     |EdXel_v1_1_S00_AXI__GB2 |           1|       578|
+------+------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 4     
	              256 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 7     
	  16 Input    512 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 14    
	   8 Input    256 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module EdXel_v1_1 
Detailed RTL Component Info : 
Module DummyEPU__1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module DummyEPU 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module EdXel_v1_1_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	              256 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 7     
	  16 Input    512 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 14    
	   8 Input    256 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3.1/data/./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.918 ; gain = 329.883 ; free physical = 117657 ; free virtual = 183458
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design EdXel_v1_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design EdXel_v1_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design EdXel_v1_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design EdXel_v1_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design EdXel_v1_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design EdXel_v1_1 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1117.926 ; gain = 368.891 ; free physical = 117613 ; free virtual = 183414
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1117.926 ; gain = 368.891 ; free physical = 117613 ; free virtual = 183414

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |EdXel_v1_1_S00_AXI__GB0 |           1|     99920|
|2     |muxpart__9              |           1|      8704|
|3     |EdXel_v1_1_S00_AXI__GB2 |           1|       592|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[511] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[510] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[509] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[508] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[507] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[506] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[505] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[504] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[503] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[502] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[501] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[500] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[499] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[498] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[497] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[496] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[495] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[494] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[493] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[492] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[491] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[490] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[489] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[488] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[487] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[486] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[485] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[484] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[483] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[482] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[481] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[480] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[479] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[478] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[477] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[476] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[475] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[474] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[473] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[472] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[471] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[470] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[469] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[468] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[467] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[466] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[465] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[464] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[463] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[462] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[461] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[460] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[459] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[458] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[457] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[456] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[455] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[454] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[453] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[452] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[451] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[450] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[449] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[448] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[447] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[446] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[445] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[444] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[443] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[442] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[441] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[440] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[439] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[438] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[437] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[436] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[435] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[434] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[433] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[432] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[431] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[430] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[429] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[428] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[427] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[426] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[425] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[424] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[423] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[422] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[421] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[420] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[419] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[418] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[417] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[416] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[415] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[414] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[413] ) is unused and will be removed from module DummyEPU__1.
WARNING: [Synth 8-3332] Sequential element (\iresult_reg[412] ) is unused and will be removed from module DummyEPU__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1273.426 ; gain = 524.391 ; free physical = 117462 ; free virtual = 183262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1273.426 ; gain = 524.391 ; free physical = 117462 ; free virtual = 183262
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1273.426 ; gain = 524.391 ; free physical = 117462 ; free virtual = 183262

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |EdXel_v1_1_S00_AXI__GB0 |           1|     27801|
|2     |muxpart__9              |           1|        63|
|3     |EdXel_v1_1_S00_AXI__GB2 |           1|       167|
+------+------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1273.426 ; gain = 524.391 ; free physical = 117462 ; free virtual = 183262
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1273.426 ; gain = 524.391 ; free physical = 117462 ; free virtual = 183262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |EdXel_v1_1_S00_AXI__GB0 |           1|     27801|
|2     |muxpart__9              |           1|        63|
|3     |EdXel_v1_1_S00_AXI__GB2 |           1|       167|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1273.426 ; gain = 524.391 ; free physical = 117453 ; free virtual = 183254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1273.426 ; gain = 524.391 ; free physical = 117453 ; free virtual = 183254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1273.426 ; gain = 524.391 ; free physical = 117453 ; free virtual = 183254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1273.426 ; gain = 524.391 ; free physical = 117453 ; free virtual = 183254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    44|
|3     |LUT1   |     1|
|4     |LUT2   |    47|
|5     |LUT3   |    15|
|6     |LUT4   |   241|
|7     |LUT5   |    73|
|8     |LUT6   |   750|
|9     |FDRE   |  1637|
|10    |FDSE   |     2|
|11    |IBUF   |    75|
|12    |OBUF   |   140|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-------------------+------+
|      |Instance                  |Module             |Cells |
+------+--------------------------+-------------------+------+
|1     |top                       |                   |  3026|
|2     |  EdXel_v1_1_S00_AXI_inst |EdXel_v1_1_S00_AXI |  2810|
|3     |    \genblk1[0].U         |DummyEPU           |   371|
|4     |    \genblk1[1].U         |DummyEPU_0         |   375|
+------+--------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1273.426 ; gain = 524.391 ; free physical = 117453 ; free virtual = 183254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 518 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1273.426 ; gain = 431.973 ; free physical = 117453 ; free virtual = 183254
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1273.426 ; gain = 524.391 ; free physical = 117453 ; free virtual = 183254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1273.445 ; gain = 431.992 ; free physical = 117453 ; free virtual = 183254
# write_checkpoint EdXel_v1_1.dcp
# catch { report_utilization -file EdXel_v1_1_utilization_synth.rpt -pb EdXel_v1_1_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1289.559 ; gain = 0.000 ; free physical = 117450 ; free virtual = 183251
INFO: [Common 17-206] Exiting Vivado at Sat Nov 15 12:33:04 2014...
