{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520596730259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520596730263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 12:58:50 2018 " "Processing started: Fri Mar 09 12:58:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520596730263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520596730263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V1_v1 -c V1_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off V1_v1 -c V1_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520596730263 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1520596730750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "behav.v 1 1 " "Found 1 design units, including 1 entities, in source file behav.v" { { "Info" "ISGN_ENTITY_NAME" "1 behav " "Found entity 1: behav" {  } { { "behav.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/behav.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520596747888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520596747888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "behav_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file behav_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 behav_tb " "Found entity 1: behav_tb" {  } { { "behav_tb.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/behav_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520596747890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520596747890 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/mux.v" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1520596747891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 2 2 " "Found 2 design units, including 2 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/mux.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520596747891 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_testbench " "Found entity 2: mux_testbench" {  } { { "mux.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/mux.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520596747891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520596747891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/decoder3to8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520596747892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520596747892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8_tb " "Found entity 1: decoder3to8_tb" {  } { { "decoder3to8_tb.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/decoder3to8_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520596747894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520596747894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp8.v 1 1 " "Found 1 design units, including 1 entities, in source file comp8.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp8 " "Found entity 1: comp8" {  } { { "comp8.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/comp8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520596747895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520596747895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp8_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file comp8_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp8_tb " "Found entity 1: comp8_tb" {  } { { "comp8_tb.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/comp8_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520596747896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520596747896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/flipflop.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520596747898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520596747898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DFF " "Found entity 1: tb_DFF" {  } { { "tb_DFF.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/tb_DFF.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520596747899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520596747899 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ncd behav.v(34) " "Verilog HDL Implicit Net warning at behav.v(34): created implicit net for \"ncd\"" {  } { { "behav.v" "" { Text "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/behav.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520596747900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder3to8 " "Elaborating entity \"decoder3to8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520596747936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1520596748596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520596749031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520596749031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520596749100 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520596749100 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520596749100 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520596749100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520596749113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 12:59:09 2018 " "Processing ended: Fri Mar 09 12:59:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520596749113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520596749113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520596749113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520596749113 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/flipflop.v " "Source file: C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/flipflop.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1520597028099 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Analysis & Synthesis" 0 -1 1520597028099 ""}
