// Seed: 3639474879
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input wand id_2,
    input uwire id_3,
    input wand id_4
    , id_6
);
  assign id_0 = 1'b0;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    output wire id_2,
    input wire id_3,
    output logic id_4,
    output wire id_5,
    output wand id_6,
    input tri0 id_7,
    output wor id_8,
    output tri id_9,
    input tri0 id_10,
    input wire id_11,
    input wand id_12,
    output wor id_13,
    input wor id_14,
    output supply0 id_15,
    input supply1 id_16,
    output wand id_17
);
  always_comb begin : LABEL_0
    id_4 <= id_16;
  end
  wire id_19;
  ;
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_11,
      id_0,
      id_10
  );
  wire id_21;
endmodule
