{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562479634786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562479634786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 03:07:14 2019 " "Processing started: Sun Jul 07 03:07:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562479634786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562479634786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interfaceCC -c interfaceCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off interfaceCC -c interfaceCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562479634787 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562479635478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacecc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacecc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceCC-trabalho " "Found design unit 1: interfaceCC-trabalho" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562479636072 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceCC " "Found entity 1: interfaceCC" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562479636072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562479636072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interfaceCC " "Elaborating entity \"interfaceCC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562479636122 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "displayUnidade interfaceCC.vhd(19) " "VHDL Process Statement warning at interfaceCC.vhd(19): inferring latch(es) for signal or variable \"displayUnidade\", which holds its previous value in one or more paths through the process" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1562479636130 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[0\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[0\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479636136 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[1\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[1\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479636137 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[2\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[2\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479636138 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[3\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[3\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479636139 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[4\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[4\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479636140 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[5\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[5\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479636141 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[6\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[6\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479636142 "|interfaceCC"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[0\]\$latch " "Latch displayUnidade\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479636784 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479636784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[1\]\$latch " "Latch displayUnidade\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479636784 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479636784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[2\]\$latch " "Latch displayUnidade\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479636784 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479636784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[3\]\$latch " "Latch displayUnidade\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479636785 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479636785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[4\]\$latch " "Latch displayUnidade\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479636785 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479636785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[5\]\$latch " "Latch displayUnidade\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479636785 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479636785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[6\]\$latch " "Latch displayUnidade\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479636785 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479636785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562479637402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562479637402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562479637510 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562479637510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562479637510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562479637510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562479637601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 03:07:17 2019 " "Processing ended: Sun Jul 07 03:07:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562479637601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562479637601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562479637601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562479637601 ""}
