static int T_1 F_1 ( char * V_1 )\r\n{\r\nchar * V_2 ;\r\nV_2 = F_2 ( V_1 ) ;\r\nif ( strcmp ( V_2 , L_1 ) == 0 || strcmp ( V_2 , L_2 ) == 0 ) {\r\nV_3 = 1 ;\r\nreturn 1 ;\r\n}\r\nV_3 = 0 ;\r\nif ( strcmp ( V_2 , L_3 ) == 0 || strcmp ( V_2 , L_4 ) == 0 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_3 ( void )\r\n{\r\nregister unsigned long T_2 V_4 ( L_5 ) = 0 ;\r\nregister int T_3 V_4 ( L_6 ) = - V_5 ;\r\nif ( ! V_3 )\r\nreturn;\r\nif ( V_6 || V_7 . type == V_8 ) {\r\nV_3 = 0 ;\r\nreturn;\r\n}\r\nasm volatile(\r\n" .insn rrf,0xb9ab0000,%1,%1,0,0\n"\r\n"0: la %0,0\n"\r\n"1:\n"\r\nEX_TABLE(0b,1b)\r\n: "+&d" (rc), "+&d" (tmp));\r\nif ( T_3 )\r\nV_3 = 0 ;\r\n}\r\nstatic inline void F_4 ( struct V_9 * V_9 , int V_10 )\r\n{\r\nint V_11 , T_3 ;\r\nfor ( V_11 = 0 ; V_11 < ( 1 << V_10 ) ; V_11 ++ )\r\nasm volatile(".insn rrf,0xb9ab0000,%0,%1,%2,0"\r\n: "=&d" (rc)\r\n: "a" (page_to_phys(page + i)),\r\n"i" (ESSA_SET_UNUSED));\r\n}\r\nvoid F_5 ( struct V_9 * V_9 , int V_10 )\r\n{\r\nif ( ! V_3 )\r\nreturn;\r\nF_4 ( V_9 , V_10 ) ;\r\n}\r\nstatic inline void F_6 ( struct V_9 * V_9 , int V_10 )\r\n{\r\nint V_11 , T_3 ;\r\nfor ( V_11 = 0 ; V_11 < ( 1 << V_10 ) ; V_11 ++ )\r\nasm volatile(".insn rrf,0xb9ab0000,%0,%1,%2,0"\r\n: "=&d" (rc)\r\n: "a" (page_to_phys(page + i)),\r\n"i" (ESSA_SET_STABLE));\r\n}\r\nvoid F_7 ( struct V_9 * V_9 , int V_10 )\r\n{\r\nif ( ! V_3 )\r\nreturn;\r\nF_6 ( V_9 , V_10 ) ;\r\n}\r\nvoid F_8 ( int V_12 )\r\n{\r\nunsigned long V_13 , V_10 , V_14 ;\r\nstruct V_15 * V_16 ;\r\nstruct V_9 * V_9 ;\r\nstruct V_17 * V_17 ;\r\nif ( ! V_3 )\r\nreturn;\r\nif ( V_12 )\r\nF_9 ( NULL ) ;\r\nF_10 (zone) {\r\nF_11 ( & V_17 -> V_18 , V_13 ) ;\r\nF_12 (order, t) {\r\nF_13 (l, &zone->free_area[order].free_list[t]) {\r\nV_9 = F_14 ( V_16 , struct V_9 , V_19 ) ;\r\nif ( V_12 )\r\nF_6 ( V_9 , V_10 ) ;\r\nelse\r\nF_4 ( V_9 , V_10 ) ;\r\n}\r\n}\r\nF_15 ( & V_17 -> V_18 , V_13 ) ;\r\n}\r\n}
