module fsm_module ( 
  input clk,
  input reset,
  input start,
  output reg red,
  output reg green,
  output reg yellow
);

  parameter RED = 2'b00;
  parameter GREEN = 2'b01;
  parameter YELLOW = 2'b10;
  parameter DEADLOCK_STATE = 2'b11;

  reg [1:0] current_state;
  reg [1:0] next_state;

  always @(posedge clk or posedge reset) begin
    if (reset) begin
      current_state <= RED;
    end else begin
      current_state <= next_state;
    end
  end

  always @(*) begin
    case (current_state)
      RED:
        begin
          if (start)
            next_state = GREEN;
          else
            next_state = DEADLOCK_STATE; // Step 2: Connect RED to DEADLOCK_STATE
          red    = 1;
          green  = 0;
          yellow = 0;
        end
      GREEN:
        begin
          next_state = YELLOW;
          red    = 0;
          green  = 1;
          yellow = 0;
        end
      YELLOW:
        begin
          next_state = RED;
          red    = 0;
          green  = 0;
          yellow = 1;
        end
      DEADLOCK_STATE: // Step 3: Add DEADLOCK_STATE with self-connecting loop
        begin
          next_state = DEADLOCK_STATE;
          red    = 0;
          green  = 0;
          yellow = 0;
        end
      default:
        begin
          next_state = GREEN;
          red    = 1;
          green  = 0;
          yellow = 0;
        end
    endcase
  end
endmodule