Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Sep 28 17:04:15 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Slave_SPI_control_sets_placed.rpt
| Design       : Slave_SPI
| Device       : xc7k70t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              13 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------+------------------+------------------+----------------+--------------+
|   Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+--------------------+------------------+------------------+----------------+--------------+
|  sclk_IBUF_BUFG | p_0_in[6]          | reset_IBUF       |                1 |              1 |         1.00 |
|  sclk_IBUF_BUFG | p_0_in[3]          | reset_IBUF       |                1 |              1 |         1.00 |
|  sclk_IBUF_BUFG | p_0_in[7]          | reset_IBUF       |                1 |              1 |         1.00 |
|  sclk_IBUF_BUFG | p_0_in[5]          | reset_IBUF       |                1 |              1 |         1.00 |
|  sclk_IBUF_BUFG | p_0_in[4]          | reset_IBUF       |                1 |              1 |         1.00 |
|  sclk_IBUF_BUFG | p_0_in[1]          | reset_IBUF       |                1 |              1 |         1.00 |
|  sclk_IBUF_BUFG | p_0_in[2]          | reset_IBUF       |                1 |              1 |         1.00 |
|  sclk_IBUF_BUFG | p_0_in[0]          | reset_IBUF       |                1 |              2 |         2.00 |
|  sclk_IBUF_BUFG | bit_cnt[2]_i_1_n_0 | reset_IBUF       |                1 |              4 |         4.00 |
+-----------------+--------------------+------------------+------------------+----------------+--------------+


