
---------- Begin Simulation Statistics ----------
final_tick                               1771847545000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  21029                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886652                       # Number of bytes of host memory used
host_op_rate                                    39638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   475.54                       # Real time elapsed on the host
host_tick_rate                               40427305                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019225                       # Number of seconds simulated
sim_ticks                                 19224686250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued           148848                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              148848                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 61724                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       248605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        501668                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3669498                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7593                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4019377                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3143061                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3669498                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       526437                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5013054                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493187                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1674                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14265632                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14326118                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7644                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545512                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     32492200                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     34202975                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.551098                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.799209                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     30189424     88.27%     88.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       794718      2.32%     90.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       393603      1.15%     91.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       563747      1.65%     93.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       446078      1.30%     94.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       195760      0.57%     95.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        70108      0.20%     95.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4025      0.01%     95.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545512      4.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     34202975                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.844934                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.844934                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      25070929                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64665126                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3620223                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8556851                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389575                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        782997                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12259061                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2076                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10591402                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5013054                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6290447                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              31474512                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         44830                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35366927                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          480                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          779150                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.130381                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6555966                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3636248                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.919832                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     38420584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.987082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.157957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         25886308     67.38%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           681867      1.77%     69.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           730816      1.90%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           990156      2.58%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1228278      3.20%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           780153      2.03%     78.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           910247      2.37%     81.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           746543      1.94%     83.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6466216     16.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     38420584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16023260                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12162068                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9981                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3467753                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.474092                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23017870                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10591402                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         5553603                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12507354                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          199                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13753368                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     60876186                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12426468                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       502736                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56677899                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          15800                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1380851                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389575                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1269376                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29198                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       256461                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9165001                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11803067                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3461                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          41526580                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52338120                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.724763                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30096949                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.361222                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55792442                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         75681974                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26193041                       # number of integer regfile writes
system.switch_cpus.ipc                       0.260082                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.260082                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3300472      5.77%      5.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27415890     47.95%     53.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.19%     53.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.12%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216768      0.38%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2974      0.01%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.67%     57.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.49%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3525614      6.17%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730881      6.52%     72.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9092346     15.90%     88.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6861835     12.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57180640                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22608074                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43040476                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19294667                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38268991                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3069401                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053679                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          185797      6.05%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      6.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         183718      5.99%     12.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        468969     15.28%     27.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1629399     53.09%     80.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       600759     19.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34341495                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    112868426                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33043453                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64634451                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60589891                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57180640                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286295                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42026926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        57642                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262443                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     17433931                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     38420584                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.488281                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.470501                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     25912147     67.44%     67.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1206504      3.14%     70.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1627118      4.24%     74.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1172033      3.05%     77.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2002737      5.21%     83.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1843028      4.80%     87.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2170289      5.65%     93.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       937845      2.44%     95.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1548883      4.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     38420584                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.487168                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6290529                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        15139                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3403342                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12507354                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13753368                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        30771871                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 38449352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         6921456                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         129493                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4029208                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         255301                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2660                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155341916                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62273973                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56525888                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8794928                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       18015604                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389575                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      18285408                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36153608                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18832036                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86072916                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5272692                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             79037643                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           106900566                       # The number of ROB writes
system.switch_cpus.timesIdled                     414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          718                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506140                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            718                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             153923                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       123899                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124706                       # Transaction distribution
system.membus.trans_dist::ReadExReq             99140                       # Transaction distribution
system.membus.trans_dist::ReadExResp            99140                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        153923                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       754731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       754731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 754731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24125568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24125568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24125568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            253063                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  253063    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              253063                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1024690939                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1311496497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  19224686250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       249443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          612                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          251351                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           115969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           970                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126850                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24314688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          364996                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7929536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           618757                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034045                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 618039     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    718      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             618757                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379224000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379183500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1452000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          573                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        75067                       # number of demand (read+write) hits
system.l2.demand_hits::total                    75640                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          573                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        75067                       # number of overall hits
system.l2.overall_hits::total                   75640                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          395                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       177722                       # number of demand (read+write) misses
system.l2.demand_misses::total                 178121                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          395                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       177722                       # number of overall misses
system.l2.overall_misses::total                178121                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     34142500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  15388841500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15422984000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     34142500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15388841500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15422984000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253761                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253761                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.703045                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.701924                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.703045                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.701924                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86436.708861                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86589.400862                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86587.117746                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86436.708861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86589.400862                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86587.117746                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       132                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              123899                       # number of writebacks
system.l2.writebacks::total                    123899                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       177722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            178117                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        74942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       177722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           253059                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     30192500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13611621500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13641814000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   5168202622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     30192500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13611621500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18810016622                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.703045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.701908                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.703045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997234                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76436.708861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76589.400862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76589.062246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68962.699448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76436.708861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76589.400862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74330.557783                       # average overall mshr miss latency
system.l2.replacements                         249027                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          612                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          296                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           296                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        74942                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          74942                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   5168202622                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5168202622                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68962.699448                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68962.699448                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        26801                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26801                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        99140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               99140                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7919123500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7919123500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.787194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.787194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79878.187412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79878.187412                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        99140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          99140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6927723500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6927723500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.787194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.787194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69878.187412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69878.187412                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     34142500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34142500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.409278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86436.708861                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86001.259446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     30192500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30192500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.407216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76436.708861                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76436.708861                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        48266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             48266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        78582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           78584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7469718000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7469718000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.619497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.619503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95056.348782                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95053.929553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        78582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        78582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6683898000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6683898000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.619497                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.619488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 85056.348782                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85056.348782                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4042.110943                       # Cycle average of tags in use
system.l2.tags.total_refs                      572449                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    249027                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.298743                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.905939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.047858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.038264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1228.525893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     5.136646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2807.456342                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.299933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.685414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986843                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1174                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2922                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          790                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          863                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1967                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.286621                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.713379                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2277683                       # Number of tag accesses
system.l2.tags.data_accesses                  2277683                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      4796288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11374208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16196032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7929536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7929536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        74942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       177722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              253063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       123899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              6658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              6658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    249485892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1314976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    591645962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             842460147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         6658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1314976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1321634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      412466341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            412466341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      412466341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             6658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             6658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    249485892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1314976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    591645962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1254926488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    123899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     74942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    177722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000145942750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7152                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7153                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              600345                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             117059                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      253059                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123899                       # Number of write requests accepted
system.mem_ctrls.readBursts                    253059                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123899                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7606                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4439577915                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1265295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9184434165                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17543.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36293.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   227275                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  112109                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                253059                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123899                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    642.351688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   457.712513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.293706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2980      7.93%      7.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7759     20.66%     28.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2388      6.36%     34.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1760      4.69%     39.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1611      4.29%     43.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1620      4.31%     48.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1612      4.29%     52.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1712      4.56%     57.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16114     42.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37556                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.378023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.187697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.135319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7136     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            9      0.13%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7153                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.318932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.266572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.366822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3328     46.53%     46.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               55      0.77%     47.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2311     32.31%     79.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1261     17.63%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              101      1.41%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               46      0.64%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.45%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.11%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7152                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16195776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7928384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16195776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7929536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       842.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       412.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    842.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    412.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19224546500                       # Total gap between requests
system.mem_ctrls.avgGap                      50999.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      4796288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11374208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7928384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 249485892.129969090223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1314975.946616553934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 591645962.492625832558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 412406418.336215972900                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        74942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       177722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123899                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   2848014304                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13944750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6322475111                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 452808194750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     38002.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35303.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35575.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3654655.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            132918240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70647720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898647540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          321186600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1517546160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6574910100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1845487200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11361343560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.976800                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4671960001                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    641940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13910776249                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            135231600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             71873505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           908193720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          325446120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1517546160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6600930600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1823574720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11382796425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.092702                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4613365501                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    641940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13969370749                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    19224676250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6289365                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6289375                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6289365                       # number of overall hits
system.cpu.icache.overall_hits::total         6289375                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1082                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1084                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1082                       # number of overall misses
system.cpu.icache.overall_misses::total          1084                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     47738000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47738000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     47738000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47738000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6290447                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6290459                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6290447                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6290459                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000172                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000172                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 44120.147874                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44038.745387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 44120.147874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44038.745387                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          612                       # number of writebacks
system.cpu.icache.writebacks::total               612                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          114                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41638000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41638000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 43014.462810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43014.462810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 43014.462810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43014.462810                       # average overall mshr miss latency
system.cpu.icache.replacements                    612                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6289365                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6289375                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1082                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1084                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     47738000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47738000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6290447                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6290459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 44120.147874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44038.745387                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41638000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41638000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 43014.462810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43014.462810                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.349839                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486677                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            795.223856                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002016                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.347823                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.006539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.006543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12581888                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12581888                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11766954                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11766955                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13232233                       # number of overall hits
system.cpu.dcache.overall_hits::total        13232234                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       597930                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         597932                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       667291                       # number of overall misses
system.cpu.dcache.overall_misses::total        667293                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  30469718853                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30469718853                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  30469718853                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30469718853                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12364884                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12364887                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13899524                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13899527                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.048357                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048357                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.048008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048008                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 50958.672174                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50958.501724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 45661.815989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45661.679132                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1613731                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       438741                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24993                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            4222                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.567319                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   103.917811                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       392900                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       392900                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       392900                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       392900                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252790                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252790                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11933268353                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11933268353                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16574780353                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16574780353                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018187                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018187                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58202.547691                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58202.547691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65567.389347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65567.389347                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251767                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9942605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9942606                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       471988                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        471990                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  21953875000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21953875000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10414593                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10414596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.045320                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045320                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 46513.629584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46513.432488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       392900                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       392900                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79088                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79088                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   3543365500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3543365500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 44802.820908                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44802.820908                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824349                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824349                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8515843853                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8515843853                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 67617.187698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67617.187698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8389902853                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8389902853                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 66617.195638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66617.195638                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1465279                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1465279                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        69361                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        69361                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1534640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1534640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.045197                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.045197                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47760                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47760                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4641512000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4641512000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031121                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031121                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 97184.087102                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97184.087102                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1771847545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            11.078000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12319346                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251767                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.931536                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002039                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    11.075961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.010816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.010818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          890                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28051845                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28051845                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1798165323000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55600                       # Simulator instruction rate (inst/s)
host_mem_usage                                 911368                       # Number of bytes of host memory used
host_op_rate                                   118393                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   719.43                       # Real time elapsed on the host
host_tick_rate                               36581591                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000008                       # Number of instructions simulated
sim_ops                                      85175110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026318                       # Number of seconds simulated
sim_ticks                                 26317778000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued           169615                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              169617                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 33527                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       401546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        803248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1370351                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18264                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1397183                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1131397                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1370351                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       238954                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1621987                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          117727                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6940                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5354908                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5128259                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18593                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4583935                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8586086                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325899                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     51346338                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.291736                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.543591                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     37141521     72.34%     72.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2410540      4.69%     77.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2321058      4.52%     81.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1091512      2.13%     83.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1630913      3.18%     86.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       727793      1.42%     88.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       908852      1.77%     90.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       530214      1.03%     91.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4583935      8.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     51346338                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045065                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951063                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173192                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575714     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113154     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325899                       # Class of committed instruction
system.switch_cpus.commit.refs               28017699                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325899                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.754519                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.754519                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      38955844                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78372751                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2737891                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8633673                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         113711                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2028002                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23486852                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5566                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8991191                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2891                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1621987                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4230440                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              47945401                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9302                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37176021                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          340                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2189                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          227422                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.030815                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4407437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1249124                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.706291                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     52469121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.556462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.982092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         39873039     75.99%     75.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           428197      0.82%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           754165      1.44%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           933390      1.78%     80.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           821275      1.57%     81.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           568534      1.08%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           777911      1.48%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           366625      0.70%     84.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7945985     15.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     52469121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99732267                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53955872                       # number of floating regfile writes
system.switch_cpus.idleCycles                  166435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        26608                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1203677                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.450236                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32879743                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8991186                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2014751                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23555561                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          105                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          666                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9810243                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77196274                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23888557                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       154008                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76333995                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          12527                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9981721                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         113711                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9980851                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        80108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1566162                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          156                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          895                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2382361                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2965729                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          895                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15296                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88112793                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              74895485                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622263                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54829302                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.422907                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75744696                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         75965889                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10781329                       # number of integer regfile writes
system.switch_cpus.ipc                       0.569957                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.569957                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       820387      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16687973     21.82%     22.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14788      0.02%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           397      0.00%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       288553      0.38%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          968      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139638      0.18%     23.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6122      0.01%     23.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74371      0.10%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          108      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576284     19.06%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           24      0.00%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663359     13.94%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2886945      3.77%     60.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1008721      1.32%     62.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21047913     27.52%     89.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7985047     10.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76488001                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65412980                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127867060                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61907981                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66637848                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3436515                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044929                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           66907      1.95%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            742      0.02%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             33      0.00%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           389      0.01%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       325797      9.48%     11.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       706246     20.55%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         262526      7.64%     39.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        134231      3.91%     43.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1666957     48.51%     92.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       272687      7.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13691149                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     81033272                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     12987504                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21429680                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77125101                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76488001                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71173                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10870386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        18692                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65226                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4902984                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     52469121                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.457772                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.395738                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     34436913     65.63%     65.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2676546      5.10%     70.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2330748      4.44%     75.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1927366      3.67%     78.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2887480      5.50%     84.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2410045      4.59%     88.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2570264      4.90%     93.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1491940      2.84%     96.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1737819      3.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     52469121                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.453162                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4230800                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   474                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        71533                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       985997                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23555561                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9810243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        35933649                       # number of misc regfile reads
system.switch_cpus.numCycles                 52635556                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13194061                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448336                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         375710                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3675773                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6021767                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        177560                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221428201                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77680728                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71178139                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9662387                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       19081844                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         113711                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      25822714                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9729841                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100565785                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78302535                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          475                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           48                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12553846                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           52                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            120445524                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           150947231                       # The number of ROB writes
system.switch_cpus.timesIdled                    1944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5835                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887037                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5835                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  26317778000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             295755                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       160248                       # Transaction distribution
system.membus.trans_dist::CleanEvict           241294                       # Transaction distribution
system.membus.trans_dist::ReadExReq            105951                       # Transaction distribution
system.membus.trans_dist::ReadExResp           105951                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        295755                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1204954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1204954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1204954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35965056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35965056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35965056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            401706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  401706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              401706                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1498758794                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2127966368                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26317778000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26317778000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  26317778000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26317778000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280720                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       335774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3470                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          509510                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           233861                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162876                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162876                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3627                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277093                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1319911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       454080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     39391680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39845760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          639178                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10256000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1082774                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005402                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.073299                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1076925     99.46%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5849      0.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1082774                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          622514500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         659954500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5440500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  26317778000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1527                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       173964                       # number of demand (read+write) hits
system.l2.demand_hits::total                   175491                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1527                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       173964                       # number of overall hits
system.l2.overall_hits::total                  175491                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2098                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       266005                       # number of demand (read+write) misses
system.l2.demand_misses::total                 268103                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2098                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       266005                       # number of overall misses
system.l2.overall_misses::total                268103                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    177652000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  25852059000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26029711000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    177652000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  25852059000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26029711000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3625                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       439969                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443594                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3625                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       439969                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443594                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.578759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.604599                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.604388                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.578759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.604599                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.604388                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84676.835081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97186.364918                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97088.473460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84676.835081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97186.364918                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97088.473460                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1036                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              160248                       # number of writebacks
system.l2.writebacks::total                    160248                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         2318                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2318                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         2318                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2318                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         2098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       263687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            265785                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       135921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       263687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           401706                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    156672000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23086475000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23243147000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  11110378613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    156672000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23086475000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34353525613                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.578759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.599331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.599163                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.578759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.599331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.905571                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74676.835081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87552.571799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87450.935907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81741.442551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74676.835081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87552.571799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85519.075177                       # average overall mshr miss latency
system.l2.replacements                         405315                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       175526                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           175526                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       175526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       175526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3463                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3463                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3463                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3463                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2060                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2060                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       135921                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         135921                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  11110378613                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  11110378613                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81741.442551                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81741.442551                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        56925                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 56925                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       105951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              105951                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9571893500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9571893500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.650501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.650501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90342.644241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90342.644241                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       105951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         105951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8512383500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8512383500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.650501                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.650501                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80342.644241                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80342.644241                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    177652000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    177652000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3625                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3625                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.578759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.578759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84676.835081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84676.835081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    156672000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    156672000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.578759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.578759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74676.835081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74676.835081                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       117039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            117039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       160054                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          160054                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  16280165500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16280165500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.577618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.577618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101716.704987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101716.704987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         2318                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2318                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       157736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       157736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  14574091500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14574091500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.569253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.569253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92395.467744                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92395.467744                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  26317778000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26317778000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1026906                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    409411                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.508252                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.015100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1359.495885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    12.474716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2700.014300                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.331908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.659183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1690                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1196                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.412598                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.587402                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3953419                       # Number of tag accesses
system.l2.tags.data_accesses                  3953419                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26317778000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      8698944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       134272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16875968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25709184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       134272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        134272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10255872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10255872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher       135921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       263687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              401706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       160248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             160248                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher    330534895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5101950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    641238329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             976875175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5101950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5101950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      389693689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            389693689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      389693689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    330534895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5101950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    641238329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1366568865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    135872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    263553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001214018500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9532                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9531                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              832298                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151010                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      401706                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     160248                       # Number of write requests accepted
system.mem_ctrls.readBursts                    401706                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    184                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10053                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11573887012                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2007610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19102424512                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28825.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47575.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   238656                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134012                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                401706                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160248                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  174203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   69421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   48850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   40767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   26470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   12521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       189075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.143044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.586512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.729087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       121233     64.12%     64.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19141     10.12%     74.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24535     12.98%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6860      3.63%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4056      2.15%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1280      0.68%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1180      0.62%     94.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1031      0.55%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9759      5.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       189075                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.125170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.316909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    157.590608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9523     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            4      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9531                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.811267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.755636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.437520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6668     69.95%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              177      1.86%     71.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1589     16.67%     88.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              584      6.13%     94.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              205      2.15%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              139      1.46%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              117      1.23%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.33%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9532                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25697408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10254656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25709184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10255872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       976.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       389.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    976.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    389.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26317827000                       # Total gap between requests
system.mem_ctrls.avgGap                      46832.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      8695808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       134208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16867392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10254656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 330415736.465289711952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5099518.659971977584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 640912466.090412378311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 389647484.677467823029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       135921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       263687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160248                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   6829942119                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     70165750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12202316643                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 644287426250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50249.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33444.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46275.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4020564.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            710579940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            377663220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1468562340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          430044480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2077483200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10764015660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1041592800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16869941640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        641.009345                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2575166495                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    878800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22863811505                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            639472680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            339880200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1398304740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          406377000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2077483200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10727111580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1072669920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16661299320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.081536                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2654660252                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    878800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22784317748                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    45542454250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1798165323000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10515531                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10515541                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10515531                       # number of overall hits
system.cpu.icache.overall_hits::total        10515541                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5358                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5356                       # number of overall misses
system.cpu.icache.overall_misses::total          5358                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    283658500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    283658500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    283658500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    283658500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10520887                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10520899                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10520887                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10520899                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000509                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000509                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000509                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000509                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52960.884989                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52941.116088                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52960.884989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52941.116088                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          762                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.823529                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4082                       # number of writebacks
system.cpu.icache.writebacks::total              4082                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          761                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          761                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          761                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          761                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4595                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4595                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4595                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4595                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    240905000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    240905000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    240905000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    240905000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 52427.638738                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52427.638738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 52427.638738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52427.638738                       # average overall mshr miss latency
system.cpu.icache.replacements                   4082                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10515531                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10515541                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5358                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    283658500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    283658500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10520887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10520899                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000509                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000509                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52960.884989                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52941.116088                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          761                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          761                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4595                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4595                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    240905000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    240905000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 52427.638738                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52427.638738                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1798165323000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            10.199516                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10520138                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4597                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2288.479008                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001987                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    10.197529                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.019917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.019921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21046395                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21046395                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1798165323000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1798165323000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1798165323000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1798165323000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1798165323000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1798165323000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1798165323000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39306308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39306309                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41117902                       # number of overall hits
system.cpu.dcache.overall_hits::total        41117903                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1439099                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1439101                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1533339                       # number of overall misses
system.cpu.dcache.overall_misses::total       1533341                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  77379752098                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77379752098                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  77379752098                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77379752098                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40745407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40745410                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42651241                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42651244                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.035319                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035319                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035951                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 53769.582286                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53769.507559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 50464.869215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50464.803392                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5624313                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       539066                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            107219                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            5094                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.456309                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   105.823714                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       301070                       # number of writebacks
system.cpu.dcache.writebacks::total            301070                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       807852                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       807852                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       807852                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       807852                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631247                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631247                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692760                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692760                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  39006384099                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39006384099                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  44948694599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44948694599                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015492                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015492                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016242                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016242                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 61792.585310                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61792.585310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64883.501644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64883.501644                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691736                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30800420                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30800421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1150192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1150194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  58279121500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58279121500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     31950612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31950615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 50669.037430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50668.949325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       807764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       807764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  20196827500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20196827500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 58981.238392                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58981.238392                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505888                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505888                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  19100630598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19100630598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032850                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032850                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66113.422652                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66113.422652                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           88                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           88                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  18809556599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18809556599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 65125.759036                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65125.759036                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1811594                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1811594                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94240                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94240                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1905834                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1905834                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.049448                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.049448                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61513                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61513                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5942310500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5942310500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.032276                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032276                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 96602.514916                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 96602.514916                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1798165323000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            25.903031                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41810665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692760                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.353752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002009                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    25.901022                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.025294                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.025296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          85995248                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         85995248                       # Number of data accesses

---------- End Simulation Statistics   ----------
