============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = F:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     Administrator
   Run Date =   Fri Jan 24 13:29:11 2020

   Run on =     PC-20190124GFMB
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "import_device ef2_4.db -package EF2M45LG48B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :      programn      |        P4         |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P13/P11/P12/P14  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 460
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 157 valid insts, and 1177 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 460
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 157 valid insts, and 1177 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.305647s wall, 3.104420s user + 0.546003s system = 3.650423s CPU (12.0%)

RUN-1004 : used memory is 239 MB, reserved memory is 206 MB, peak memory is 241 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.157422s wall, 0.483603s user + 0.062400s system = 0.546003s CPU (7.6%)

RUN-1004 : used memory is 182 MB, reserved memory is 149 MB, peak memory is 241 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.557249s wall, 4.945232s user + 0.717605s system = 5.662836s CPU (14.3%)

RUN-1004 : used memory is 147 MB, reserved memory is 114 MB, peak memory is 241 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 460
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 157 valid insts, and 1177 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 460
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 157 valid insts, and 1177 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.435977s wall, 3.088820s user + 0.530403s system = 3.619223s CPU (11.9%)

RUN-1004 : used memory is 243 MB, reserved memory is 209 MB, peak memory is 245 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.197452s wall, 0.390002s user + 0.078001s system = 0.468003s CPU (6.5%)

RUN-1004 : used memory is 186 MB, reserved memory is 153 MB, peak memory is 245 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.801438s wall, 4.898431s user + 0.717605s system = 5.616036s CPU (14.1%)

RUN-1004 : used memory is 151 MB, reserved memory is 118 MB, peak memory is 245 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 460
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 157 valid insts, and 1177 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 460
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 157 valid insts, and 1177 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.431777s wall, 2.199614s user + 0.156001s system = 2.355615s CPU (8.0%)

RUN-1004 : used memory is 245 MB, reserved memory is 211 MB, peak memory is 247 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.028112s wall, 0.171601s user + 0.031200s system = 0.202801s CPU (2.9%)

RUN-1004 : used memory is 188 MB, reserved memory is 155 MB, peak memory is 247 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.583746s wall, 3.666024s user + 0.280802s system = 3.946825s CPU (10.2%)

RUN-1004 : used memory is 154 MB, reserved memory is 121 MB, peak memory is 247 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 460
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 157 valid insts, and 1177 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 460
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 157 valid insts, and 1177 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.020928s wall, 1.014007s user + 0.015600s system = 1.029607s CPU (100.9%)

RUN-1004 : used memory is 245 MB, reserved memory is 211 MB, peak memory is 248 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.648456s wall, 2.277615s user + 0.296402s system = 2.574016s CPU (8.7%)

RUN-1004 : used memory is 247 MB, reserved memory is 213 MB, peak memory is 249 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.111639s wall, 0.312002s user + 0.062400s system = 0.374402s CPU (5.3%)

RUN-1004 : used memory is 191 MB, reserved memory is 157 MB, peak memory is 249 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.941487s wall, 4.040426s user + 0.468003s system = 4.508429s CPU (11.6%)

RUN-1004 : used memory is 157 MB, reserved memory is 123 MB, peak memory is 249 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 460
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 157 valid insts, and 1177 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 460
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 157 valid insts, and 1177 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.084602s wall, 2.808018s user + 0.296402s system = 3.104420s CPU (10.3%)

RUN-1004 : used memory is 251 MB, reserved memory is 217 MB, peak memory is 254 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.182820s wall, 0.436803s user + 0.078001s system = 0.514803s CPU (7.2%)

RUN-1004 : used memory is 195 MB, reserved memory is 162 MB, peak memory is 254 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.437827s wall, 4.664430s user + 0.577204s system = 5.241634s CPU (13.3%)

RUN-1004 : used memory is 161 MB, reserved memory is 128 MB, peak memory is 254 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006835s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (456.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8714.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 4878.1, overlap = 0
PHY-3002 : Step(2): len = 3431.2, overlap = 0
PHY-3002 : Step(3): len = 3068.8, overlap = 0
PHY-3002 : Step(4): len = 2845.9, overlap = 0
PHY-3002 : Step(5): len = 2805.4, overlap = 0
PHY-3002 : Step(6): len = 2664.8, overlap = 0
PHY-3002 : Step(7): len = 2609.4, overlap = 0
PHY-3002 : Step(8): len = 2609.4, overlap = 0
PHY-3002 : Step(9): len = 2567.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001542s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(10): len = 2588.6, overlap = 0
PHY-3002 : Step(11): len = 2588.6, overlap = 0
PHY-3002 : Step(12): len = 2552.1, overlap = 0
PHY-3002 : Step(13): len = 2584.9, overlap = 0
PHY-3002 : Step(14): len = 2634.9, overlap = 0
PHY-3002 : Step(15): len = 2510.8, overlap = 0
PHY-3002 : Step(16): len = 2323.3, overlap = 0
PHY-3002 : Step(17): len = 2258.4, overlap = 0
PHY-3002 : Step(18): len = 2243.2, overlap = 0
PHY-3002 : Step(19): len = 2204, overlap = 0
PHY-3002 : Step(20): len = 2176, overlap = 0
PHY-3002 : Step(21): len = 2142.7, overlap = 0
PHY-3002 : Step(22): len = 2110.1, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 15.3997
PHY-3002 : Step(23): len = 2121.5, overlap = 0
PHY-3002 : Step(24): len = 2121.7, overlap = 0
PHY-3002 : Step(25): len = 2125.6, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 30.7994
PHY-3002 : Step(26): len = 2104.2, overlap = 0
PHY-3002 : Step(27): len = 2104.2, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21833e-05
PHY-3002 : Step(28): len = 2100.2, overlap = 1.5
PHY-3002 : Step(29): len = 2100.2, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43666e-05
PHY-3002 : Step(30): len = 2109.6, overlap = 1.5
PHY-3002 : Step(31): len = 2111.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123747
PHY-3002 : Step(32): len = 2140.2, overlap = 1.25
PHY-3002 : Step(33): len = 2140.2, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008326s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (187.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000406203
PHY-3002 : Step(34): len = 2259.6, overlap = 0.75
PHY-3002 : Step(35): len = 2270.8, overlap = 1
PHY-3002 : Step(36): len = 2270.8, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000812405
PHY-3002 : Step(37): len = 2314.8, overlap = 0.5
PHY-3002 : Step(38): len = 2320.1, overlap = 0.5
PHY-3002 : Step(39): len = 2310.1, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131375
PHY-3002 : Step(40): len = 2328.8, overlap = 0.5
PHY-3002 : Step(41): len = 2356.8, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004000s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2423.2, Over = 0
PHY-3001 : Final: Len = 2423.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 2968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005296s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.024325s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (128.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.004152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5392
PHY-1001 : End Routed; 0.262296s wall, 0.265202s user + 0.015600s system = 0.280802s CPU (107.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.035502s wall, 2.683217s user + 0.109201s system = 2.792418s CPU (92.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.124816s wall, 2.792418s user + 0.109201s system = 2.901619s CPU (92.9%)

RUN-1004 : used memory is 198 MB, reserved memory is 158 MB, peak memory is 254 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 441
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 132 valid insts, and 1142 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 441
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 132 valid insts, and 1142 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.040873s wall, 1.029607s user + 0.031200s system = 1.060807s CPU (101.9%)

RUN-1004 : used memory is 295 MB, reserved memory is 255 MB, peak memory is 298 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.505861s wall, 2.371215s user + 0.156001s system = 2.527216s CPU (8.6%)

RUN-1004 : used memory is 296 MB, reserved memory is 256 MB, peak memory is 298 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.123269s wall, 0.312002s user + 0.109201s system = 0.421203s CPU (5.9%)

RUN-1004 : used memory is 240 MB, reserved memory is 200 MB, peak memory is 298 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.875345s wall, 4.149627s user + 0.358802s system = 4.508429s CPU (11.6%)

RUN-1004 : used memory is 210 MB, reserved memory is 170 MB, peak memory is 298 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006764s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (461.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8708.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(42): len = 4872.5, overlap = 0
PHY-3002 : Step(43): len = 3426, overlap = 0
PHY-3002 : Step(44): len = 3063.6, overlap = 0
PHY-3002 : Step(45): len = 2841.3, overlap = 0
PHY-3002 : Step(46): len = 2806.1, overlap = 0
PHY-3002 : Step(47): len = 2666.9, overlap = 0
PHY-3002 : Step(48): len = 2594.6, overlap = 0
PHY-3002 : Step(49): len = 2609.6, overlap = 0
PHY-3002 : Step(50): len = 2677.3, overlap = 0
PHY-3002 : Step(51): len = 2731.3, overlap = 0
PHY-3002 : Step(52): len = 2683.6, overlap = 0
PHY-3002 : Step(53): len = 2555.7, overlap = 0
PHY-3002 : Step(54): len = 2394.5, overlap = 0
PHY-3002 : Step(55): len = 2308.7, overlap = 0
PHY-3002 : Step(56): len = 2298, overlap = 0
PHY-3002 : Step(57): len = 2268.6, overlap = 0
PHY-3002 : Step(58): len = 2243.1, overlap = 0
PHY-3002 : Step(59): len = 2201.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001706s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(60): len = 2188.4, overlap = 0
PHY-3002 : Step(61): len = 2193, overlap = 0
PHY-3002 : Step(62): len = 2193.2, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.63428e-05
PHY-3002 : Step(63): len = 2181, overlap = 1.25
PHY-3002 : Step(64): len = 2183.2, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.26856e-05
PHY-3002 : Step(65): len = 2215, overlap = 1.25
PHY-3002 : Step(66): len = 2230.8, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000145371
PHY-3002 : Step(67): len = 2250.6, overlap = 1
PHY-3002 : Step(68): len = 2259.2, overlap = 1
PHY-3002 : Step(69): len = 2277.5, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010567s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (147.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00280362
PHY-3002 : Step(70): len = 2564.7, overlap = 0.25
PHY-3002 : Step(71): len = 2511.9, overlap = 0.25
PHY-3002 : Step(72): len = 2537.3, overlap = 0.75
PHY-3002 : Step(73): len = 2516.6, overlap = 0.5
PHY-3002 : Step(74): len = 2516.6, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003532s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2557.2, Over = 0
PHY-3001 : Final: Len = 2557.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004418s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.025939s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (180.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003285s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (949.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5648, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.198236s wall, 0.187201s user + 0.031200s system = 0.218401s CPU (110.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 5664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5664
PHY-1001 : End DR Iter 1; 0.004058s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.578257s wall, 0.514803s user + 0.093601s system = 0.608404s CPU (105.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 463
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 145 valid insts, and 1183 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 463
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 145 valid insts, and 1183 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.029753s wall, 0.951606s user + 0.109201s system = 1.060807s CPU (103.0%)

RUN-1004 : used memory is 299 MB, reserved memory is 259 MB, peak memory is 302 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.415699s wall, 2.012413s user + 0.078001s system = 2.090413s CPU (7.1%)

RUN-1004 : used memory is 300 MB, reserved memory is 260 MB, peak memory is 303 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.084097s wall, 0.234002s user + 0.062400s system = 0.296402s CPU (4.2%)

RUN-1004 : used memory is 244 MB, reserved memory is 204 MB, peak memory is 303 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.748383s wall, 3.666024s user + 0.327602s system = 3.993626s CPU (10.3%)

RUN-1004 : used memory is 216 MB, reserved memory is 177 MB, peak memory is 303 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.009707s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8714.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(75): len = 4878.1, overlap = 0
PHY-3002 : Step(76): len = 3431.2, overlap = 0
PHY-3002 : Step(77): len = 3068.8, overlap = 0
PHY-3002 : Step(78): len = 2845.9, overlap = 0
PHY-3002 : Step(79): len = 2805.4, overlap = 0
PHY-3002 : Step(80): len = 2664.8, overlap = 0
PHY-3002 : Step(81): len = 2609.4, overlap = 0
PHY-3002 : Step(82): len = 2609.4, overlap = 0
PHY-3002 : Step(83): len = 2567.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002337s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(84): len = 2588.6, overlap = 0
PHY-3002 : Step(85): len = 2588.6, overlap = 0
PHY-3002 : Step(86): len = 2552.1, overlap = 0
PHY-3002 : Step(87): len = 2584.9, overlap = 0
PHY-3002 : Step(88): len = 2634.9, overlap = 0
PHY-3002 : Step(89): len = 2510.8, overlap = 0
PHY-3002 : Step(90): len = 2323.3, overlap = 0
PHY-3002 : Step(91): len = 2258.4, overlap = 0
PHY-3002 : Step(92): len = 2243.2, overlap = 0
PHY-3002 : Step(93): len = 2204, overlap = 0
PHY-3002 : Step(94): len = 2176, overlap = 0
PHY-3002 : Step(95): len = 2142.7, overlap = 0
PHY-3002 : Step(96): len = 2110.1, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 15.3997
PHY-3002 : Step(97): len = 2121.5, overlap = 0
PHY-3002 : Step(98): len = 2121.7, overlap = 0
PHY-3002 : Step(99): len = 2125.6, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 30.7994
PHY-3002 : Step(100): len = 2104.2, overlap = 0
PHY-3002 : Step(101): len = 2104.2, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21833e-05
PHY-3002 : Step(102): len = 2100.2, overlap = 1.5
PHY-3002 : Step(103): len = 2100.2, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43666e-05
PHY-3002 : Step(104): len = 2109.6, overlap = 1.5
PHY-3002 : Step(105): len = 2111.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123747
PHY-3002 : Step(106): len = 2140.2, overlap = 1.25
PHY-3002 : Step(107): len = 2140.2, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009229s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000406203
PHY-3002 : Step(108): len = 2259.6, overlap = 0.75
PHY-3002 : Step(109): len = 2270.8, overlap = 1
PHY-3002 : Step(110): len = 2270.8, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000812405
PHY-3002 : Step(111): len = 2314.8, overlap = 0.5
PHY-3002 : Step(112): len = 2320.1, overlap = 0.5
PHY-3002 : Step(113): len = 2310.1, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131375
PHY-3002 : Step(114): len = 2328.8, overlap = 0.5
PHY-3002 : Step(115): len = 2356.8, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005138s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2423.2, Over = 0
PHY-3001 : Final: Len = 2423.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 2968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004843s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.035663s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (87.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003969s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (786.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5392
PHY-1001 : End Routed; 0.217638s wall, 0.249602s user + 0.015600s system = 0.265202s CPU (121.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.679588s wall, 0.717605s user + 0.062400s system = 0.780005s CPU (114.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 441
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 132 valid insts, and 1142 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007534s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (414.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8740.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(116): len = 4973.4, overlap = 0
PHY-3002 : Step(117): len = 3573.2, overlap = 0
PHY-3002 : Step(118): len = 3214.1, overlap = 0
PHY-3002 : Step(119): len = 3005.2, overlap = 0
PHY-3002 : Step(120): len = 2955, overlap = 0
PHY-3002 : Step(121): len = 2825.6, overlap = 0
PHY-3002 : Step(122): len = 2748.8, overlap = 0
PHY-3002 : Step(123): len = 2775.2, overlap = 0
PHY-3002 : Step(124): len = 2802.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002138s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(125): len = 2708.8, overlap = 0
PHY-3002 : Step(126): len = 2712.9, overlap = 0
PHY-3002 : Step(127): len = 2756.7, overlap = 0
PHY-3002 : Step(128): len = 2795, overlap = 0
PHY-3002 : Step(129): len = 2760.3, overlap = 0
PHY-3002 : Step(130): len = 2793, overlap = 0
PHY-3002 : Step(131): len = 2684.7, overlap = 0
PHY-3002 : Step(132): len = 2538.4, overlap = 0
PHY-3002 : Step(133): len = 2372.2, overlap = 0
PHY-3002 : Step(134): len = 2383.1, overlap = 0
PHY-3002 : Step(135): len = 2382.4, overlap = 0
PHY-3002 : Step(136): len = 2366.2, overlap = 0
PHY-3002 : Step(137): len = 2315.5, overlap = 0
PHY-3002 : Step(138): len = 2319.5, overlap = 0
PHY-3002 : Step(139): len = 2319.5, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.54992e-05
PHY-3002 : Step(140): len = 2321.6, overlap = 1.25
PHY-3002 : Step(141): len = 2321.6, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.09984e-05
PHY-3002 : Step(142): len = 2353.1, overlap = 1.25
PHY-3002 : Step(143): len = 2370.2, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101997
PHY-3002 : Step(144): len = 2356, overlap = 1.25
PHY-3002 : Step(145): len = 2365.4, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008502s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (367.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000970635
PHY-3002 : Step(146): len = 2582.4, overlap = 0
PHY-3002 : Step(147): len = 2566, overlap = 0.75
PHY-3002 : Step(148): len = 2588.9, overlap = 0.75
PHY-3002 : Step(149): len = 2598.6, overlap = 0.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00194127
PHY-3002 : Step(150): len = 2610.3, overlap = 0.75
PHY-3002 : Step(151): len = 2603.4, overlap = 0.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00336676
PHY-3002 : Step(152): len = 2618.1, overlap = 0.5
PHY-3002 : Step(153): len = 2620, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003529s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2647.2, Over = 0
PHY-3001 : Final: Len = 2647.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003758s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.023932s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (195.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003514s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5584, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5584
PHY-1001 : End Routed; 0.203340s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (107.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.577706s wall, 0.546003s user + 0.046800s system = 0.592804s CPU (102.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 460
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 157 valid insts, and 1177 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006761s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (461.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8714.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(154): len = 4878.1, overlap = 0
PHY-3002 : Step(155): len = 3431.2, overlap = 0
PHY-3002 : Step(156): len = 3068.8, overlap = 0
PHY-3002 : Step(157): len = 2845.9, overlap = 0
PHY-3002 : Step(158): len = 2805.4, overlap = 0
PHY-3002 : Step(159): len = 2664.8, overlap = 0
PHY-3002 : Step(160): len = 2609.4, overlap = 0
PHY-3002 : Step(161): len = 2609.4, overlap = 0
PHY-3002 : Step(162): len = 2567.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001424s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(163): len = 2588.6, overlap = 0
PHY-3002 : Step(164): len = 2588.6, overlap = 0
PHY-3002 : Step(165): len = 2552.1, overlap = 0
PHY-3002 : Step(166): len = 2584.9, overlap = 0
PHY-3002 : Step(167): len = 2634.9, overlap = 0
PHY-3002 : Step(168): len = 2510.8, overlap = 0
PHY-3002 : Step(169): len = 2323.3, overlap = 0
PHY-3002 : Step(170): len = 2258.4, overlap = 0
PHY-3002 : Step(171): len = 2243.2, overlap = 0
PHY-3002 : Step(172): len = 2204, overlap = 0
PHY-3002 : Step(173): len = 2176, overlap = 0
PHY-3002 : Step(174): len = 2142.7, overlap = 0
PHY-3002 : Step(175): len = 2110.1, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 15.3997
PHY-3002 : Step(176): len = 2121.5, overlap = 0
PHY-3002 : Step(177): len = 2121.7, overlap = 0
PHY-3002 : Step(178): len = 2125.6, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 30.7994
PHY-3002 : Step(179): len = 2104.2, overlap = 0
PHY-3002 : Step(180): len = 2104.2, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21833e-05
PHY-3002 : Step(181): len = 2100.2, overlap = 1.5
PHY-3002 : Step(182): len = 2100.2, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43666e-05
PHY-3002 : Step(183): len = 2109.6, overlap = 1.5
PHY-3002 : Step(184): len = 2111.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123747
PHY-3002 : Step(185): len = 2140.2, overlap = 1.25
PHY-3002 : Step(186): len = 2140.2, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009794s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (318.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000406203
PHY-3002 : Step(187): len = 2259.6, overlap = 0.75
PHY-3002 : Step(188): len = 2270.8, overlap = 1
PHY-3002 : Step(189): len = 2270.8, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000812405
PHY-3002 : Step(190): len = 2314.8, overlap = 0.5
PHY-3002 : Step(191): len = 2320.1, overlap = 0.5
PHY-3002 : Step(192): len = 2310.1, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131375
PHY-3002 : Step(193): len = 2328.8, overlap = 0.5
PHY-3002 : Step(194): len = 2356.8, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003551s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2423.2, Over = 0
PHY-3001 : Final: Len = 2423.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 2968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003826s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.024314s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (192.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003134s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5392
PHY-1001 : End Routed; 0.170779s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (109.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.527873s wall, 0.499203s user + 0.062400s system = 0.561604s CPU (106.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 441
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 132 valid insts, and 1142 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.005574s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (99.3%)

RUN-1004 : used memory is 306 MB, reserved memory is 266 MB, peak memory is 309 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.144149s wall, 2.730018s user + 0.452403s system = 3.182420s CPU (10.6%)

RUN-1004 : used memory is 308 MB, reserved memory is 268 MB, peak memory is 310 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.158022s wall, 0.327602s user + 0.093601s system = 0.421203s CPU (5.9%)

RUN-1004 : used memory is 251 MB, reserved memory is 212 MB, peak memory is 310 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.506595s wall, 4.477229s user + 0.592804s system = 5.070032s CPU (12.8%)

RUN-1004 : used memory is 222 MB, reserved memory is 183 MB, peak memory is 310 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008987s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (347.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8714.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(195): len = 4878.1, overlap = 0
PHY-3002 : Step(196): len = 3431.2, overlap = 0
PHY-3002 : Step(197): len = 3068.8, overlap = 0
PHY-3002 : Step(198): len = 2845.9, overlap = 0
PHY-3002 : Step(199): len = 2805.4, overlap = 0
PHY-3002 : Step(200): len = 2664.8, overlap = 0
PHY-3002 : Step(201): len = 2609.4, overlap = 0
PHY-3002 : Step(202): len = 2609.4, overlap = 0
PHY-3002 : Step(203): len = 2567.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001529s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(204): len = 2588.6, overlap = 0
PHY-3002 : Step(205): len = 2588.6, overlap = 0
PHY-3002 : Step(206): len = 2552.1, overlap = 0
PHY-3002 : Step(207): len = 2584.9, overlap = 0
PHY-3002 : Step(208): len = 2634.9, overlap = 0
PHY-3002 : Step(209): len = 2510.8, overlap = 0
PHY-3002 : Step(210): len = 2323.3, overlap = 0
PHY-3002 : Step(211): len = 2258.4, overlap = 0
PHY-3002 : Step(212): len = 2243.2, overlap = 0
PHY-3002 : Step(213): len = 2204, overlap = 0
PHY-3002 : Step(214): len = 2176, overlap = 0
PHY-3002 : Step(215): len = 2142.7, overlap = 0
PHY-3002 : Step(216): len = 2110.1, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 15.3997
PHY-3002 : Step(217): len = 2121.5, overlap = 0
PHY-3002 : Step(218): len = 2121.7, overlap = 0
PHY-3002 : Step(219): len = 2125.6, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 30.7994
PHY-3002 : Step(220): len = 2104.2, overlap = 0
PHY-3002 : Step(221): len = 2104.2, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21833e-05
PHY-3002 : Step(222): len = 2100.2, overlap = 1.5
PHY-3002 : Step(223): len = 2100.2, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43666e-05
PHY-3002 : Step(224): len = 2109.6, overlap = 1.5
PHY-3002 : Step(225): len = 2111.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123747
PHY-3002 : Step(226): len = 2140.2, overlap = 1.25
PHY-3002 : Step(227): len = 2140.2, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009155s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (170.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000406203
PHY-3002 : Step(228): len = 2259.6, overlap = 0.75
PHY-3002 : Step(229): len = 2270.8, overlap = 1
PHY-3002 : Step(230): len = 2270.8, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000812405
PHY-3002 : Step(231): len = 2314.8, overlap = 0.5
PHY-3002 : Step(232): len = 2320.1, overlap = 0.5
PHY-3002 : Step(233): len = 2310.1, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131375
PHY-3002 : Step(234): len = 2328.8, overlap = 0.5
PHY-3002 : Step(235): len = 2356.8, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004389s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2423.2, Over = 0
PHY-3001 : Final: Len = 2423.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 2968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004566s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.023943s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003558s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5392
PHY-1001 : End Routed; 0.159282s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (97.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.501969s wall, 0.514803s user + 0.031200s system = 0.546003s CPU (108.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 441
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 132 valid insts, and 1142 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.002919s wall, 0.967206s user + 0.015600s system = 0.982806s CPU (98.0%)

RUN-1004 : used memory is 307 MB, reserved memory is 268 MB, peak memory is 310 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.455949s wall, 1.840812s user + 0.234002s system = 2.074813s CPU (7.0%)

RUN-1004 : used memory is 309 MB, reserved memory is 269 MB, peak memory is 311 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.099015s wall, 0.265202s user + 0.124801s system = 0.390002s CPU (5.5%)

RUN-1004 : used memory is 253 MB, reserved memory is 213 MB, peak memory is 311 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.725586s wall, 3.416422s user + 0.468003s system = 3.884425s CPU (10.0%)

RUN-1004 : used memory is 224 MB, reserved memory is 185 MB, peak memory is 311 MB
GUI-1001 : Download success!
