Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec  5 20:04:36 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
SYNTH-16   Warning           Address collision              1           
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (13)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.656        0.000                      0                  277        0.131        0.000                      0                  277        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.656        0.000                      0                  277        0.131        0.000                      0                  277        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 2.702ns (51.792%)  route 2.515ns (48.208%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.604     5.125    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.579 r  tsg/a_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.030     8.609    tsg/a_rom/font_word[3]
    SLICE_X8Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.733 r  tsg/a_rom/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     9.413    tsg/a_rom/rgb_reg[7]_i_6_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124     9.537 r  tsg/a_rom/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.805    10.342    rgb_next[7]
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.081    14.998    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 2.702ns (51.734%)  route 2.521ns (48.266%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.604     5.125    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.579 r  tsg/a_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.030     8.609    tsg/a_rom/font_word[3]
    SLICE_X8Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.733 r  tsg/a_rom/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     9.413    tsg/a_rom/rgb_reg[7]_i_6_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124     9.537 r  tsg/a_rom/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.810    10.348    rgb_next[7]
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.067    15.012    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 2.702ns (51.952%)  route 2.499ns (48.048%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.604     5.125    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.579 r  tsg/a_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.030     8.609    tsg/a_rom/font_word[3]
    SLICE_X8Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.733 r  tsg/a_rom/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     9.413    tsg/a_rom/rgb_reg[7]_i_6_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124     9.537 r  tsg/a_rom/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.789    10.326    rgb_next[7]
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.061    15.018    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 2.702ns (51.923%)  route 2.502ns (48.077%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.604     5.125    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.579 r  tsg/a_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.030     8.609    tsg/a_rom/font_word[3]
    SLICE_X8Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.733 r  tsg/a_rom/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     9.413    tsg/a_rom/rgb_reg[7]_i_6_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124     9.537 r  tsg/a_rom/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.791    10.329    rgb_next[7]
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.058    15.021    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.867ns (36.984%)  route 3.181ns (63.016%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    tsg/db_right/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  tsg/db_right/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  tsg/db_right/q_reg_reg[6]/Q
                         net (fo=3, routed)           0.713     6.311    tsg/db_right/q_reg_reg_n_0_[6]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  tsg/db_right/FSM_sequential_state_reg[1]_i_6__2/O
                         net (fo=1, routed)           0.645     7.080    tsg/db_right/FSM_sequential_state_reg[1]_i_6__2_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     7.204 r  tsg/db_right/FSM_sequential_state_reg[1]_i_4__2/O
                         net (fo=1, routed)           0.406     7.611    tsg/db_right/FSM_sequential_state_reg[1]_i_4__2_n_0
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  tsg/db_right/FSM_sequential_state_reg[1]_i_2__2/O
                         net (fo=11, routed)          0.813     8.547    tsg/db_right/q_reg_reg[12]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.671 r  tsg/db_right/cur_x_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.671    tsg/db_right/cur_x_reg[4]_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.279 r  tsg/db_right/cur_x_reg_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.604     9.883    tsg/db_right/cur_x_reg_reg[4]_i_2_n_4
    SLICE_X7Y25          LUT5 (Prop_lut5_I0_O)        0.307    10.190 r  tsg/db_right/cur_x_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.190    tsg/cur_x_next[4]
    SLICE_X7Y25          FDCE                                         r  tsg/cur_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.500    14.841    tsg/clk_IBUF_BUFG
    SLICE_X7Y25          FDCE                                         r  tsg/cur_x_reg_reg[4]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)        0.031    15.097    tsg/cur_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 2.094ns (42.048%)  route 2.886ns (57.952%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    tsg/db_right/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  tsg/db_right/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  tsg/db_right/q_reg_reg[6]/Q
                         net (fo=3, routed)           0.713     6.311    tsg/db_right/q_reg_reg_n_0_[6]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  tsg/db_right/FSM_sequential_state_reg[1]_i_6__2/O
                         net (fo=1, routed)           0.645     7.080    tsg/db_right/FSM_sequential_state_reg[1]_i_6__2_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     7.204 r  tsg/db_right/FSM_sequential_state_reg[1]_i_4__2/O
                         net (fo=1, routed)           0.406     7.611    tsg/db_right/FSM_sequential_state_reg[1]_i_4__2_n_0
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  tsg/db_right/FSM_sequential_state_reg[1]_i_2__2/O
                         net (fo=11, routed)          0.813     8.547    tsg/db_right/q_reg_reg[12]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.671 r  tsg/db_right/cur_x_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.671    tsg/db_right/cur_x_reg[4]_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.184 r  tsg/db_right/cur_x_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.193    tsg/db_right/cur_x_reg_reg[4]_i_2_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.516 r  tsg/db_right/cur_x_reg_reg[6]_i_7/O[1]
                         net (fo=1, routed)           0.300     9.816    tsg/db_right/cur_x_reg_reg[6]_i_7_n_6
    SLICE_X7Y25          LUT5 (Prop_lut5_I0_O)        0.306    10.122 r  tsg/db_right/cur_x_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    10.122    tsg/cur_x_next[6]
    SLICE_X7Y25          FDCE                                         r  tsg/cur_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.500    14.841    tsg/clk_IBUF_BUFG
    SLICE_X7Y25          FDCE                                         r  tsg/cur_x_reg_reg[6]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)        0.032    15.098    tsg/cur_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.797ns (36.275%)  route 3.157ns (63.725%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    tsg/db_right/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  tsg/db_right/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  tsg/db_right/q_reg_reg[6]/Q
                         net (fo=3, routed)           0.713     6.311    tsg/db_right/q_reg_reg_n_0_[6]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  tsg/db_right/FSM_sequential_state_reg[1]_i_6__2/O
                         net (fo=1, routed)           0.645     7.080    tsg/db_right/FSM_sequential_state_reg[1]_i_6__2_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     7.204 r  tsg/db_right/FSM_sequential_state_reg[1]_i_4__2/O
                         net (fo=1, routed)           0.406     7.611    tsg/db_right/FSM_sequential_state_reg[1]_i_4__2_n_0
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  tsg/db_right/FSM_sequential_state_reg[1]_i_2__2/O
                         net (fo=11, routed)          0.813     8.547    tsg/db_right/q_reg_reg[12]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.671 r  tsg/db_right/cur_x_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.671    tsg/db_right/cur_x_reg[4]_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.215 r  tsg/db_right/cur_x_reg_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.580     9.795    tsg/db_right/cur_x_reg_reg[4]_i_2_n_5
    SLICE_X7Y26          LUT5 (Prop_lut5_I0_O)        0.301    10.096 r  tsg/db_right/cur_x_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.096    tsg/cur_x_next[3]
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502    14.843    tsg/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  tsg/cur_x_reg_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)        0.031    15.099    tsg/cur_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.979ns (40.336%)  route 2.927ns (59.664%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    tsg/db_right/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  tsg/db_right/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  tsg/db_right/q_reg_reg[6]/Q
                         net (fo=3, routed)           0.713     6.311    tsg/db_right/q_reg_reg_n_0_[6]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  tsg/db_right/FSM_sequential_state_reg[1]_i_6__2/O
                         net (fo=1, routed)           0.645     7.080    tsg/db_right/FSM_sequential_state_reg[1]_i_6__2_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124     7.204 r  tsg/db_right/FSM_sequential_state_reg[1]_i_4__2/O
                         net (fo=1, routed)           0.406     7.611    tsg/db_right/FSM_sequential_state_reg[1]_i_4__2_n_0
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  tsg/db_right/FSM_sequential_state_reg[1]_i_2__2/O
                         net (fo=11, routed)          0.813     8.547    tsg/db_right/q_reg_reg[12]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.671 r  tsg/db_right/cur_x_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     8.671    tsg/db_right/cur_x_reg[4]_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.184 r  tsg/db_right/cur_x_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.193    tsg/db_right/cur_x_reg_reg[4]_i_2_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.412 r  tsg/db_right/cur_x_reg_reg[6]_i_7/O[0]
                         net (fo=1, routed)           0.341     9.754    tsg/db_right/cur_x_reg_reg[6]_i_7_n_7
    SLICE_X7Y25          LUT5 (Prop_lut5_I0_O)        0.295    10.049 r  tsg/db_right/cur_x_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.049    tsg/cur_x_next[5]
    SLICE_X7Y25          FDCE                                         r  tsg/cur_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.500    14.841    tsg/clk_IBUF_BUFG
    SLICE_X7Y25          FDCE                                         r  tsg/cur_x_reg_reg[5]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)        0.031    15.097    tsg/cur_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 tsg/db_down/q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 1.090ns (23.423%)  route 3.563ns (76.577%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    tsg/db_down/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  tsg/db_down/q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419     5.561 f  tsg/db_down/q_reg_reg[12]/Q
                         net (fo=3, routed)           0.838     6.400    tsg/db_down/q_reg_reg_n_0_[12]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.299     6.699 r  tsg/db_down/FSM_sequential_state_reg[1]_i_3__1/O
                         net (fo=1, routed)           0.805     7.503    tsg/db_down/FSM_sequential_state_reg[1]_i_3__1_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I0_O)        0.124     7.627 r  tsg/db_down/FSM_sequential_state_reg[1]_i_2__1/O
                         net (fo=4, routed)           0.613     8.240    tsg/db_down/FSM_sequential_state_reg[1]_i_2__1_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124     8.364 r  tsg/db_down/cur_y_reg[4]_i_4/O
                         net (fo=6, routed)           0.692     9.056    tsg/db_down/cur_y_next1__10
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.180 r  tsg/db_down/cur_y_reg[4]_i_1/O
                         net (fo=5, routed)           0.616     9.796    tsg/db_down_n_0
    SLICE_X6Y27          FDCE                                         r  tsg/cur_y_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.503    14.844    tsg/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  tsg/cur_y_reg_reg[2]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.913    tsg/cur_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 tsg/db_down/q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 1.090ns (23.423%)  route 3.563ns (76.577%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    tsg/db_down/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  tsg/db_down/q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419     5.561 f  tsg/db_down/q_reg_reg[12]/Q
                         net (fo=3, routed)           0.838     6.400    tsg/db_down/q_reg_reg_n_0_[12]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.299     6.699 r  tsg/db_down/FSM_sequential_state_reg[1]_i_3__1/O
                         net (fo=1, routed)           0.805     7.503    tsg/db_down/FSM_sequential_state_reg[1]_i_3__1_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I0_O)        0.124     7.627 r  tsg/db_down/FSM_sequential_state_reg[1]_i_2__1/O
                         net (fo=4, routed)           0.613     8.240    tsg/db_down/FSM_sequential_state_reg[1]_i_2__1_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124     8.364 r  tsg/db_down/cur_y_reg[4]_i_4/O
                         net (fo=6, routed)           0.692     9.056    tsg/db_down/cur_y_next1__10
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.124     9.180 r  tsg/db_down/cur_y_reg[4]_i_1/O
                         net (fo=5, routed)           0.616     9.796    tsg/db_down_n_0
    SLICE_X6Y27          FDCE                                         r  tsg/cur_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.503    14.844    tsg/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  tsg/cur_y_reg_reg[3]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.913    tsg/cur_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  5.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.667%)  route 0.203ns (55.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.439    vga/CLK
    SLICE_X8Y27          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vga/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.203     1.806    tsg/dp_ram/ADDRBWRADDR[3]
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.676    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.676%)  route 0.278ns (66.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.439    vga/CLK
    SLICE_X11Y28         FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.278     1.858    tsg/dp_ram/ADDRBWRADDR[9]
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.696    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/a_rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.447%)  route 0.286ns (63.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.440    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.164     1.604 r  vga/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.286     1.890    tsg/a_rom/ADDRARDADDR[3]
    RAMB18_X0Y12         RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.871     1.999    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.684    tsg/a_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/a_rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.910%)  route 0.330ns (70.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.439    vga/CLK
    SLICE_X11Y28         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.330     1.911    tsg/a_rom/ADDRARDADDR[1]
    RAMB18_X0Y12         RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.871     1.999    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.704    tsg/a_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.756%)  route 0.303ns (68.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.580     1.463    tsg/clk_IBUF_BUFG
    SLICE_X7Y25          FDCE                                         r  tsg/cur_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  tsg/cur_x_reg_reg[5]/Q
                         net (fo=6, routed)           0.303     1.907    tsg/dp_ram/addr_w[5]
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.866     1.994    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.699    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.707%)  route 0.245ns (62.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.440    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.148     1.588 r  vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.245     1.833    tsg/dp_ram/ADDRBWRADDR[1]
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.130     1.623    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.735%)  route 0.263ns (67.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    vga/CLK
    SLICE_X9Y30          FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.128     1.569 r  vga/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.263     1.832    tsg/dp_ram/ADDRBWRADDR[7]
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.129     1.622    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.554     1.437    tsg/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  tsg/pix_x1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  tsg/pix_x1_reg_reg[9]/Q
                         net (fo=1, routed)           0.144     1.722    tsg/pix_x1_reg[9]
    SLICE_X9Y26          FDCE                                         r  tsg/pix_x2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.821     1.948    tsg/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  tsg/pix_x2_reg_reg[9]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y26          FDCE (Hold_fdce_C_D)         0.072     1.509    tsg/pix_x2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.106%)  route 0.090ns (26.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.553     1.436    vga/CLK
    SLICE_X8Y25          FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.148     1.584 r  vga/h_count_reg_reg[9]/Q
                         net (fo=8, routed)           0.090     1.675    vga/Q[9]
    SLICE_X8Y25          LUT6 (Prop_lut6_I4_O)        0.098     1.773 r  vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.773    vga/h_sync_next
    SLICE_X8Y25          FDCE                                         r  vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.820     1.947    vga/CLK
    SLICE_X8Y25          FDCE                                         r  vga/h_sync_reg_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X8Y25          FDCE (Hold_fdce_C_D)         0.120     1.556    vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.466%)  route 0.190ns (50.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.439    vga/CLK
    SLICE_X11Y28         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.190     1.770    vga/v_count_reg_reg[8]_0[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  vga/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.815    vga/v_sync_next
    SLICE_X8Y29          FDCE                                         r  vga/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.952    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/v_sync_reg_reg/C
                         clock pessimism             -0.478     1.474    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.120     1.594    vga/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   tsg/a_rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y34    rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica_3/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y26    tsg/cur_x_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y25    tsg/cur_x_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y26    tsg/cur_x_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y26    tsg/cur_x_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y26    tsg/cur_x_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y26    tsg/cur_x_reg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.719ns  (logic 1.456ns (21.672%)  route 5.263ns (78.328%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         5.263     6.719    vga/AR[0]
    SLICE_X8Y26          FDCE                                         f  vga/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.719ns  (logic 1.456ns (21.672%)  route 5.263ns (78.328%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         5.263     6.719    vga/AR[0]
    SLICE_X8Y26          FDCE                                         f  vga/h_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 1.456ns (22.655%)  route 4.971ns (77.345%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.971     6.428    vga/AR[0]
    SLICE_X9Y27          FDCE                                         f  vga/h_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 1.456ns (22.655%)  route 4.971ns (77.345%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.971     6.428    vga/AR[0]
    SLICE_X9Y27          FDCE                                         f  vga/h_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 1.456ns (22.655%)  route 4.971ns (77.345%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.971     6.428    vga/AR[0]
    SLICE_X9Y27          FDCE                                         f  vga/h_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 1.456ns (23.163%)  route 4.831ns (76.837%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.831     6.287    vga/AR[0]
    SLICE_X9Y28          FDCE                                         f  vga/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 1.456ns (23.163%)  route 4.831ns (76.837%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.831     6.287    vga/AR[0]
    SLICE_X9Y28          FDCE                                         f  vga/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 1.456ns (23.163%)  route 4.831ns (76.837%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.831     6.287    vga/AR[0]
    SLICE_X9Y28          FDCE                                         f  vga/v_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 1.456ns (23.163%)  route 4.831ns (76.837%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.831     6.287    vga/AR[0]
    SLICE_X8Y28          FDCE                                         f  vga/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 1.456ns (23.163%)  route 4.831ns (76.837%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.831     6.287    vga/AR[0]
    SLICE_X8Y28          FDCE                                         f  vga/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 0.224ns (13.477%)  route 1.440ns (86.523%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=178, routed)         1.440     1.664    vga/AR[0]
    SLICE_X8Y30          FDCE                                         f  vga/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 0.224ns (13.477%)  route 1.440ns (86.523%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=178, routed)         1.440     1.664    vga/AR[0]
    SLICE_X8Y30          FDCE                                         f  vga/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 0.224ns (13.477%)  route 1.440ns (86.523%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=178, routed)         1.440     1.664    vga/AR[0]
    SLICE_X8Y30          FDCE                                         f  vga/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 0.224ns (13.477%)  route 1.440ns (86.523%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=178, routed)         1.440     1.664    vga/AR[0]
    SLICE_X8Y30          FDCE                                         f  vga/h_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 0.224ns (13.477%)  route 1.440ns (86.523%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=178, routed)         1.440     1.664    vga/AR[0]
    SLICE_X8Y30          FDCE                                         f  vga/h_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 0.224ns (12.556%)  route 1.562ns (87.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=178, routed)         1.562     1.786    vga/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 0.224ns (12.556%)  route 1.562ns (87.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=178, routed)         1.562     1.786    vga/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga/v_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 0.224ns (12.556%)  route 1.562ns (87.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=178, routed)         1.562     1.786    vga/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 0.224ns (12.556%)  route 1.562ns (87.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=178, routed)         1.562     1.786    vga/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 0.224ns (8.868%)  route 2.305ns (91.132%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=178, routed)         2.305     2.529    vga/AR[0]
    SLICE_X9Y28          FDCE                                         f  vga/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.099ns  (logic 3.986ns (65.365%)  route 2.112ns (34.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.112     7.721    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.251 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.251    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.139ns  (logic 4.015ns (65.397%)  route 2.124ns (34.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.549     5.070    vga/CLK
    SLICE_X8Y25          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.518     5.588 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.124     7.712    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.209 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.209    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 4.021ns (67.649%)  route 1.923ns (32.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.556     5.077    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.923     7.518    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.022 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.022    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.842ns  (logic 3.985ns (68.215%)  route 1.857ns (31.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           1.857     7.465    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.994 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.994    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.961ns (67.999%)  route 1.864ns (32.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           1.864     7.473    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.978 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.978    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.650ns  (logic 3.977ns (70.383%)  route 1.673ns (29.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.673     7.282    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.803 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.803    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.916ns  (logic 1.021ns (26.070%)  route 2.895ns (73.930%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.556     5.077    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.478     5.555 f  vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.868     6.423    vga/Q[4]
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.295     6.718 r  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           0.578     7.297    vga/h_count_next[9]_i_3_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.421 f  vga/h_count_next[4]_i_2/O
                         net (fo=15, routed)          1.449     8.870    vga/v_count_next_1
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.994 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     8.994    vga/h_count_next_0[4]
    SLICE_X8Y30          FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.812ns  (logic 0.916ns (24.027%)  route 2.896ns (75.973%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.556     5.077    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  vga/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.843     6.438    vga/v_count_reg_reg[8]_0[5]
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.124     6.562 r  vga/v_count_next[0]_i_2/O
                         net (fo=2, routed)           0.681     7.243    vga/v_count_next[0]_i_2_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.367 r  vga/v_count_next[9]_i_4/O
                         net (fo=9, routed)           0.849     8.216    vga/v_count_next[9]_i_4_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.150     8.366 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.524     8.890    vga/v_count_next[1]_i_1_n_0
    SLICE_X9Y28          FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.806ns  (logic 1.047ns (27.507%)  route 2.759ns (72.493%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.556     5.077    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.478     5.555 f  vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.868     6.423    vga/Q[4]
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.295     6.718 r  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           0.578     7.297    vga/h_count_next[9]_i_3_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.421 f  vga/h_count_next[4]_i_2/O
                         net (fo=15, routed)          1.313     8.734    vga/v_count_next_1
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.150     8.884 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     8.884    vga/h_count_next_0[3]
    SLICE_X8Y30          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.780ns  (logic 1.021ns (27.008%)  route 2.759ns (72.992%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.556     5.077    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.478     5.555 f  vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.868     6.423    vga/Q[4]
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.295     6.718 r  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           0.578     7.297    vga/h_count_next[9]_i_3_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124     7.421 f  vga/h_count_next[4]_i_2/O
                         net (fo=15, routed)          1.313     8.734    vga/v_count_next_1
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124     8.858 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     8.858    vga/h_count_next_0[2]
    SLICE_X8Y30          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    vga/CLK
    SLICE_X9Y30          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.100     1.682    vga/Q[1]
    SLICE_X8Y30          LUT6 (Prop_lut6_I2_O)        0.045     1.727 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.727    vga/h_count_next_0[4]
    SLICE_X8Y30          FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.209ns (65.740%)  route 0.109ns (34.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.440    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.164     1.604 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.109     1.713    vga/v_count_reg_reg[8]_0[2]
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.758 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.758    vga/v_count_next[5]_i_1_n_0
    SLICE_X9Y29          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    vga/CLK
    SLICE_X9Y30          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141     1.582 f  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.133     1.715    vga/Q[0]
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.045     1.760 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    vga/h_count_next_0[0]
    SLICE_X8Y30          FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    vga/CLK
    SLICE_X9Y30          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.133     1.715    vga/Q[0]
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.048     1.763 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    vga/h_count_next_0[1]
    SLICE_X8Y30          FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    vga/CLK
    SLICE_X9Y30          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.137     1.719    vga/Q[0]
    SLICE_X8Y30          LUT4 (Prop_lut4_I2_O)        0.045     1.764 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    vga/h_count_next_0[2]
    SLICE_X8Y30          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    vga/CLK
    SLICE_X9Y30          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.137     1.719    vga/Q[0]
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.048     1.767 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    vga/h_count_next_0[3]
    SLICE_X8Y30          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.209ns (58.982%)  route 0.145ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.440    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.164     1.604 f  vga/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.145     1.749    vga/v_count_reg_reg[8]_0[3]
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    vga/v_count_next[0]_i_1_n_0
    SLICE_X9Y28          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.506%)  route 0.175ns (48.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.439    vga/CLK
    SLICE_X11Y28         FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.175     1.755    vga/v_count_reg_reg[8]_0[6]
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.800    vga/v_count_next[9]_i_2_n_0
    SLICE_X8Y28          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.227ns (63.117%)  route 0.133ns (36.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    vga/CLK
    SLICE_X9Y30          FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.128     1.569 r  vga/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.133     1.702    vga/v_count_reg_reg[8]_0[4]
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.099     1.801 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    vga/v_count_next[4]_i_1_n_0
    SLICE_X9Y29          FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.382%)  route 0.198ns (51.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.439    vga/CLK
    SLICE_X11Y28         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.198     1.779    vga/v_count_reg_reg[8]_0[1]
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.045     1.824 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    vga/v_count_next[2]_i_1_n_0
    SLICE_X9Y29          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           386 Endpoints
Min Delay           386 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x1_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 1.456ns (21.672%)  route 5.263ns (78.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         5.263     6.719    tsg/AR[0]
    SLICE_X9Y26          FDCE                                         f  tsg/pix_x1_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.435     4.776    tsg/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  tsg/pix_x1_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x1_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 1.456ns (21.672%)  route 5.263ns (78.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         5.263     6.719    tsg/AR[0]
    SLICE_X9Y26          FDCE                                         f  tsg/pix_x1_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.435     4.776    tsg/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  tsg/pix_x1_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x2_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 1.456ns (21.672%)  route 5.263ns (78.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         5.263     6.719    tsg/AR[0]
    SLICE_X9Y26          FDCE                                         f  tsg/pix_x2_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.435     4.776    tsg/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  tsg/pix_x2_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x2_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 1.456ns (21.672%)  route 5.263ns (78.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         5.263     6.719    tsg/AR[0]
    SLICE_X9Y26          FDCE                                         f  tsg/pix_x2_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.435     4.776    tsg/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  tsg/pix_x2_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y1_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 1.456ns (21.672%)  route 5.263ns (78.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         5.263     6.719    tsg/AR[0]
    SLICE_X9Y26          FDCE                                         f  tsg/pix_y1_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.435     4.776    tsg/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  tsg/pix_y1_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y2_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 1.456ns (21.672%)  route 5.263ns (78.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         5.263     6.719    tsg/AR[0]
    SLICE_X9Y26          FDCE                                         f  tsg/pix_y2_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.435     4.776    tsg/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  tsg/pix_y2_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 1.456ns (21.672%)  route 5.263ns (78.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         5.263     6.719    vga/AR[0]
    SLICE_X9Y26          FDCE                                         f  vga/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.435     4.776    vga/CLK
    SLICE_X9Y26          FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y1_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.573ns  (logic 1.456ns (22.153%)  route 5.117ns (77.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         5.117     6.573    tsg/AR[0]
    SLICE_X9Y25          FDCE                                         f  tsg/pix_y1_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433     4.774    tsg/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  tsg/pix_y1_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y2_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.573ns  (logic 1.456ns (22.153%)  route 5.117ns (77.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         5.117     6.573    tsg/AR[0]
    SLICE_X9Y25          FDCE                                         f  tsg/pix_y2_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433     4.774    tsg/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  tsg/pix_y2_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.573ns  (logic 1.456ns (22.153%)  route 5.117ns (77.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         5.117     6.573    vga/AR[0]
    SLICE_X8Y25          FDCE                                         f  vga/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433     4.774    vga/CLK
    SLICE_X8Y25          FDCE                                         r  vga/h_count_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.059     0.187    vga/h_count_next[7]
    SLICE_X8Y27          FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.823     1.950    vga/CLK
    SLICE_X8Y27          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    vga/v_count_next[3]
    SLICE_X8Y29          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.952    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X8Y30          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.059     0.207    vga/h_count_next[3]
    SLICE_X9Y30          FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    vga/CLK
    SLICE_X9Y30          FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.091     0.232    vga/v_count_next[2]
    SLICE_X8Y29          FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.952    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.110     0.251    vga/h_count_next[6]
    SLICE_X8Y27          FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.823     1.950    vga/CLK
    SLICE_X8Y27          FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    vga/v_count_next[4]
    SLICE_X9Y30          FDCE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    vga/CLK
    SLICE_X9Y30          FDCE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X8Y30          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.105     0.269    vga/h_count_next[0]
    SLICE_X9Y30          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    vga/CLK
    SLICE_X9Y30          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.112     0.276    vga/v_count_next[9]
    SLICE_X8Y29          FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.952    vga/CLK
    SLICE_X8Y29          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.333%)  route 0.139ns (49.667%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.139     0.280    vga/v_count_next[0]
    SLICE_X11Y28         FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.824     1.951    vga/CLK
    SLICE_X11Y28         FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.145     0.286    vga/h_count_next[8]
    SLICE_X9Y26          FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.821     1.948    vga/CLK
    SLICE_X9Y26          FDCE                                         r  vga/h_count_reg_reg[8]/C





