{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431206102196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431206102197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  9 17:15:02 2015 " "Processing started: Sat May  9 17:15:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431206102197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431206102197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c SoCKit_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c SoCKit_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431206102197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1431206104180 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../user4/spring14/mnn2108/Desktop/lab3-qsys/VGA_LED.sv " "Can't analyze file -- file ../../../user4/spring14/mnn2108/Desktop/lab3-qsys/VGA_LED.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1431206111805 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../user4/spring14/mnn2108/Desktop/lab3-qsys/VGA_LED_Emulator.sv " "Can't analyze file -- file ../../../user4/spring14/mnn2108/Desktop/lab3-qsys/VGA_LED_Emulator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1431206111806 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 SoCKit_top.v(585) " "Verilog HDL Expression warning at SoCKit_top.v(585): truncated literal to match 20 bits" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 585 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1431206111807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoCKit_top.v 1 1 " "Found 1 design units, including 1 entities, in source file SoCKit_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_Top " "Found entity 1: SoCKit_Top" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3/synthesis/lab3.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/lab3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_irq_mapper " "Found entity 1: lab3_irq_mapper" {  } { { "lab3/synthesis/submodules/lab3_irq_mapper.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0 " "Found entity 1: lab3_mm_interconnect_0" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111821 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_mux " "Found entity 1: lab3_mm_interconnect_0_rsp_mux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_demux " "Found entity 1: lab3_mm_interconnect_0_rsp_demux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_mux " "Found entity 1: lab3_mm_interconnect_0_cmd_mux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_demux " "Found entity 1: lab3_mm_interconnect_0_cmd_demux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111827 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111827 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111827 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111827 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431206111830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab3/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab3/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431206111832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab3/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab3/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431206111835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431206111835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_003_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111835 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_003 " "Found entity 2: lab3_mm_interconnect_0_router_003" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431206111835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431206111836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111836 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router " "Found entity 2: lab3_mm_interconnect_0_router" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0 " "Found entity 1: lab3_master_0" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0_p2b_adapter " "Found entity 1: lab3_master_0_p2b_adapter" {  } { { "lab3/synthesis/submodules/lab3_master_0_p2b_adapter.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0_b2p_adapter " "Found entity 1: lab3_master_0_b2p_adapter" {  } { { "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file lab3/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111849 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111849 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111849 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111849 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111849 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111849 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0_timing_adt " "Found entity 1: lab3_master_0_timing_adt" {  } { { "lab3/synthesis/submodules/lab3_master_0_timing_adt.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file lab3/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111852 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111852 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "lab3/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0 " "Found entity 1: lab3_hps_0" {  } { { "lab3/synthesis/submodules/lab3_hps_0.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0_hps_io " "Found entity 1: lab3_hps_0_hps_io" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "lab3/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0_hps_io_border " "Found entity 1: lab3_hps_0_hps_io_border" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0_fpga_interfaces " "Found entity 1: lab3_hps_0_fpga_interfaces" {  } { { "lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/VGA_LED.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/VGA_LED.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LED " "Found entity 1: VGA_LED" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/VGA_LED.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/VGA_LED_Emulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/VGA_LED_Emulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LED_Emulator " "Found entity 1: VGA_LED_Emulator" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/shift_register.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arit.sv 1 1 " "Found 1 design units, including 1 entities, in source file arit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arit " "Found entity 1: arit" {  } { { "arit.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/arit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431206111913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431206111913 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431206111914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoCKit_Top " "Elaborating entity \"SoCKit_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1431206112026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SoCKit_top.v(586) " "Verilog HDL assignment warning at SoCKit_top.v(586): truncated value with size 32 to match size of target (20)" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_n SoCKit_top.v(403) " "Output port \"HSMC_CLKOUT_n\" at SoCKit_top.v(403) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_p SoCKit_top.v(404) " "Output port \"HSMC_CLKOUT_p\" at SoCKit_top.v(404) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT SoCKit_top.v(304) " "Output port \"AUD_DACDAT\" at SoCKit_top.v(304) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_I2C_SCLK SoCKit_top.v(306) " "Output port \"AUD_I2C_SCLK\" at SoCKit_top.v(306) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_MUTE SoCKit_top.v(308) " "Output port \"AUD_MUTE\" at SoCKit_top.v(308) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 308 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK SoCKit_top.v(309) " "Output port \"AUD_XCK\" at SoCKit_top.v(309) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 309 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL SoCKit_top.v(332) " "Output port \"FAN_CTRL\" at SoCKit_top.v(332) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 332 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLK_OUT0 SoCKit_top.v(406) " "Output port \"HSMC_CLK_OUT0\" at SoCKit_top.v(406) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_SCL SoCKit_top.v(415) " "Output port \"HSMC_SCL\" at SoCKit_top.v(415) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 415 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_CS_n SoCKit_top.v(450) " "Output port \"TEMP_CS_n\" at SoCKit_top.v(450) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 450 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_DIN SoCKit_top.v(451) " "Output port \"TEMP_DIN\" at SoCKit_top.v(451) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 451 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_SCLK SoCKit_top.v(453) " "Output port \"TEMP_SCLK\" at SoCKit_top.v(453) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 453 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_EMPTY SoCKit_top.v(458) " "Output port \"USB_EMPTY\" at SoCKit_top.v(458) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 458 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_FULL SoCKit_top.v(459) " "Output port \"USB_FULL\" at SoCKit_top.v(459) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 459 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112028 "|SoCKit_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:u0 " "Elaborating entity \"lab3\" for hierarchy \"lab3:u0\"" {  } { { "SoCKit_top.v" "u0" { Text "/home/gnarlycow/Desktop/lab3-qsys/SoCKit_top.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431206112030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_LED lab3:u0\|VGA_LED:plazer_0 " "Elaborating entity \"VGA_LED\" for hierarchy \"lab3:u0\|VGA_LED:plazer_0\"" {  } { { "lab3/synthesis/lab3.v" "plazer_0" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/lab3.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431206112035 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G VGA_LED.sv(15) " "Output port \"VGA_G\" at VGA_LED.sv(15) has no driver" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/VGA_LED.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112040 "|SoCKit_Top|lab3:u0|VGA_LED:plazer_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B VGA_LED.sv(15) " "Output port \"VGA_B\" at VGA_LED.sv(15) has no driver" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/VGA_LED.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112041 "|SoCKit_Top|lab3:u0|VGA_LED:plazer_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK VGA_LED.sv(16) " "Output port \"VGA_CLK\" at VGA_LED.sv(16) has no driver" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/VGA_LED.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112041 "|SoCKit_Top|lab3:u0|VGA_LED:plazer_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS VGA_LED.sv(16) " "Output port \"VGA_HS\" at VGA_LED.sv(16) has no driver" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/VGA_LED.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112041 "|SoCKit_Top|lab3:u0|VGA_LED:plazer_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS VGA_LED.sv(16) " "Output port \"VGA_VS\" at VGA_LED.sv(16) has no driver" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/VGA_LED.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112041 "|SoCKit_Top|lab3:u0|VGA_LED:plazer_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_n VGA_LED.sv(16) " "Output port \"VGA_BLANK_n\" at VGA_LED.sv(16) has no driver" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/VGA_LED.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112041 "|SoCKit_Top|lab3:u0|VGA_LED:plazer_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_n VGA_LED.sv(17) " "Output port \"VGA_SYNC_n\" at VGA_LED.sv(17) has no driver" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/VGA_LED.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431206112041 "|SoCKit_Top|lab3:u0|VGA_LED:plazer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register lab3:u0\|VGA_LED:plazer_0\|shift_register:SHIFT_REG " "Elaborating entity \"shift_register\" for hierarchy \"lab3:u0\|VGA_LED:plazer_0\|shift_register:SHIFT_REG\"" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "SHIFT_REG" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/VGA_LED.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431206112042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arit lab3:u0\|VGA_LED:plazer_0\|arit:ARITH " "Elaborating entity \"arit\" for hierarchy \"lab3:u0\|VGA_LED:plazer_0\|arit:ARITH\"" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "ARITH" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/VGA_LED.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431206112060 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dsq arit.sv(37) " "Verilog HDL or VHDL warning at arit.sv(37): object \"dsq\" assigned a value but never read" {  } { { "arit.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/arit.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431206112085 "|SoCKit_Top|lab3:u0|VGA_LED:plazer_0|arit:ARITH"}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "exp arit.sv(38) " "Verilog HDL error at arit.sv(38): can't resolve reference to object \"exp\"" {  } { { "arit.sv" "" { Text "/home/gnarlycow/Desktop/lab3-qsys/arit.sv" 38 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431206112364 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "lab3:u0\|VGA_LED:plazer_0\|arit:ARITH " "Can't elaborate user hierarchy \"lab3:u0\|VGA_LED:plazer_0\|arit:ARITH\"" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "ARITH" { Text "/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/VGA_LED.sv" 57 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431206112372 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gnarlycow/Desktop/lab3-qsys/output_files/SoCKit_Top.map.smsg " "Generated suppressed messages file /home/gnarlycow/Desktop/lab3-qsys/output_files/SoCKit_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1431206112409 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1038 " "Peak virtual memory: 1038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431206278772 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May  9 17:17:58 2015 " "Processing ended: Sat May  9 17:17:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431206278772 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:56 " "Elapsed time: 00:02:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431206278772 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:11 " "Total CPU time (on all processors): 00:03:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431206278772 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431206278772 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 27 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 27 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431206279387 ""}
