# CoE168 Exercise

*FPGA, Verilog HDL, Vivado

*Documentations on Doc folder
