// Seed: 3706748965
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri1 id_3;
  assign #1 id_1 = 1;
  wor   id_4 = 1'b0 == 1;
  uwire id_5;
  always @(1 or negedge id_1) for (id_3 = 1; id_1; id_5 = id_1) @(posedge 1);
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
endmodule
