// Seed: 3885199407
module module_0 (
    input wire id_0,
    input tri id_1,
    input uwire id_2,
    output wand id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wand id_8,
    input uwire id_9,
    input wire id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    input supply0 id_14,
    output wand id_15,
    output tri id_16,
    input wand id_17
);
  wire id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26;
endmodule
module module_1 #(
    parameter id_2 = 32'd94
) (
    input wor id_0,
    output tri id_1,
    output uwire _id_2,
    input uwire id_3,
    input wand id_4,
    input tri0 id_5,
    output wor id_6,
    output wor id_7,
    input supply0 id_8,
    input tri id_9
);
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_1,
      id_4,
      id_4,
      id_8,
      id_0,
      id_7,
      id_3,
      id_9,
      id_0,
      id_8,
      id_5,
      id_4,
      id_1,
      id_7,
      id_5
  );
  assign modCall_1.id_11 = 0;
  logic [-1 'b0 &&  id_2  &&  -1 'h0 : 1 'b0 -  -1] id_11;
endmodule
