
00_LED_ON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000524  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000042c  20000000  00000524  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000040  2000042c  00000950  0002042c  2**2
                  ALLOC
  3 .stack        00002004  2000046c  00000990  0002042c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002042c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020454  2**0
                  CONTENTS, READONLY
  6 .debug_info   000069e9  00000000  00000000  000204ad  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000005c3  00000000  00000000  00026e96  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000010b  00000000  00000000  00027459  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000090  00000000  00000000  00027564  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000050  00000000  00000000  000275f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001135f  00000000  00000000  00027644  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00001c09  00000000  00000000  000389a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006e83f  00000000  00000000  0003a5ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000028c  00000000  00000000  000a8dec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	70 24 00 20 65 02 00 00 61 02 00 00 61 02 00 00     p$. e...a...a...
	...
  2c:	61 02 00 00 00 00 00 00 00 00 00 00 61 02 00 00     a...........a...
  3c:	61 02 00 00 61 02 00 00 61 02 00 00 61 02 00 00     a...a...a...a...
  4c:	61 02 00 00 61 02 00 00 61 02 00 00 61 02 00 00     a...a...a...a...
  5c:	61 02 00 00 61 02 00 00 61 02 00 00 61 02 00 00     a...a...a...a...
  6c:	61 02 00 00 61 02 00 00 61 02 00 00 61 02 00 00     a...a...a...a...
  7c:	61 02 00 00 61 02 00 00 61 02 00 00 61 02 00 00     a...a...a...a...
  8c:	61 02 00 00 61 02 00 00 00 00 00 00 00 00 00 00     a...a...........
  9c:	61 02 00 00 61 02 00 00 61 02 00 00 61 02 00 00     a...a...a...a...
  ac:	61 02 00 00 00 00 00 00                             a.......

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	2000042c 	.word	0x2000042c
  d4:	00000000 	.word	0x00000000
  d8:	00000524 	.word	0x00000524

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000430 	.word	0x20000430
 108:	00000524 	.word	0x00000524
 10c:	00000524 	.word	0x00000524
 110:	00000000 	.word	0x00000000

00000114 <AppInit>:
 * Note:            This was taken from the _00_LED_ON provided by
 *                  Microchip Technology Inc. 
 *
 ******************************************************************************/
void AppInit(void)
{
 114:	b510      	push	{r4, lr}
	/*	Clock initialization (CPU, AHB, APBx, Asynchronous Peripheral Clocks)
		The System RC Oscillator (RCSYS) provides the source for the main clock
		at chip startup. It is set to 1MHz.
	*/
	ClocksInit();
 116:	4b04      	ldr	r3, [pc, #16]	; (128 <AppInit+0x14>)
 118:	4798      	blx	r3
	
	// Assign LED0 as OUTPUT
	REG_PORT_DIR0 = LED0_PIN_MASK;
 11a:	2380      	movs	r3, #128	; 0x80
 11c:	029b      	lsls	r3, r3, #10
 11e:	4a03      	ldr	r2, [pc, #12]	; (12c <AppInit+0x18>)
 120:	6013      	str	r3, [r2, #0]
	
	// Set LED0 OFF
	REG_PORT_OUTCLR0 = LED0_PIN_MASK;
 122:	4a03      	ldr	r2, [pc, #12]	; (130 <AppInit+0x1c>)
 124:	6013      	str	r3, [r2, #0]
	

} // AppInit()
 126:	bd10      	pop	{r4, pc}
 128:	00000155 	.word	0x00000155
 12c:	41004400 	.word	0x41004400
 130:	41004414 	.word	0x41004414

00000134 <AppRun>:
 *
 * Note:
 *
 ******************************************************************************/
void AppRun(void)
{
 134:	b530      	push	{r4, r5, lr}
	while(1)
	{
		// Set the drive strength to strong
		PORT->Group[LED0_PORT].PINCFG[LED0_PIN_NUMBER].bit.DRVSTR = 1;
 136:	4905      	ldr	r1, [pc, #20]	; (14c <AppRun+0x18>)
 138:	2251      	movs	r2, #81	; 0x51
 13a:	2540      	movs	r5, #64	; 0x40
		
		// Turn the LED on PA17 ON
		REG_PORT_OUTSET0 = LED0_PIN_MASK;
 13c:	4c04      	ldr	r4, [pc, #16]	; (150 <AppRun+0x1c>)
 13e:	2080      	movs	r0, #128	; 0x80
 140:	0280      	lsls	r0, r0, #10
		PORT->Group[LED0_PORT].PINCFG[LED0_PIN_NUMBER].bit.DRVSTR = 1;
 142:	5c8b      	ldrb	r3, [r1, r2]
 144:	432b      	orrs	r3, r5
 146:	548b      	strb	r3, [r1, r2]
		REG_PORT_OUTSET0 = LED0_PIN_MASK;
 148:	6020      	str	r0, [r4, #0]
 14a:	e7fa      	b.n	142 <AppRun+0xe>
 14c:	41004400 	.word	0x41004400
 150:	41004418 	.word	0x41004418

00000154 <ClocksInit>:

	/* ----------------------------------------------------------------------------------------------
	* 1) Set Flash wait states for 48 MHz (per Table 37-40 in data sheet)
	*/
	
	NVMCTRL->CTRLB.bit.RWS = 1;		/* 1 wait state required @ 3.3V & 48MHz */
 154:	4a34      	ldr	r2, [pc, #208]	; (228 <ClocksInit+0xd4>)
 156:	6853      	ldr	r3, [r2, #4]
 158:	211e      	movs	r1, #30
 15a:	438b      	bics	r3, r1
 15c:	391c      	subs	r1, #28
 15e:	430b      	orrs	r3, r1
 160:	6053      	str	r3, [r2, #4]
		.bit.AAMPEN = 0,		/* Disable automatic amplitude control */
		.bit.EN32K = 1,			/* 32kHz output is disabled */
		.bit.XTALEN = 1			/* Crystal connected to XIN32/XOUT32 */
	};
	// Write these settings
	SYSCTRL->XOSC32K.reg = sysctrl_xosc32k.reg;
 162:	4b32      	ldr	r3, [pc, #200]	; (22c <ClocksInit+0xd8>)
 164:	2283      	movs	r2, #131	; 0x83
 166:	0092      	lsls	r2, r2, #2
 168:	829a      	strh	r2, [r3, #20]
	// Enable the Oscillator - Separate step per data sheet recommendation (sec 17.6.3)
	SYSCTRL->XOSC32K.bit.ENABLE = 1;
 16a:	8a9a      	ldrh	r2, [r3, #20]
 16c:	430a      	orrs	r2, r1
 16e:	829a      	strh	r2, [r3, #20]
	
	// Wait for XOSC32K to stabilize
	while(!SYSCTRL->PCLKSR.bit.XOSC32KRDY);
 170:	001a      	movs	r2, r3
 172:	68d3      	ldr	r3, [r2, #12]
 174:	079b      	lsls	r3, r3, #30
 176:	d5fc      	bpl.n	172 <ClocksInit+0x1e>
	{
		.bit.DIV = 1,								/* Set output division factor = 1 */
		.bit.ID = GENERIC_CLOCK_GENERATOR_XOSC32K	/* Apply division factor to Generator 1 */
	};
	// Write these settings
	GCLK->GENDIV.reg = gclk1_gendiv.reg;
 178:	4b2d      	ldr	r3, [pc, #180]	; (230 <ClocksInit+0xdc>)
 17a:	2202      	movs	r2, #2
 17c:	32ff      	adds	r2, #255	; 0xff
 17e:	609a      	str	r2, [r3, #8]
	
	// Configure Generic Clock Generator 1 with XOSC32K as source
	GCLK_GENCTRL_Type gclk1_genctrl = 
 180:	4a2c      	ldr	r2, [pc, #176]	; (234 <ClocksInit+0xe0>)
		.bit.GENEN = 1,			/* Enable the generator */
		.bit.SRC = 0x05,		/* Generator source: XOSC32K output */
		.bit.ID = GENERIC_CLOCK_GENERATOR_XOSC32K			/* Generator ID: 1 */
	};
	// Write these settings
	GCLK->GENCTRL.reg = gclk1_genctrl.reg;
 182:	605a      	str	r2, [r3, #4]
	// GENCTRL is Write-Synchronized...so wait for write to complete
	while(GCLK->STATUS.bit.SYNCBUSY);
 184:	001a      	movs	r2, r3
 186:	7853      	ldrb	r3, [r2, #1]
 188:	09db      	lsrs	r3, r3, #7
 18a:	d1fc      	bne.n	186 <ClocksInit+0x32>
		.bit.CLKEN = 1,			/* Enable the Generic Clock */
		.bit.GEN = GENERIC_CLOCK_GENERATOR_XOSC32K, 	/* Generic Clock Generator 1 is the source */
		.bit.ID = 0x00			/* Generic Clock Multiplexer 0 (DFLL48M Reference) */
	};
	// Write these settings
	GCLK->CLKCTRL.reg = gclk_clkctrl.reg;
 18c:	4b28      	ldr	r3, [pc, #160]	; (230 <ClocksInit+0xdc>)
 18e:	2282      	movs	r2, #130	; 0x82
 190:	01d2      	lsls	r2, r2, #7
 192:	805a      	strh	r2, [r3, #2]
	// Enable the DFLL48M in open loop mode. Without this step, attempts to go into closed loop mode at 48 MHz will
	// result in Processor Reset (you'll be at the in the Reset_Handler in startup_samd21.c).
	// PCLKSR.DFLLRDY must be one before writing to the DFLL Control register
	// Note that the DFLLRDY bit represents status of register synchronization - NOT clock stability
	// (see Data Sheet 17.6.14 Synchronization for detail)
	while(!SYSCTRL->PCLKSR.bit.DFLLRDY);
 194:	4a25      	ldr	r2, [pc, #148]	; (22c <ClocksInit+0xd8>)
 196:	68d3      	ldr	r3, [r2, #12]
 198:	06db      	lsls	r3, r3, #27
 19a:	d5fc      	bpl.n	196 <ClocksInit+0x42>
	SYSCTRL->DFLLCTRL.reg = (uint16_t)(SYSCTRL_DFLLCTRL_ENABLE);
 19c:	2202      	movs	r2, #2
 19e:	4b23      	ldr	r3, [pc, #140]	; (22c <ClocksInit+0xd8>)
 1a0:	849a      	strh	r2, [r3, #36]	; 0x24
	while(!SYSCTRL->PCLKSR.bit.DFLLRDY);
 1a2:	001a      	movs	r2, r3
 1a4:	68d3      	ldr	r3, [r2, #12]
 1a6:	06db      	lsls	r3, r3, #27
 1a8:	d5fc      	bpl.n	1a4 <ClocksInit+0x50>
		.bit.CSTEP = 31,		/* Coarse step - use half of the max value (63) */
		.bit.FSTEP = 511,		/* Fine step - use half of the max value (1023) */
		.bit.MUL = 1465			/* Multiplier = MAIN_CLK_FREQ (48MHz) / EXT_32K_CLK_FREQ (32768 Hz) */
	};
	// Write these settings
	SYSCTRL->DFLLMUL.reg = sysctrl_dfllmul.reg;
 1aa:	4b20      	ldr	r3, [pc, #128]	; (22c <ClocksInit+0xd8>)
 1ac:	4a22      	ldr	r2, [pc, #136]	; (238 <ClocksInit+0xe4>)
 1ae:	62da      	str	r2, [r3, #44]	; 0x2c
	// Wait for synchronization
	while(!SYSCTRL->PCLKSR.bit.DFLLRDY);
 1b0:	001a      	movs	r2, r3
 1b2:	68d3      	ldr	r3, [r2, #12]
 1b4:	06db      	lsls	r3, r3, #27
 1b6:	d5fc      	bpl.n	1b2 <ClocksInit+0x5e>
	
	// To reduce lock time, load factory calibrated values into DFLLVAL (cf. Data Sheet 17.6.7.1)
	// Location of value is defined in Data Sheet Table 10-5. NVM Software Calibration Area Mapping
	
	// Get factory calibrated value for "DFLL48M COARSE CAL" from NVM Software Calibration Area
	tempDFLL48CalibrationCoarse = *(uint32_t*)FUSES_DFLL48M_COARSE_CAL_ADDR;
 1b8:	4b20      	ldr	r3, [pc, #128]	; (23c <ClocksInit+0xe8>)
	tempDFLL48CalibrationCoarse &= FUSES_DFLL48M_COARSE_CAL_Msk;
	tempDFLL48CalibrationCoarse = tempDFLL48CalibrationCoarse>>FUSES_DFLL48M_COARSE_CAL_Pos;
	// Write the coarse calibration value
	SYSCTRL->DFLLVAL.bit.COARSE = tempDFLL48CalibrationCoarse;
 1ba:	681a      	ldr	r2, [r3, #0]
 1bc:	491b      	ldr	r1, [pc, #108]	; (22c <ClocksInit+0xd8>)
 1be:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 1c0:	0e92      	lsrs	r2, r2, #26
 1c2:	0292      	lsls	r2, r2, #10
 1c4:	481e      	ldr	r0, [pc, #120]	; (240 <ClocksInit+0xec>)
 1c6:	4003      	ands	r3, r0
 1c8:	4313      	orrs	r3, r2
 1ca:	628b      	str	r3, [r1, #40]	; 0x28
	// Switch DFLL48M to Closed Loop mode and enable WAITLOCK
	while(!SYSCTRL->PCLKSR.bit.DFLLRDY);
 1cc:	000a      	movs	r2, r1
 1ce:	68d3      	ldr	r3, [r2, #12]
 1d0:	06db      	lsls	r3, r3, #27
 1d2:	d5fc      	bpl.n	1ce <ClocksInit+0x7a>
	SYSCTRL->DFLLCTRL.reg |= (uint16_t) (SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_WAITLOCK);
 1d4:	4a15      	ldr	r2, [pc, #84]	; (22c <ClocksInit+0xd8>)
 1d6:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 1d8:	491a      	ldr	r1, [pc, #104]	; (244 <ClocksInit+0xf0>)
 1da:	430b      	orrs	r3, r1
 1dc:	8493      	strh	r3, [r2, #36]	; 0x24
		.bit.IDC = 1,			/* Generator duty cycle is 50/50 */
		.bit.GENEN = 1,			/* Enable the generator */
		.bit.SRC = 0x07,		/* Generator source: DFLL48M output */
		.bit.ID = GENERIC_CLOCK_GENERATOR_MAIN			/* Generator ID: 0 */
	};
	GCLK->GENCTRL.reg = gclk_genctrl0.reg;
 1de:	4b14      	ldr	r3, [pc, #80]	; (230 <ClocksInit+0xdc>)
 1e0:	4a19      	ldr	r2, [pc, #100]	; (248 <ClocksInit+0xf4>)
 1e2:	605a      	str	r2, [r3, #4]
	// GENCTRL is Write-Synchronized...so wait for write to complete
	while(GCLK->STATUS.bit.SYNCBUSY);
 1e4:	001a      	movs	r2, r3
 1e6:	7853      	ldrb	r3, [r2, #1]
 1e8:	09db      	lsrs	r3, r3, #7
 1ea:	d1fc      	bne.n	1e6 <ClocksInit+0x92>
		.bit.PMUX = 7,			/* Peripheral Function H selected (GCLK_IO[0]) */
		.bit.PMUXEN = 1,		/* Enable peripheral Multiplexer */
		.bit.PINMASK = (uint16_t)(1 << (28-16)) /* Select the pin(s) to be configured */
	};
	// Write these settings
	PORT->Group[0].WRCONFIG.reg = port0_wrconfig.reg;
 1ec:	4b17      	ldr	r3, [pc, #92]	; (24c <ClocksInit+0xf8>)
 1ee:	4a18      	ldr	r2, [pc, #96]	; (250 <ClocksInit+0xfc>)
 1f0:	629a      	str	r2, [r3, #40]	; 0x28
	
	/* ----------------------------------------------------------------------------------------------
	* 7) Modify prescaler value of OSC8M to produce 8MHz output
	*/

	SYSCTRL->OSC8M.bit.PRESC = 0;		/* Prescale by 1 */
 1f2:	4b0e      	ldr	r3, [pc, #56]	; (22c <ClocksInit+0xd8>)
 1f4:	6a1a      	ldr	r2, [r3, #32]
 1f6:	4917      	ldr	r1, [pc, #92]	; (254 <ClocksInit+0x100>)
 1f8:	400a      	ands	r2, r1
 1fa:	621a      	str	r2, [r3, #32]
	SYSCTRL->OSC8M.bit.ONDEMAND = 0 ;	/* Oscillator is always on if enabled */
 1fc:	6a1a      	ldr	r2, [r3, #32]
 1fe:	2180      	movs	r1, #128	; 0x80
 200:	438a      	bics	r2, r1
 202:	621a      	str	r2, [r3, #32]
	{
		.bit.DIV = 1,								/* Set output division factor = 1 */
		.bit.ID = GENERIC_CLOCK_GENERATOR_OSC8M		/* Apply division factor to Generator 3 */
	};
	// Write these settings
	GCLK->GENDIV.reg = gclk3_gendiv.reg;
 204:	4b0a      	ldr	r3, [pc, #40]	; (230 <ClocksInit+0xdc>)
 206:	2204      	movs	r2, #4
 208:	32ff      	adds	r2, #255	; 0xff
 20a:	609a      	str	r2, [r3, #8]
	
	// Configure Generic Clock Generator 3 with OSC8M as source
	GCLK_GENCTRL_Type gclk3_genctrl = 
 20c:	4a12      	ldr	r2, [pc, #72]	; (258 <ClocksInit+0x104>)
		.bit.GENEN = 1,			/* Enable the generator */
		.bit.SRC = 0x06,		/* Generator source: OSC8M output */
		.bit.ID = GENERIC_CLOCK_GENERATOR_OSC8M			/* Generator ID: 3 */
	};
	// Write these settings
	GCLK->GENCTRL.reg = gclk3_genctrl.reg;
 20e:	605a      	str	r2, [r3, #4]
	// GENCTRL is Write-Synchronized...so wait for write to complete
	while(GCLK->STATUS.bit.SYNCBUSY);
 210:	001a      	movs	r2, r3
 212:	7853      	ldrb	r3, [r2, #1]
 214:	09db      	lsrs	r3, r3, #7
 216:	d1fc      	bne.n	212 <ClocksInit+0xbe>
	
	/* ----------------------------------------------------------------------------------------------
	* 9) Set CPU and APBx BUS Clocks to 48MHz
	*/
	PM->CPUSEL.reg  = PM_CPUSEL_CPUDIV_DIV1 ;
 218:	4b10      	ldr	r3, [pc, #64]	; (25c <ClocksInit+0x108>)
 21a:	2200      	movs	r2, #0
 21c:	721a      	strb	r2, [r3, #8]
	PM->APBASEL.reg = PM_APBASEL_APBADIV_DIV1_Val ;
 21e:	725a      	strb	r2, [r3, #9]
	PM->APBBSEL.reg = PM_APBBSEL_APBBDIV_DIV1_Val ;
 220:	729a      	strb	r2, [r3, #10]
	PM->APBCSEL.reg = PM_APBCSEL_APBCDIV_DIV1_Val ;
 222:	72da      	strb	r2, [r3, #11]
	
 224:	4770      	bx	lr
 226:	46c0      	nop			; (mov r8, r8)
 228:	41004000 	.word	0x41004000
 22c:	40000800 	.word	0x40000800
 230:	40000c00 	.word	0x40000c00
 234:	00030501 	.word	0x00030501
 238:	7dff05b9 	.word	0x7dff05b9
 23c:	00806024 	.word	0x00806024
 240:	ffff03ff 	.word	0xffff03ff
 244:	00000804 	.word	0x00000804
 248:	000b0700 	.word	0x000b0700
 24c:	41004400 	.word	0x41004400
 250:	d7011000 	.word	0xd7011000
 254:	fffffcff 	.word	0xfffffcff
 258:	00030603 	.word	0x00030603
 25c:	40000400 	.word	0x40000400

00000260 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 260:	e7fe      	b.n	260 <Dummy_Handler>
	...

00000264 <Reset_Handler>:
{
 264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
 266:	4a2a      	ldr	r2, [pc, #168]	; (310 <Reset_Handler+0xac>)
 268:	4b2a      	ldr	r3, [pc, #168]	; (314 <Reset_Handler+0xb0>)
 26a:	429a      	cmp	r2, r3
 26c:	d011      	beq.n	292 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
 26e:	001a      	movs	r2, r3
 270:	4b29      	ldr	r3, [pc, #164]	; (318 <Reset_Handler+0xb4>)
 272:	429a      	cmp	r2, r3
 274:	d20d      	bcs.n	292 <Reset_Handler+0x2e>
 276:	4a29      	ldr	r2, [pc, #164]	; (31c <Reset_Handler+0xb8>)
 278:	3303      	adds	r3, #3
 27a:	1a9b      	subs	r3, r3, r2
 27c:	089b      	lsrs	r3, r3, #2
 27e:	3301      	adds	r3, #1
 280:	009b      	lsls	r3, r3, #2
 282:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
 284:	4823      	ldr	r0, [pc, #140]	; (314 <Reset_Handler+0xb0>)
 286:	4922      	ldr	r1, [pc, #136]	; (310 <Reset_Handler+0xac>)
 288:	588c      	ldr	r4, [r1, r2]
 28a:	5084      	str	r4, [r0, r2]
 28c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 28e:	429a      	cmp	r2, r3
 290:	d1fa      	bne.n	288 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
 292:	4a23      	ldr	r2, [pc, #140]	; (320 <Reset_Handler+0xbc>)
 294:	4b23      	ldr	r3, [pc, #140]	; (324 <Reset_Handler+0xc0>)
 296:	429a      	cmp	r2, r3
 298:	d20a      	bcs.n	2b0 <Reset_Handler+0x4c>
 29a:	43d3      	mvns	r3, r2
 29c:	4921      	ldr	r1, [pc, #132]	; (324 <Reset_Handler+0xc0>)
 29e:	185b      	adds	r3, r3, r1
 2a0:	2103      	movs	r1, #3
 2a2:	438b      	bics	r3, r1
 2a4:	3304      	adds	r3, #4
 2a6:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
 2a8:	2100      	movs	r1, #0
 2aa:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
 2ac:	4293      	cmp	r3, r2
 2ae:	d1fc      	bne.n	2aa <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 2b0:	4a1d      	ldr	r2, [pc, #116]	; (328 <Reset_Handler+0xc4>)
 2b2:	21ff      	movs	r1, #255	; 0xff
 2b4:	4b1d      	ldr	r3, [pc, #116]	; (32c <Reset_Handler+0xc8>)
 2b6:	438b      	bics	r3, r1
 2b8:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 2ba:	39fd      	subs	r1, #253	; 0xfd
 2bc:	2390      	movs	r3, #144	; 0x90
 2be:	005b      	lsls	r3, r3, #1
 2c0:	4a1b      	ldr	r2, [pc, #108]	; (330 <Reset_Handler+0xcc>)
 2c2:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
 2c4:	4a1b      	ldr	r2, [pc, #108]	; (334 <Reset_Handler+0xd0>)
 2c6:	78d3      	ldrb	r3, [r2, #3]
 2c8:	2503      	movs	r5, #3
 2ca:	43ab      	bics	r3, r5
 2cc:	2402      	movs	r4, #2
 2ce:	4323      	orrs	r3, r4
 2d0:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
 2d2:	78d3      	ldrb	r3, [r2, #3]
 2d4:	270c      	movs	r7, #12
 2d6:	43bb      	bics	r3, r7
 2d8:	2608      	movs	r6, #8
 2da:	4333      	orrs	r3, r6
 2dc:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
 2de:	4b16      	ldr	r3, [pc, #88]	; (338 <Reset_Handler+0xd4>)
 2e0:	7b98      	ldrb	r0, [r3, #14]
 2e2:	2230      	movs	r2, #48	; 0x30
 2e4:	4390      	bics	r0, r2
 2e6:	2220      	movs	r2, #32
 2e8:	4310      	orrs	r0, r2
 2ea:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 2ec:	7b99      	ldrb	r1, [r3, #14]
 2ee:	43b9      	bics	r1, r7
 2f0:	4331      	orrs	r1, r6
 2f2:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 2f4:	7b9a      	ldrb	r2, [r3, #14]
 2f6:	43aa      	bics	r2, r5
 2f8:	4322      	orrs	r2, r4
 2fa:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
 2fc:	4a0f      	ldr	r2, [pc, #60]	; (33c <Reset_Handler+0xd8>)
 2fe:	6853      	ldr	r3, [r2, #4]
 300:	2180      	movs	r1, #128	; 0x80
 302:	430b      	orrs	r3, r1
 304:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 306:	4b0e      	ldr	r3, [pc, #56]	; (340 <Reset_Handler+0xdc>)
 308:	4798      	blx	r3
        main();
 30a:	4b0e      	ldr	r3, [pc, #56]	; (344 <Reset_Handler+0xe0>)
 30c:	4798      	blx	r3
 30e:	e7fe      	b.n	30e <Reset_Handler+0xaa>
 310:	00000524 	.word	0x00000524
 314:	20000000 	.word	0x20000000
 318:	2000042c 	.word	0x2000042c
 31c:	20000004 	.word	0x20000004
 320:	2000042c 	.word	0x2000042c
 324:	2000046c 	.word	0x2000046c
 328:	e000ed00 	.word	0xe000ed00
 32c:	00000000 	.word	0x00000000
 330:	41007000 	.word	0x41007000
 334:	41005000 	.word	0x41005000
 338:	41004800 	.word	0x41004800
 33c:	41004000 	.word	0x41004000
 340:	0000035d 	.word	0x0000035d
 344:	00000349 	.word	0x00000349

00000348 <main>:
 *
 * Note:
 *
 ******************************************************************************/
int main(void)
{
 348:	b510      	push	{r4, lr}
	// CMSIS compliant function not used
	//SystemInit();
	
	// Application hardware and software initialization 
	AppInit();
 34a:	4b02      	ldr	r3, [pc, #8]	; (354 <main+0xc>)
 34c:	4798      	blx	r3

	// Super loop
	while(1)
	{
		// Run your application
		AppRun();
 34e:	4c02      	ldr	r4, [pc, #8]	; (358 <main+0x10>)
 350:	47a0      	blx	r4
 352:	e7fd      	b.n	350 <main+0x8>
 354:	00000115 	.word	0x00000115
 358:	00000135 	.word	0x00000135

0000035c <__libc_init_array>:
 35c:	b570      	push	{r4, r5, r6, lr}
 35e:	4e0d      	ldr	r6, [pc, #52]	; (394 <__libc_init_array+0x38>)
 360:	4d0d      	ldr	r5, [pc, #52]	; (398 <__libc_init_array+0x3c>)
 362:	2400      	movs	r4, #0
 364:	1bad      	subs	r5, r5, r6
 366:	10ad      	asrs	r5, r5, #2
 368:	d005      	beq.n	376 <__libc_init_array+0x1a>
 36a:	00a3      	lsls	r3, r4, #2
 36c:	58f3      	ldr	r3, [r6, r3]
 36e:	3401      	adds	r4, #1
 370:	4798      	blx	r3
 372:	42a5      	cmp	r5, r4
 374:	d1f9      	bne.n	36a <__libc_init_array+0xe>
 376:	f000 f8c3 	bl	500 <_init>
 37a:	4e08      	ldr	r6, [pc, #32]	; (39c <__libc_init_array+0x40>)
 37c:	4d08      	ldr	r5, [pc, #32]	; (3a0 <__libc_init_array+0x44>)
 37e:	2400      	movs	r4, #0
 380:	1bad      	subs	r5, r5, r6
 382:	10ad      	asrs	r5, r5, #2
 384:	d005      	beq.n	392 <__libc_init_array+0x36>
 386:	00a3      	lsls	r3, r4, #2
 388:	58f3      	ldr	r3, [r6, r3]
 38a:	3401      	adds	r4, #1
 38c:	4798      	blx	r3
 38e:	42a5      	cmp	r5, r4
 390:	d1f9      	bne.n	386 <__libc_init_array+0x2a>
 392:	bd70      	pop	{r4, r5, r6, pc}
 394:	0000050c 	.word	0x0000050c
 398:	0000050c 	.word	0x0000050c
 39c:	0000050c 	.word	0x0000050c
 3a0:	00000514 	.word	0x00000514

000003a4 <register_fini>:
 3a4:	4b03      	ldr	r3, [pc, #12]	; (3b4 <register_fini+0x10>)
 3a6:	b510      	push	{r4, lr}
 3a8:	2b00      	cmp	r3, #0
 3aa:	d002      	beq.n	3b2 <register_fini+0xe>
 3ac:	4802      	ldr	r0, [pc, #8]	; (3b8 <register_fini+0x14>)
 3ae:	f000 f805 	bl	3bc <atexit>
 3b2:	bd10      	pop	{r4, pc}
 3b4:	00000000 	.word	0x00000000
 3b8:	000003cd 	.word	0x000003cd

000003bc <atexit>:
 3bc:	b510      	push	{r4, lr}
 3be:	0001      	movs	r1, r0
 3c0:	2300      	movs	r3, #0
 3c2:	2200      	movs	r2, #0
 3c4:	2000      	movs	r0, #0
 3c6:	f000 f81f 	bl	408 <__register_exitproc>
 3ca:	bd10      	pop	{r4, pc}

000003cc <__libc_fini_array>:
 3cc:	b570      	push	{r4, r5, r6, lr}
 3ce:	4b09      	ldr	r3, [pc, #36]	; (3f4 <__libc_fini_array+0x28>)
 3d0:	4c09      	ldr	r4, [pc, #36]	; (3f8 <__libc_fini_array+0x2c>)
 3d2:	1ae4      	subs	r4, r4, r3
 3d4:	10a4      	asrs	r4, r4, #2
 3d6:	d009      	beq.n	3ec <__libc_fini_array+0x20>
 3d8:	4a08      	ldr	r2, [pc, #32]	; (3fc <__libc_fini_array+0x30>)
 3da:	18a5      	adds	r5, r4, r2
 3dc:	00ad      	lsls	r5, r5, #2
 3de:	18ed      	adds	r5, r5, r3
 3e0:	682b      	ldr	r3, [r5, #0]
 3e2:	3c01      	subs	r4, #1
 3e4:	4798      	blx	r3
 3e6:	3d04      	subs	r5, #4
 3e8:	2c00      	cmp	r4, #0
 3ea:	d1f9      	bne.n	3e0 <__libc_fini_array+0x14>
 3ec:	f000 f892 	bl	514 <_fini>
 3f0:	bd70      	pop	{r4, r5, r6, pc}
 3f2:	46c0      	nop			; (mov r8, r8)
 3f4:	00000520 	.word	0x00000520
 3f8:	00000524 	.word	0x00000524
 3fc:	3fffffff 	.word	0x3fffffff

00000400 <__retarget_lock_acquire_recursive>:
 400:	4770      	bx	lr
 402:	46c0      	nop			; (mov r8, r8)

00000404 <__retarget_lock_release_recursive>:
 404:	4770      	bx	lr
 406:	46c0      	nop			; (mov r8, r8)

00000408 <__register_exitproc>:
 408:	b5f0      	push	{r4, r5, r6, r7, lr}
 40a:	464e      	mov	r6, r9
 40c:	4645      	mov	r5, r8
 40e:	46de      	mov	lr, fp
 410:	4657      	mov	r7, sl
 412:	b5e0      	push	{r5, r6, r7, lr}
 414:	4d36      	ldr	r5, [pc, #216]	; (4f0 <__register_exitproc+0xe8>)
 416:	b083      	sub	sp, #12
 418:	0006      	movs	r6, r0
 41a:	6828      	ldr	r0, [r5, #0]
 41c:	4698      	mov	r8, r3
 41e:	000f      	movs	r7, r1
 420:	4691      	mov	r9, r2
 422:	f7ff ffed 	bl	400 <__retarget_lock_acquire_recursive>
 426:	4b33      	ldr	r3, [pc, #204]	; (4f4 <__register_exitproc+0xec>)
 428:	681c      	ldr	r4, [r3, #0]
 42a:	23a4      	movs	r3, #164	; 0xa4
 42c:	005b      	lsls	r3, r3, #1
 42e:	58e0      	ldr	r0, [r4, r3]
 430:	2800      	cmp	r0, #0
 432:	d052      	beq.n	4da <__register_exitproc+0xd2>
 434:	6843      	ldr	r3, [r0, #4]
 436:	2b1f      	cmp	r3, #31
 438:	dc13      	bgt.n	462 <__register_exitproc+0x5a>
 43a:	1c5a      	adds	r2, r3, #1
 43c:	9201      	str	r2, [sp, #4]
 43e:	2e00      	cmp	r6, #0
 440:	d128      	bne.n	494 <__register_exitproc+0x8c>
 442:	9a01      	ldr	r2, [sp, #4]
 444:	3302      	adds	r3, #2
 446:	009b      	lsls	r3, r3, #2
 448:	6042      	str	r2, [r0, #4]
 44a:	501f      	str	r7, [r3, r0]
 44c:	6828      	ldr	r0, [r5, #0]
 44e:	f7ff ffd9 	bl	404 <__retarget_lock_release_recursive>
 452:	2000      	movs	r0, #0
 454:	b003      	add	sp, #12
 456:	bc3c      	pop	{r2, r3, r4, r5}
 458:	4690      	mov	r8, r2
 45a:	4699      	mov	r9, r3
 45c:	46a2      	mov	sl, r4
 45e:	46ab      	mov	fp, r5
 460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 462:	4b25      	ldr	r3, [pc, #148]	; (4f8 <__register_exitproc+0xf0>)
 464:	2b00      	cmp	r3, #0
 466:	d03d      	beq.n	4e4 <__register_exitproc+0xdc>
 468:	20c8      	movs	r0, #200	; 0xc8
 46a:	0040      	lsls	r0, r0, #1
 46c:	e000      	b.n	470 <__register_exitproc+0x68>
 46e:	bf00      	nop
 470:	2800      	cmp	r0, #0
 472:	d037      	beq.n	4e4 <__register_exitproc+0xdc>
 474:	22a4      	movs	r2, #164	; 0xa4
 476:	2300      	movs	r3, #0
 478:	0052      	lsls	r2, r2, #1
 47a:	58a1      	ldr	r1, [r4, r2]
 47c:	6043      	str	r3, [r0, #4]
 47e:	6001      	str	r1, [r0, #0]
 480:	50a0      	str	r0, [r4, r2]
 482:	3240      	adds	r2, #64	; 0x40
 484:	5083      	str	r3, [r0, r2]
 486:	3204      	adds	r2, #4
 488:	5083      	str	r3, [r0, r2]
 48a:	3301      	adds	r3, #1
 48c:	9301      	str	r3, [sp, #4]
 48e:	2300      	movs	r3, #0
 490:	2e00      	cmp	r6, #0
 492:	d0d6      	beq.n	442 <__register_exitproc+0x3a>
 494:	009a      	lsls	r2, r3, #2
 496:	4692      	mov	sl, r2
 498:	4482      	add	sl, r0
 49a:	464a      	mov	r2, r9
 49c:	2188      	movs	r1, #136	; 0x88
 49e:	4654      	mov	r4, sl
 4a0:	5062      	str	r2, [r4, r1]
 4a2:	22c4      	movs	r2, #196	; 0xc4
 4a4:	0052      	lsls	r2, r2, #1
 4a6:	4691      	mov	r9, r2
 4a8:	4481      	add	r9, r0
 4aa:	464a      	mov	r2, r9
 4ac:	3987      	subs	r1, #135	; 0x87
 4ae:	4099      	lsls	r1, r3
 4b0:	6812      	ldr	r2, [r2, #0]
 4b2:	468b      	mov	fp, r1
 4b4:	430a      	orrs	r2, r1
 4b6:	4694      	mov	ip, r2
 4b8:	464a      	mov	r2, r9
 4ba:	4661      	mov	r1, ip
 4bc:	6011      	str	r1, [r2, #0]
 4be:	2284      	movs	r2, #132	; 0x84
 4c0:	4641      	mov	r1, r8
 4c2:	0052      	lsls	r2, r2, #1
 4c4:	50a1      	str	r1, [r4, r2]
 4c6:	2e02      	cmp	r6, #2
 4c8:	d1bb      	bne.n	442 <__register_exitproc+0x3a>
 4ca:	0002      	movs	r2, r0
 4cc:	465c      	mov	r4, fp
 4ce:	328d      	adds	r2, #141	; 0x8d
 4d0:	32ff      	adds	r2, #255	; 0xff
 4d2:	6811      	ldr	r1, [r2, #0]
 4d4:	430c      	orrs	r4, r1
 4d6:	6014      	str	r4, [r2, #0]
 4d8:	e7b3      	b.n	442 <__register_exitproc+0x3a>
 4da:	0020      	movs	r0, r4
 4dc:	304d      	adds	r0, #77	; 0x4d
 4de:	30ff      	adds	r0, #255	; 0xff
 4e0:	50e0      	str	r0, [r4, r3]
 4e2:	e7a7      	b.n	434 <__register_exitproc+0x2c>
 4e4:	6828      	ldr	r0, [r5, #0]
 4e6:	f7ff ff8d 	bl	404 <__retarget_lock_release_recursive>
 4ea:	2001      	movs	r0, #1
 4ec:	4240      	negs	r0, r0
 4ee:	e7b1      	b.n	454 <__register_exitproc+0x4c>
 4f0:	20000428 	.word	0x20000428
 4f4:	000004fc 	.word	0x000004fc
 4f8:	00000000 	.word	0x00000000

000004fc <_global_impure_ptr>:
 4fc:	20000000                                ... 

00000500 <_init>:
 500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 502:	46c0      	nop			; (mov r8, r8)
 504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 506:	bc08      	pop	{r3}
 508:	469e      	mov	lr, r3
 50a:	4770      	bx	lr

0000050c <__init_array_start>:
 50c:	000003a5 	.word	0x000003a5

00000510 <__frame_dummy_init_array_entry>:
 510:	000000dd                                ....

00000514 <_fini>:
 514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 516:	46c0      	nop			; (mov r8, r8)
 518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 51a:	bc08      	pop	{r3}
 51c:	469e      	mov	lr, r3
 51e:	4770      	bx	lr

00000520 <__fini_array_start>:
 520:	000000b5 	.word	0x000000b5
