INFO-FLOW: Workspace /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Nov 16 17:03:54 CET 2023
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Command       ap_part_info done; 1.66 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.99 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.47 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.82 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.76 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.49 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.69 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.91 sec.
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:74
Execute         send_msg_by_id WARNING @200-471@%s%s 6 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.72 sec.
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.32 sec.
Command         tidy_31 done; 4.08 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.23 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.97 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/pominiq/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.29 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1501.246 ; gain = 1097.754 ; free physical = 593 ; free virtual = 3434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1501.246 ; gain = 1097.754 ; free physical = 607 ; free virtual = 3448
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.18 sec.
Execute           llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/pominiq/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.13 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 1.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1501.246 ; gain = 1097.754 ; free physical = 669 ; free virtual = 3389
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.76 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1501.246 ; gain = 1097.754 ; free physical = 650 ; free virtual = 3373
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_dense_resource.h:44) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_dense_resource.h:44) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' automatically.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 288.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 320.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w9.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.1'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv_stream.h:214:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 7 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>'.
Command           transform done; 13.03 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:44:17)...320 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:44:43)...289 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...39 expression(s) balanced.
Command           transform done; 3.68 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1501.246 ; gain = 1097.754 ; free physical = 2213 ; free virtual = 4701
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:44:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:13) as the option is not applicable to function pipelining.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>': loop nest is not flattened.
Command           transform done; 8.85 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1501.246 ; gain = 1097.754 ; free physical = 2138 ; free virtual = 4624
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 28.96 sec.
Command       elaborate done; 54.5 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' to 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 57.32 seconds; current allocated memory: 281.736 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 282.801 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 283.043 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
BIND OPTION: model=relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 283.262 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 284.913 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         bind -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 286.785 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.38 sec.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 293.625 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.83 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.sched.adb -f 
Command         db_write done; 0.63 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         bind -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.06 sec.
INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 299.918 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 1.37 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.bind.adb -f 
Command         db_write done; 0.52 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 300.299 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 300.664 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 301.418 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         bind -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 302.309 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.06 sec.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 307.243 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.8 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.sched.adb -f 
Command         db_write done; 0.41 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 312.214 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.bind.rpt 
Command         syn_report done; 1.24 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.bind.adb -f 
Command         db_write done; 0.43 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 312.916 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 313.648 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.52 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 314.085 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.14 sec.
INFO: [HLS 200-111]  Elapsed time: 2.26 seconds; current allocated memory: 316.529 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 1.5 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_1151_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffcud' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 318.797 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Command         syn_report done; 0.14 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.61 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 323.347 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.adb 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bufYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bug8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bukbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bulbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bumb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
Command         create_rtl_model done; 0.59 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 328.137 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.rpt 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_bufftde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffwdI' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' is 7601 from HDL expression: (1'b1 == ap_CS_fsm_state10)
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10ns_26_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10s_26_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11ns_26_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_26_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_12ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_12s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_6ns_22_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_6s_22_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_7ns_23_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_7s_23_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_8ns_24_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_8s_24_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_9ns_25_1_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_9s_25_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
Command         create_rtl_model done; 0.94 sec.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 347.122 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.rpt 
Command         syn_report done; 0.55 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.xml 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.rpt 
Command         syn_report done; 2.07 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.adb 
Command         db_write done; 1.59 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 5.03 seconds; current allocated memory: 376.025 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.adb 
Command         db_write done; 0.61 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buEe0' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 378.427 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.rpt 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.adb 
Command         db_write done; 0.74 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10ns_26_1_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10s_26_1_1': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11ns_26_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_26_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_12s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_6s_22_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_7ns_23_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_7s_23_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_8ns_24_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_8s_24_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_9ns_25_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_9s_25_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
Command         create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 392.444 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.rpt 
Command         syn_report done; 0.44 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.xml 
Command         syn_report done; 0.27 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.rpt 
Command         syn_report done; 1.94 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.adb 
Command         db_write done; 1.76 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 4.87 seconds; current allocated memory: 415.943 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.rpt 
Command         syn_report done; 0.53 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.adb 
Command         db_write done; 0.93 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 420.541 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.14 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 1.42 sec.
Execute         db_write -model myproject -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 1.15 sec.
Execute         gen_tb_info myproject -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1.74 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_7s_23_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_7s_23_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_8s_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_8s_24_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_10s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_10s_26_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_9ns_25_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_9ns_25_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_8ns_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_8ns_24_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_9s_25_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_9s_25_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_10ns_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_10ns_26_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_6s_22_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_6s_22_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_7ns_23_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_7ns_23_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_11ns_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_11ns_26_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_11s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_11s_26_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_6ns_22_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_6ns_22_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_12s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_12s_26_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_12ns_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_12ns_26_1_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb regslice_core myproject_mux_164_16_1_1 myproject_mux_164_16_1_1 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe myproject_mux_42_16_1_1 myproject_mul_mul_16s_7s_23_1_1 myproject_mul_mul_16s_8s_24_1_1 myproject_mul_mul_16s_10s_26_1_1 myproject_mul_mul_16s_9ns_25_1_1 myproject_mul_mul_16s_8ns_24_1_1 myproject_mul_mul_16s_9s_25_1_1 myproject_mul_mul_16s_10ns_26_1_1 myproject_mul_mul_16s_6s_22_1_1 myproject_mul_mul_16s_7ns_23_1_1 myproject_mul_mul_16s_11ns_26_1_1 myproject_mul_mul_16s_11s_26_1_1 myproject_mul_mul_16s_6ns_22_1_1 myproject_mul_mul_16s_12s_26_1_1 myproject_mul_mul_16s_12ns_26_1_1 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS regslice_core fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0 start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0 start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0 regslice_core conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s myproject
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_7s_23_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_8s_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_10s_26_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_9ns_25_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_8ns_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_9s_25_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_10ns_26_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_6s_22_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_7ns_23_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_11ns_26_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_11s_26_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_6ns_22_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_12s_26_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_12ns_26_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.32 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.33 sec.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0)' using Shift Registers.
Command         ap_source done; 1.27 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=75 #gSsdmPorts=24
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 1501.246 ; gain = 1097.754 ; free physical = 1896 ; free virtual = 4462
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 46.14 sec.
Command     csynth_design done; 100.66 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.14 sec.
INFO-FLOW: Workspace /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Nov 16 17:22:43 CET 2023
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Command         ap_part_info done; 1.92 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.26 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.31 sec.
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.58 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.31 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 10 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.41 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.06 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.88 sec.
INFO-FLOW: Done: GCC PP time: 7.4 seconds per iteration
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.69 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.53 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.9 sec.
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:74
Execute         send_msg_by_id WARNING @200-471@%s%s 6 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.79 sec.
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.45 sec.
Command         tidy_31 done; 4.28 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.36 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.94 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/pominiq/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.24 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 700 ; free virtual = 3912
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 704 ; free virtual = 3916
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.18 sec.
Execute           llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/pominiq/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.16 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 1.18 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 646 ; free virtual = 3862
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.6 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 639 ; free virtual = 3858
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
WARNING: [XFORM 203-135] Cannot reshape array 'w5.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w9.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w5.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w9.V' : incorrect reshape factor 1.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.1'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv_stream.h:214:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 7 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>'.
Command           transform done; 4.28 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.9i16P.i4' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.36i16P.i6' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)...3 expression(s) balanced.
Command           transform done; 1.94 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 595 ; free virtual = 3811
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>': loop nest is not flattened.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
Command           transform done; 3.43 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 515 ; free virtual = 3736
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 12.92 sec.
Command       elaborate done; 38.08 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' to 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 41.82 seconds; current allocated memory: 264.536 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 265.316 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 265.479 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
BIND OPTION: model=relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 265.699 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 267.339 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         bind -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 269.190 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 271.426 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         bind -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 284.059 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 284.340 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 284.703 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 285.486 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         bind -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 286.379 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 287.108 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 288.494 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.bind.adb -f 
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 289.028 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 289.777 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 290.083 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 292.235 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 0.72 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_1142_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 293.773 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 297.327 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.adb 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bufYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bug8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bukbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bulbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bumb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
Command         create_rtl_model done; 0.59 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 302.085 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.rpt 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.rpt 
Command         syn_report done; 0.58 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_bufftde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffwdI' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_12s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
Command         create_rtl_model done; 0.68 sec.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 312.640 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 320.990 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buEe0' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
Command         create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 323.392 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.adb 
Command         db_write done; 0.27 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_104_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 328.786 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.adb 
Command         db_write done; 0.25 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 334.472 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 339.015 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.18 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 1.16 sec.
Execute         db_write -model myproject -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.47 sec.
Execute         gen_tb_info myproject -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1.07 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component myproject_mul_mul_12s_16s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_12s_16s_26_1_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx2.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx2
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_83_16_1_1.
INFO-FLOW: Append model myproject_mux_83_16_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_12s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_12s_26_1_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_outidx1.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_outidx1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_325_16_1_1.
INFO-FLOW: Append model myproject_mux_325_16_1_1
INFO-FLOW: Found component myproject_mux_104_16_1_1.
INFO-FLOW: Append model myproject_mux_104_16_1_1
INFO-FLOW: Found component dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx.
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx
INFO-FLOW: Found component dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mux_42_16_1_1 myproject_mul_mul_12s_16s_26_1_1 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx2 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb regslice_core myproject_mux_164_16_1_1 myproject_mux_164_16_1_1 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe myproject_mux_83_16_1_1 myproject_mul_mul_16s_12s_26_1_1 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_outidx1 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS myproject_mux_325_16_1_1 myproject_mux_104_16_1_1 dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V regslice_core fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0 start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0 start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0 regslice_core conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s myproject
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model myproject_mul_mul_12s_16s_26_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx2
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: To file: write model myproject_mux_83_16_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_12s_26_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_outidx1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: To file: write model myproject_mux_325_16_1_1
INFO-FLOW: To file: write model myproject_mux_104_16_1_1
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.32 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx2_rom' using distributed ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.2 sec.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_outidx1_rom' using distributed ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' using auto ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx_rom' using auto ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' using auto ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.21 sec.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0)' using Shift Registers.
Command         ap_source done; 1.78 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.16 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=72 #gSsdmPorts=24
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 314 ; free virtual = 3555
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 23.65 sec.
Command     csynth_design done; 61.73 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Nov 16 17:45:35 CET 2023
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Command         ap_part_info done; 1.37 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.64 sec.
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 1.91 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
WARNING: [HLS 200-40] Resetting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.28 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 10 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.05 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.76 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.81 sec.
INFO-FLOW: Done: GCC PP time: 6.6 seconds per iteration
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.59 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.48 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.92 sec.
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:74
Execute         send_msg_by_id WARNING @200-471@%s%s 6 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.66 sec.
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.43 sec.
Command         tidy_31 done; 5.14 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.19 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.86 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/pominiq/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.09 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 1764 ; free virtual = 5087
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 1776 ; free virtual = 5099
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.11 sec.
Execute           llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/pominiq/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.09 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 0.97 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 1698 ; free virtual = 5032
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.52 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 1707 ; free virtual = 5040
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 40.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 4.
INFO: [XFORM 203-131] Reshaping array 'w9.V'  in dimension 1 with a block factor of 40.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.1'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 7 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>'.
Command           transform done; 5.26 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.9i16P.i4' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:56->firmware/nnet_utils/nnet_dense_resource.h:253->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.9i16P.i4' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:56->firmware/nnet_utils/nnet_dense_resource.h:253->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:23:17)...40 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)...3 expression(s) balanced.
Command           transform done; 2.96 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 1638 ; free virtual = 4979
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>': loop nest is not flattened.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
Command           transform done; 5.03 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 1582 ; free virtual = 4914
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 16.06 sec.
Command       elaborate done; 40.76 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' to 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 43.65 seconds; current allocated memory: 274.993 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 275.701 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 275.885 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
BIND OPTION: model=relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 276.148 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 277.820 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         bind -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 279.935 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.17 sec.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 285.623 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.sched.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         bind -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 290.528 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.bind.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 290.777 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 291.188 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 291.910 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         bind -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 292.879 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 294.387 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 297.367 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 297.941 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 298.688 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 298.992 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.08 sec.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 301.084 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 0.78 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_1142_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 302.677 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 306.270 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.adb 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bufYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bug8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bukbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bulbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bumb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
Command         create_rtl_model done; 0.58 sec.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 311.392 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.rpt 
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.rpt 
Command         syn_report done; 0.47 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.adb 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_bufftde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffwdI' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
Command         create_rtl_model done; 0.61 sec.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 325.249 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.rpt 
Command         syn_report done; 0.54 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.adb 
Command         db_write done; 0.51 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 346.855 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buEe0' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 349.378 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_325_16_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 360.681 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.rpt 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 371.425 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.adb 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 375.989 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.13 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 0.81 sec.
Execute         db_write -model myproject -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info myproject -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.86 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_1_1
INFO-FLOW: Found component myproject_mul_mul_12s_16s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_12s_16s_26_1_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_11s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_11s_26_1_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_83_16_1_1.
INFO-FLOW: Append model myproject_mux_83_16_1_1
INFO-FLOW: Found component myproject_mux_325_16_1_1.
INFO-FLOW: Append model myproject_mux_325_16_1_1
INFO-FLOW: Found component dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_mul_16s_16s_26_1_1 myproject_mul_mul_12s_16s_26_1_1 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb regslice_core myproject_mux_164_16_1_1 myproject_mux_164_16_1_1 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe myproject_mux_42_16_1_1 myproject_mul_mul_16s_11s_26_1_1 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS myproject_mux_83_16_1_1 myproject_mux_325_16_1_1 dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V regslice_core fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0 start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0 start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0 regslice_core conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s myproject
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_1_1
INFO-FLOW: To file: write model myproject_mul_mul_12s_16s_26_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_11s_26_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: To file: write model myproject_mux_83_16_1_1
INFO-FLOW: To file: write model myproject_mux_325_16_1_1
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.40 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0)' using Shift Registers.
Command         ap_source done; 1.23 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=69 #gSsdmPorts=24
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1629.246 ; gain = 1225.754 ; free physical = 1384 ; free virtual = 4754
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 24.96 sec.
Command     csynth_design done; 65.73 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Nov 16 20:11:26 CET 2023
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 2.35 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.21 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 2.74 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 3.21 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.31 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 10 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.74 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.45 sec.
INFO-FLOW: Done: GCC PP time: 8.4 seconds per iteration
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.84 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.06 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.23 sec.
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:74
Execute         send_msg_by_id WARNING @200-471@%s%s 6 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.35 sec.
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.66 sec.
Command         tidy_31 done; 5.06 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.91 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 4.13 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/pominiq/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.84 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 437 ; free virtual = 4711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 450 ; free virtual = 4724
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.2 sec.
Execute           llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/pominiq/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.57 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 1.41 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 357 ; free virtual = 4654
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.89 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 314 ; free virtual = 4620
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 4.
INFO: [XFORM 203-131] Reshaping array 'w9.V'  in dimension 1 with a block factor of 5.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.1'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv_stream.h:214:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 7 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>'.
Command           transform done; 5.7 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.9i16P.i4' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.36i16P.i6' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)...3 expression(s) balanced.
Command           transform done; 2.41 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 235 ; free virtual = 4520
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>': loop nest is not flattened.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
Command           transform done; 4.73 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 132 ; free virtual = 4418
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 17.14 sec.
Command       elaborate done; 47.63 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' to 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 52.14 seconds; current allocated memory: 264.157 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 264.932 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 265.102 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
BIND OPTION: model=relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 265.328 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 267.009 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         bind -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 269.126 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.55 sec.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 271.366 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         bind -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 283.478 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 283.729 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 284.104 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 284.864 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         bind -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 285.830 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 286.536 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 287.619 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.bind.adb -f 
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 288.190 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 288.976 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 289.280 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.49 sec.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 291.515 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 0.84 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_1142_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 293.141 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 296.747 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.adb 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bufYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bug8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bukbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bulbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bumb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
Command         create_rtl_model done; 0.82 sec.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 301.872 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.rpt 
Command         syn_report done; 0.32 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.xml 
Command         syn_report done; 0.14 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.rpt 
Command         syn_report done; 0.6 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_bufftde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffwdI' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12s_16s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
Command         create_rtl_model done; 0.7 sec.
INFO: [HLS 200-111]  Elapsed time: 2.25 seconds; current allocated memory: 313.063 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.rpt 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.adb 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 321.698 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buEe0' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
Command         create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 324.223 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.rpt 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.adb 
Command         db_write done; 0.27 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 329.600 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.adb 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 335.006 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.adb 
Command         db_write done; 0.23 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 339.676 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.2 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 0.92 sec.
Execute         db_write -model myproject -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info myproject -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> myproject
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component myproject_mul_mul_12s_16s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_12s_16s_26_1_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx2.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx2
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_32_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_32_1_1
INFO-FLOW: Found component myproject_mul_mul_12s_16s_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_12s_16s_28_1_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_outidx1.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_outidx1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_325_16_1_1.
INFO-FLOW: Append model myproject_mux_325_16_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_11s_27_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_11s_27_1_1
INFO-FLOW: Found component dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx.
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx
INFO-FLOW: Found component dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mux_42_16_1_1 myproject_mul_mul_12s_16s_26_1_1 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx2 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb regslice_core myproject_mux_164_16_1_1 myproject_mux_164_16_1_1 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe myproject_mul_mul_16s_16s_32_1_1 myproject_mul_mul_12s_16s_28_1_1 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_outidx1 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS myproject_mux_325_16_1_1 myproject_mul_mul_16s_11s_27_1_1 dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V regslice_core fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0 start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0 start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0 regslice_core conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s myproject
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model myproject_mul_mul_12s_16s_26_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx2
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_32_1_1
INFO-FLOW: To file: write model myproject_mul_mul_12s_16s_28_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_outidx1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: To file: write model myproject_mux_325_16_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_11s_27_1_1
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.40 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx2_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_outidx1_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.15 sec.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.14 sec.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0)' using Shift Registers.
Command         ap_source done; 1.59 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=72 #gSsdmPorts=24
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 122 ; free virtual = 4193
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 24.72 sec.
Command     csynth_design done; 72.36 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1 opened at Fri Nov 17 12:26:02 CET 2023
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 2.2 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 2.48 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.86 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.32 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 10 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.59 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 4.15 sec.
INFO-FLOW: Done: GCC PP time: 10.4 seconds per iteration
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.03 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.1 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.46 sec.
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:35:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:35:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:42:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:42:74
Execute         send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 4.79 sec.
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.86 sec.
Command         tidy_31 done; 7.68 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 14.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 5 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 4.01 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/pominiq/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.48 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 752 ; free virtual = 3805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 752 ; free virtual = 3805
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.27 sec.
Execute           llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/pominiq/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.44 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 35.37 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 705 ; free virtual = 3769
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 1.81 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 747 ; free virtual = 3806
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config5>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 520.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 10.
WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 520.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) .
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO-FLOW: Workspace /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1 opened at Fri Nov 17 12:37:39 CET 2023
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 1.57 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.16 sec.
Command           ap_source done; 0.16 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.24 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.96 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.37 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.28 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 10 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.97 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.59 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.75 sec.
INFO-FLOW: Done: GCC PP time: 6.3 seconds per iteration
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.47 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.46 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.79 sec.
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:35:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:35:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:48:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:48:71
Execute         send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.73 sec.
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.41 sec.
Command         tidy_31 done; 4.18 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.13 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.85 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/pominiq/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.26 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 788 ; free virtual = 3871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 788 ; free virtual = 3871
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.14 sec.
Execute           llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/pominiq/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.12 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 0.82 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 718 ; free virtual = 3807
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.48 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 699 ; free virtual = 3793
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 360.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 10.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 12.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 360.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:46) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 5 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>'.
Command           transform done; 16.72 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:23:17)...360 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)...15 expression(s) balanced.
Command           transform done; 16.13 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 523 ; free virtual = 3610
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' to 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' to 'dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>'.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>': loop nest is not flattened.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>'.
Command           transform done; 45.06 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 438 ; free virtual = 3542
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 80.61 sec.
Command       elaborate done; 103.89 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6>' to 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7>' to 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         preproc_iomode -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> ...
Execute         set_default_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> ...
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> ...
Execute         set_default_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> ...
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 107.32 seconds; current allocated memory: 392.282 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.4 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
Command         db_write done; 0.34 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 393.392 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.47 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 393.509 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
BIND OPTION: model=relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 393.731 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 395.425 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.52 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.sched.adb -f 
Command         db_write done; 0.39 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         bind -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 397.536 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.9 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.bind.adb -f 
Command         db_write done; 0.34 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.28 sec.
INFO: [HLS 200-111]  Elapsed time: 8.54 seconds; current allocated memory: 411.791 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.sched.rpt 
Command         syn_report done; 2.94 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.sched.adb -f 
Command         db_write done; 2.3 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.52 sec.
INFO: [HLS 200-111]  Elapsed time: 8.77 seconds; current allocated memory: 496.222 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.bind.rpt 
Command         syn_report done; 3.51 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.bind.adb -f 
Command         db_write done; 2.21 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         schedule -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 6.14 seconds; current allocated memory: 498.100 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.verbose.sched.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.sched.adb -f 
Command         db_write done; 0.4 sec.
INFO-FLOW: Finish scheduling dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6>.
Execute         set_default_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         bind -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
BIND OPTION: model=dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 500.436 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.verbose.bind.rpt 
Command         syn_report done; 1.54 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.bind.adb -f 
Command         db_write done; 0.38 sec.
INFO-FLOW: Finish binding dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         schedule -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 500.643 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7>.
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         bind -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
BIND OPTION: model=relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 501.015 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 501.267 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.13 sec.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 502.496 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 1.39 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_195_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_12s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 504.487 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 510.081 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.adb 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_2_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bufYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bug8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_2_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bukbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_2_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bulbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bumb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_2_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
Command         create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 515.229 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.rpt 
Command         syn_report done; 0.26 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.rpt 
Command         syn_report done; 0.59 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.adb 
Command         db_write done; 0.43 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' is 11516 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 359 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_2568_16_1_1': 359 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
Command         create_rtl_model done; 8.73 sec.
INFO: [HLS 200-111]  Elapsed time: 10.26 seconds; current allocated memory: 868.112 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Command         gen_rtl done; 0.16 sec.
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_csynth.rpt 
Command         syn_report done; 0.9 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_csynth.xml 
Command         syn_report done; 0.44 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.rpt 
Command         syn_report done; 3.92 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.adb 
Command         db_write done; 3.83 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 11.62 seconds; current allocated memory: 1.008 GB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Execute         gen_rtl dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s 
Execute         gen_rtl dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.verbose.rpt 
Command         syn_report done; 1.65 sec.
Execute         db_write -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.adb 
Command         db_write done; 1.11 sec.
Execute         gen_tb_info dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 3.06 seconds; current allocated memory: 1.017 GB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Execute         gen_rtl relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s 
Execute         gen_rtl relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.adb 
Command         db_write done; 0.66 sec.
Execute         gen_tb_info relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.019 GB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.11 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 1.58 sec.
Execute         db_write -model myproject -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 1 sec.
Execute         gen_tb_info myproject -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1.55 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_12s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_12s_26_1_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component myproject_mux_2568_16_1_1.
INFO-FLOW: Append model myproject_mux_2568_16_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_10s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_10s_26_1_1
INFO-FLOW: Found component dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V
INFO-FLOW: Handling components in module [dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA
INFO-FLOW: Found component start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
INFO-FLOW: Append model dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s
INFO-FLOW: Append model relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_mul_16s_16s_26_1_1 myproject_mul_mul_16s_12s_26_1_1 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb regslice_core myproject_mux_164_16_1_1 myproject_mux_164_16_1_1 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe myproject_mux_42_16_1_1 myproject_mux_2568_16_1_1 myproject_mul_mul_16s_10s_26_1_1 dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V regslice_core fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0 start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_U0 start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_U0 regslice_core conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s myproject
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_12s_26_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model myproject_mux_2568_16_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_10s_26_1_1
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
INFO-FLOW: To file: write model dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s
INFO-FLOW: To file: write model relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.40 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.27 sec.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_U(start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_U0_U(start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_U0)' using Shift Registers.
Command         ap_source done; 0.63 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Command         ap_source done; 0.45 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=1
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=47 #gSsdmPorts=24
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:47 ; elapsed = 00:02:57 . Memory (MB): peak = 1980.797 ; gain = 1577.305 ; free physical = 174 ; free virtual = 2816
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 70.25 sec.
Command     csynth_design done; 174.15 sec.
INFO-FLOW: Workspace /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1 opened at Fri Nov 17 12:45:34 CET 2023
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.27 sec.
Command       ap_source done; 0.27 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 2.02 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.16 sec.
Command           ap_source done; 0.16 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.21 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 2.47 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 3.02 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.18 sec.
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.26 sec.
Command         ap_source done; 0.26 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.33 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.51 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 10 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.98 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.14 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 4.13 sec.
INFO-FLOW: Done: GCC PP time: 9.3 seconds per iteration
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.92 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.85 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.32 sec.
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:35:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:35:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:48:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:48:71
Execute         send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.59 sec.
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.46 sec.
Command         tidy_31 done; 6.14 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.9 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.59 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/pominiq/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.37 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 751 ; free virtual = 4828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 751 ; free virtual = 4828
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.15 sec.
Execute           llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/pominiq/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.35 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 1.01 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 681 ; free virtual = 4777
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.6 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 666 ; free virtual = 4762
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 360.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 10.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 12.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 360.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:46) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 5 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>'.
Command           transform done; 24.94 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:23:17)...360 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)...15 expression(s) balanced.
Command           transform done; 18.06 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 500 ; free virtual = 4586
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config7>' to 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' to 'dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>'.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>': loop nest is not flattened.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>'.
Command           transform done; 51.31 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 129 ; free virtual = 4238
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 97.57 sec.
Command       elaborate done; 128.9 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6>' to 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7>' to 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         preproc_iomode -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> ...
Execute         set_default_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> ...
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> ...
Execute         set_default_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> ...
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 133.45 seconds; current allocated memory: 392.287 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 393.393 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 393.513 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
BIND OPTION: model=relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 393.734 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 395.428 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.sched.adb -f 
Command         db_write done; 0.25 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         bind -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 397.539 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.5 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.bind.adb -f 
Command         db_write done; 0.25 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 6.05 sec.
INFO: [HLS 200-111]  Elapsed time: 6.81 seconds; current allocated memory: 411.794 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.sched.rpt 
Command         syn_report done; 2.48 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.sched.adb -f 
Command         db_write done; 2.2 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.04 sec.
INFO: [HLS 200-111]  Elapsed time: 7.72 seconds; current allocated memory: 496.226 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.bind.rpt 
Command         syn_report done; 3.27 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.bind.adb -f 
Command         db_write done; 2.32 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         schedule -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 5.95 seconds; current allocated memory: 498.106 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.verbose.sched.rpt 
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.sched.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish scheduling dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6>.
Execute         set_default_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         bind -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
BIND OPTION: model=dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 500.441 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.verbose.bind.rpt 
Command         syn_report done; 2.17 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.bind.adb -f 
Command         db_write done; 0.48 sec.
INFO-FLOW: Finish binding dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         schedule -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 500.648 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7>.
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         bind -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
BIND OPTION: model=relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 501.024 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 501.271 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.49 sec.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 502.500 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 1.52 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_195_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_12s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 504.490 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 510.084 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.adb 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_2_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bufYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bug8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_2_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bukbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_2_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bulbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bumb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_1_2_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
Command         create_rtl_model done; 0.6 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 515.232 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.rpt 
Command         syn_report done; 0.36 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.xml 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.rpt 
Command         syn_report done; 0.81 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.adb 
Command         db_write done; 0.7 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' is 11516 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 359 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_2568_16_1_1': 359 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
Command         create_rtl_model done; 9.89 sec.
INFO: [HLS 200-111]  Elapsed time: 12.09 seconds; current allocated memory: 868.116 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Command         gen_rtl done; 0.12 sec.
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_csynth.rpt 
Command         syn_report done; 0.91 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_csynth.xml 
Command         syn_report done; 0.43 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.rpt 
Command         syn_report done; 4.05 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.adb 
Command         db_write done; 4.17 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 12.11 seconds; current allocated memory: 1.008 GB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Execute         gen_rtl dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s 
Execute         gen_rtl dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.verbose.rpt 
Command         syn_report done; 1.49 sec.
Execute         db_write -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.adb 
Command         db_write done; 1.06 sec.
Execute         gen_tb_info dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 1.017 GB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Execute         gen_rtl relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s 
Execute         gen_rtl relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.verbose.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.adb 
Command         db_write done; 0.94 sec.
Execute         gen_tb_info relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 1.019 GB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.17 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 1.61 sec.
Execute         db_write -model myproject -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.86 sec.
Execute         gen_tb_info myproject -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1.59 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,10u>,config6> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config7> myproject
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_12s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_12s_26_1_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component myproject_mux_2568_16_1_1.
INFO-FLOW: Append model myproject_mux_2568_16_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_10s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_10s_26_1_1
INFO-FLOW: Found component dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V
INFO-FLOW: Handling components in module [dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA
INFO-FLOW: Found component start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
INFO-FLOW: Append model dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s
INFO-FLOW: Append model relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_mul_16s_16s_26_1_1 myproject_mul_mul_16s_12s_26_1_1 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb regslice_core myproject_mux_164_16_1_1 myproject_mux_164_16_1_1 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe myproject_mux_42_16_1_1 myproject_mux_2568_16_1_1 myproject_mul_mul_16s_10s_26_1_1 dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V regslice_core fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0 start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_U0 start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_U0 regslice_core conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s myproject
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_12s_26_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model myproject_mux_2568_16_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_10s_26_1_1
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
INFO-FLOW: To file: write model dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s
INFO-FLOW: To file: write model relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.40 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.26 sec.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4pcA)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_U0_U(start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_U0_U(start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_U0)' using Shift Registers.
Command         ap_source done; 0.61 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Command         ap_source done; 0.5 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=1
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=47 #gSsdmPorts=24
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_10u_config6_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config7_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:13 ; elapsed = 00:03:24 . Memory (MB): peak = 1980.797 ; gain = 1577.305 ; free physical = 190 ; free virtual = 3550
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 70.84 sec.
Command     csynth_design done; 199.74 sec.
INFO-FLOW: Workspace /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1 opened at Fri Nov 17 13:08:24 CET 2023
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 1.97 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.19 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 2.27 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 2.72 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.25 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 10 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.69 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.12 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/pominiq/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.78 sec.
INFO-FLOW: Done: GCC PP time: 7.6 seconds per iteration
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.49 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.48 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.88 sec.
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:71
Execute         send_msg_by_id WARNING @200-471@%s%s 6 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.09 sec.
Execute           ap_eval exec -ignorestderr /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.4 sec.
Command         tidy_31 done; 4.53 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.13 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot" -I "/home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/pominiq/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/pominiq/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/pominiq/Vivado/2020.1/common/technology/autopilot -I /home/pominiq/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 4.39 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/pominiq/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.33 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 2052 ; free virtual = 4856
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 2052 ; free virtual = 4856
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.2 sec.
Execute           llvm-ld /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/pominiq/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.14 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:297).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 1.11 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 2019 ; free virtual = 4808
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.59 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 1996 ; free virtual = 4781
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 72.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 12.
INFO: [XFORM 203-131] Reshaping array 'w9.V'  in dimension 1 with a block factor of 80.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:60) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.1'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>'.
Command           transform done; 7.82 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:23:17)...80 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)...75 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)...15 expression(s) balanced.
Command           transform done; 4.96 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 1989 ; free virtual = 4770
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config10>' to 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_dense_resource.h:43:37)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>': loop nest is not flattened.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
Command           transform done; 8.66 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 1877 ; free virtual = 4657
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 24.63 sec.
Command       elaborate done; 52.37 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' to 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10>' to 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> ...
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Command         cdfg_preprocess done; 0.16 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> ...
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 56.4 seconds; current allocated memory: 292.447 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 293.541 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 293.673 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
BIND OPTION: model=relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 293.899 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 295.541 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         bind -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 297.673 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.77 sec.
INFO: [HLS 200-111]  Elapsed time: 3.29 seconds; current allocated memory: 305.106 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.54 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.sched.adb -f 
Command         db_write done; 0.45 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         bind -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.55 sec.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 319.607 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.69 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.bind.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 319.914 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 320.286 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 321.048 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         bind -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 321.978 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.63 sec.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 324.425 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 329.539 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.57 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 330.141 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 330.911 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> 
Execute         schedule -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 331.064 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10>.
Execute         set_default_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> 
Execute         bind -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> 
BIND OPTION: model=relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 331.480 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 331.837 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.45 sec.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 334.171 MB.
Execute         syn_report -verbosereport -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 1 sec.
Execute         db_write -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffer_Array_V_1152_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 336.264 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 341.841 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.adb 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bufYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bug8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bukbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bulbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bumb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
Command         create_rtl_model done; 0.7 sec.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 347.002 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.rpt 
Command         syn_report done; 0.32 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.xml 
Command         syn_report done; 0.14 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.rpt 
Command         syn_report done; 0.62 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_bufftde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffwdI' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_9s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
Command         create_rtl_model done; 0.92 sec.
INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 363.071 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.rpt 
Command         syn_report done; 0.27 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.rpt 
Command         syn_report done; 1.04 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.adb 
Command         db_write done; 0.93 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 390.720 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.adb 
Command         db_write done; 0.25 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buEe0' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 393.273 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.adb 
Command         db_write done; 0.44 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 79 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_325_16_1_1': 79 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 411.249 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.rpt 
Command         syn_report done; 0.32 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.xml 
Command         syn_report done; 0.14 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.rpt 
Command         syn_report done; 0.91 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.adb 
Command         db_write done; 0.65 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 428.057 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.adb 
Command         db_write done; 0.36 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 431.380 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject 
Execute         gen_rtl relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s 
Execute         gen_rtl relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.adb 
Command         db_write done; 0.44 sec.
Execute         gen_tb_info relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_U0' to 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 434.717 MB.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.13 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 1.03 sec.
Execute         db_write -model myproject -f -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.51 sec.
Execute         gen_tb_info myproject -p /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1.04 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> myproject
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_11s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_11s_26_1_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_9s_25_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_9s_25_1_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_325_16_1_1.
INFO-FLOW: Append model myproject_mux_325_16_1_1
INFO-FLOW: Found component dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: Append model relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_mul_16s_16s_26_1_1 myproject_mul_mul_16s_11s_26_1_1 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb regslice_core myproject_mux_164_16_1_1 myproject_mux_164_16_1_1 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe myproject_mux_42_16_1_1 myproject_mul_mul_16s_9s_25_1_1 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS myproject_mux_325_16_1_1 dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V regslice_core fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0 start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0 start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0 start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu regslice_core conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s myproject
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_11s_26_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_9s_25_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: To file: write model myproject_mux_325_16_1_1
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: To file: write model relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.40 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu_U(start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10Hfu)' using Shift Registers.
Command         ap_source done; 1.87 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.13 sec.
Execute         source /home/pominiq/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/pominiq/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Command         ap_source done; 0.64 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.compgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=1
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=80 #gSsdmPorts=24
Execute         source /home/pominiq/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s.tbgen.tcl 
Execute         source /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1636.215 ; gain = 1232.723 ; free physical = 1652 ; free virtual = 4509
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 36.76 sec.
Command     csynth_design done; 89.14 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.23 sec.
