// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\tb_SYSTEM\SYSTEM_ip_src_AD7173_8_Proc_0.v
// 
// Generated by MATLAB 9.13 and HDL Coder 4.0
// 
// Copyright (c) 2023, Alexei Evsenin, evsenin@gmail.com
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: SYSTEM_ip_src_AD7173_8_Proc_0
// Source Path: tb_SYSTEM/SYSTEM/AD7173-8-Proc_0
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module SYSTEM_ip_src_AD7173_8_Proc_0
          (channels_0,
           channels_1,
           channels_2,
           channels_3,
           channels_4,
           channels_5,
           channels_6,
           channels_7,
           ch0,
           ch1,
           ch2,
           ch3,
           ch4,
           ch5,
           ch6,
           ch7);


  input   signed [31:0] channels_0;  // sfix32_En31
  input   signed [31:0] channels_1;  // sfix32_En31
  input   signed [31:0] channels_2;  // sfix32_En31
  input   signed [31:0] channels_3;  // sfix32_En31
  input   signed [31:0] channels_4;  // sfix32_En31
  input   signed [31:0] channels_5;  // sfix32_En31
  input   signed [31:0] channels_6;  // sfix32_En31
  input   signed [31:0] channels_7;  // sfix32_En31
  output  signed [31:0] ch0;  // sfix32_En31
  output  signed [31:0] ch1;  // sfix32_En31
  output  signed [31:0] ch2;  // sfix32_En31
  output  signed [31:0] ch3;  // sfix32_En31
  output  signed [31:0] ch4;  // sfix32_En31
  output  signed [31:0] ch5;  // sfix32_En31
  output  signed [31:0] ch6;  // sfix32_En31
  output  signed [31:0] ch7;  // sfix32_En31


  wire [7:0] Constant28_out1;  // uint8
  wire signed [31:0] channels [0:7];  // sfix32_En31 [8]
  wire signed [31:0] Selector20_out1;  // sfix32_En31
  wire [7:0] Constant1_out1;  // uint8
  wire signed [31:0] Selector1_out1;  // sfix32_En31
  wire [7:0] Constant2_out1;  // uint8
  wire signed [31:0] Selector2_out1;  // sfix32_En31
  wire [7:0] Constant3_out1;  // uint8
  wire signed [31:0] Selector3_out1;  // sfix32_En31
  wire [7:0] Constant4_out1;  // uint8
  wire signed [31:0] Selector4_out1;  // sfix32_En31
  wire signed [31:0] Selector5_out1;  // sfix32_En31
  wire signed [31:0] Selector6_out1;  // sfix32_En31
  wire signed [31:0] Selector7_out1;  // sfix32_En31


  assign Constant28_out1 = 8'b00000000;


  assign channels[0] = channels_0;
  assign channels[1] = channels_1;
  assign channels[2] = channels_2;
  assign channels[3] = channels_3;
  assign channels[4] = channels_4;
  assign channels[5] = channels_5;
  assign channels[6] = channels_6;
  assign channels[7] = channels_7;

  assign Selector20_out1 = (Constant28_out1 == 8'b00000000 ? channels[0] :
              (Constant28_out1 == 8'b00000001 ? channels[1] :
              (Constant28_out1 == 8'b00000010 ? channels[2] :
              (Constant28_out1 == 8'b00000011 ? channels[3] :
              (Constant28_out1 == 8'b00000100 ? channels[4] :
              (Constant28_out1 == 8'b00000101 ? channels[5] :
              (Constant28_out1 == 8'b00000110 ? channels[6] :
              channels[7])))))));


  assign ch0 = Selector20_out1;

  assign Constant1_out1 = 8'b00000001;


  assign Selector1_out1 = (Constant1_out1 == 8'b00000000 ? channels[0] :
              (Constant1_out1 == 8'b00000001 ? channels[1] :
              (Constant1_out1 == 8'b00000010 ? channels[2] :
              (Constant1_out1 == 8'b00000011 ? channels[3] :
              (Constant1_out1 == 8'b00000100 ? channels[4] :
              (Constant1_out1 == 8'b00000101 ? channels[5] :
              (Constant1_out1 == 8'b00000110 ? channels[6] :
              channels[7])))))));


  assign ch1 = Selector1_out1;

  assign Constant2_out1 = 8'b00000010;


  assign Selector2_out1 = (Constant2_out1 == 8'b00000000 ? channels[0] :
              (Constant2_out1 == 8'b00000001 ? channels[1] :
              (Constant2_out1 == 8'b00000010 ? channels[2] :
              (Constant2_out1 == 8'b00000011 ? channels[3] :
              (Constant2_out1 == 8'b00000100 ? channels[4] :
              (Constant2_out1 == 8'b00000101 ? channels[5] :
              (Constant2_out1 == 8'b00000110 ? channels[6] :
              channels[7])))))));


  assign ch2 = Selector2_out1;

  assign Constant3_out1 = 8'b00000011;


  assign Selector3_out1 = (Constant3_out1 == 8'b00000000 ? channels[0] :
              (Constant3_out1 == 8'b00000001 ? channels[1] :
              (Constant3_out1 == 8'b00000010 ? channels[2] :
              (Constant3_out1 == 8'b00000011 ? channels[3] :
              (Constant3_out1 == 8'b00000100 ? channels[4] :
              (Constant3_out1 == 8'b00000101 ? channels[5] :
              (Constant3_out1 == 8'b00000110 ? channels[6] :
              channels[7])))))));


  assign ch3 = Selector3_out1;

  assign Constant4_out1 = 8'b00000100;


  assign Selector4_out1 = (Constant4_out1 == 8'b00000000 ? channels[0] :
              (Constant4_out1 == 8'b00000001 ? channels[1] :
              (Constant4_out1 == 8'b00000010 ? channels[2] :
              (Constant4_out1 == 8'b00000011 ? channels[3] :
              (Constant4_out1 == 8'b00000100 ? channels[4] :
              (Constant4_out1 == 8'b00000101 ? channels[5] :
              (Constant4_out1 == 8'b00000110 ? channels[6] :
              channels[7])))))));


  assign ch4 = Selector4_out1;

  assign Selector5_out1 = 32'sb00000000000000000000000000000000;



  assign ch5 = Selector5_out1;

  assign Selector6_out1 = 32'sb00000000000000000000000000000000;



  assign ch6 = Selector6_out1;

  assign Selector7_out1 = 32'sb00000000000000000000000000000000;



  assign ch7 = Selector7_out1;

endmodule  // SYSTEM_ip_src_AD7173_8_Proc_0

