|chiptop
CLOCK_50 => CLOCK_50.IN3
KEY[0] => KEY[0].IN3
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
IRDA_RXD => IRDA_RXD.IN1
LCD_BLON <= sfr_mem_IR:u1_sfr_mem.LCD_BLON
LCD_DATA[0] <= sfr_mem_IR:u1_sfr_mem.LCD_DATA
LCD_DATA[1] <= sfr_mem_IR:u1_sfr_mem.LCD_DATA
LCD_DATA[2] <= sfr_mem_IR:u1_sfr_mem.LCD_DATA
LCD_DATA[3] <= sfr_mem_IR:u1_sfr_mem.LCD_DATA
LCD_DATA[4] <= sfr_mem_IR:u1_sfr_mem.LCD_DATA
LCD_DATA[5] <= sfr_mem_IR:u1_sfr_mem.LCD_DATA
LCD_DATA[6] <= sfr_mem_IR:u1_sfr_mem.LCD_DATA
LCD_DATA[7] <= sfr_mem_IR:u1_sfr_mem.LCD_DATA
LCD_EN <= sfr_mem_IR:u1_sfr_mem.LCD_EN
LCD_ON <= sfr_mem_IR:u1_sfr_mem.LCD_ON
LCD_RS <= sfr_mem_IR:u1_sfr_mem.LCD_RS
LCD_RW <= sfr_mem_IR:u1_sfr_mem.LCD_RW


|chiptop|DW8051_core:u0
clk => clk.IN7
por_n => por_n.IN1
rst_in_n => rst_in_n.IN1
rst_out_n <= t_rst_out_n.DB_MAX_OUTPUT_PORT_TYPE
test_mode_n => test_mode_n.IN1
stop_mode_n <= DW8051_cpu:i_cpu.stop_mode_n
idle_mode_n <= DW8051_cpu:i_cpu.idle_mode_n
sfr_addr[0] <= DW8051_cpu:i_cpu.ext_sfr_addr
sfr_addr[1] <= DW8051_cpu:i_cpu.ext_sfr_addr
sfr_addr[2] <= DW8051_cpu:i_cpu.ext_sfr_addr
sfr_addr[3] <= DW8051_cpu:i_cpu.ext_sfr_addr
sfr_addr[4] <= DW8051_cpu:i_cpu.ext_sfr_addr
sfr_addr[5] <= DW8051_cpu:i_cpu.ext_sfr_addr
sfr_addr[6] <= DW8051_cpu:i_cpu.ext_sfr_addr
sfr_addr[7] <= DW8051_cpu:i_cpu.ext_sfr_addr
sfr_data_out[0] <= DW8051_cpu:i_cpu.ext_sfr_data_out
sfr_data_out[1] <= DW8051_cpu:i_cpu.ext_sfr_data_out
sfr_data_out[2] <= DW8051_cpu:i_cpu.ext_sfr_data_out
sfr_data_out[3] <= DW8051_cpu:i_cpu.ext_sfr_data_out
sfr_data_out[4] <= DW8051_cpu:i_cpu.ext_sfr_data_out
sfr_data_out[5] <= DW8051_cpu:i_cpu.ext_sfr_data_out
sfr_data_out[6] <= DW8051_cpu:i_cpu.ext_sfr_data_out
sfr_data_out[7] <= DW8051_cpu:i_cpu.ext_sfr_data_out
sfr_data_in[0] => sfr_data_in[0].IN1
sfr_data_in[1] => sfr_data_in[1].IN1
sfr_data_in[2] => sfr_data_in[2].IN1
sfr_data_in[3] => sfr_data_in[3].IN1
sfr_data_in[4] => sfr_data_in[4].IN1
sfr_data_in[5] => sfr_data_in[5].IN1
sfr_data_in[6] => sfr_data_in[6].IN1
sfr_data_in[7] => sfr_data_in[7].IN1
sfr_wr <= DW8051_cpu:i_cpu.ext_sfr_wr
sfr_rd <= DW8051_cpu:i_cpu.ext_sfr_rd
mem_addr[0] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[1] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[2] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[3] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[4] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[5] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[6] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[7] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[8] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[9] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[10] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[11] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[12] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[13] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[14] <= DW8051_cpu:i_cpu.mem_addr
mem_addr[15] <= DW8051_cpu:i_cpu.mem_addr
mem_data_out[0] <= DW8051_cpu:i_cpu.mem_data_out
mem_data_out[1] <= DW8051_cpu:i_cpu.mem_data_out
mem_data_out[2] <= DW8051_cpu:i_cpu.mem_data_out
mem_data_out[3] <= DW8051_cpu:i_cpu.mem_data_out
mem_data_out[4] <= DW8051_cpu:i_cpu.mem_data_out
mem_data_out[5] <= DW8051_cpu:i_cpu.mem_data_out
mem_data_out[6] <= DW8051_cpu:i_cpu.mem_data_out
mem_data_out[7] <= DW8051_cpu:i_cpu.mem_data_out
mem_data_in[0] => mem_data_in[0].IN1
mem_data_in[1] => mem_data_in[1].IN1
mem_data_in[2] => mem_data_in[2].IN1
mem_data_in[3] => mem_data_in[3].IN1
mem_data_in[4] => mem_data_in[4].IN1
mem_data_in[5] => mem_data_in[5].IN1
mem_data_in[6] => mem_data_in[6].IN1
mem_data_in[7] => mem_data_in[7].IN1
mem_wr_n <= DW8051_cpu:i_cpu.mem_wr_n
mem_rd_n <= DW8051_cpu:i_cpu.mem_rd_n
mem_pswr_n <= DW8051_cpu:i_cpu.mem_pswr_n
mem_psrd_n <= DW8051_cpu:i_cpu.mem_psrd_n
mem_ale <= DW8051_cpu:i_cpu.mem_ale
mem_ea_n => mem_ea_n.IN1
int0_n => int0_n.IN3
int1_n => int1_n.IN3
int2 => int2.IN1
int3_n => int3_n.IN1
int4 => int4.IN1
int5_n => int5_n.IN1
pfi => pfi.IN1
wdti => wdti.IN1
rxd0_in => rxd0_in.IN1
rxd0_out <= DW8051_serial:i_serial1.rxd_out
txd0 <= DW8051_serial:i_serial1.txd
rxd1_in => rxd1_in.IN1
rxd1_out <= DW8051_serial:i_serial2.rxd_out
txd1 <= DW8051_serial:i_serial2.txd
t0 => t0.IN1
t1 => t1.IN1
t2 => t2.IN1
t2ex => t2ex.IN1
t0_out <= DW8051_timer:i_timer.t0_out
t1_out <= DW8051_timer:i_timer.t1_out
t2_out <= DW8051_timer2:i_timer2.t2_out
port_pin_reg_n <= DW8051_cpu:i_cpu.port_pin_reg_n
p0_mem_reg_n <= DW8051_cpu:i_cpu.p0_mem_reg_n
p0_addr_data_n <= DW8051_cpu:i_cpu.p0_addr_data_n
p2_mem_reg_n <= DW8051_cpu:i_cpu.p2_mem_reg_n
iram_addr[0] <= DW8051_cpu:i_cpu.iram_addr
iram_addr[1] <= DW8051_cpu:i_cpu.iram_addr
iram_addr[2] <= DW8051_cpu:i_cpu.iram_addr
iram_addr[3] <= DW8051_cpu:i_cpu.iram_addr
iram_addr[4] <= DW8051_cpu:i_cpu.iram_addr
iram_addr[5] <= DW8051_cpu:i_cpu.iram_addr
iram_addr[6] <= DW8051_cpu:i_cpu.iram_addr
iram_addr[7] <= DW8051_cpu:i_cpu.iram_addr
iram_data_out[0] => iram_data_out[0].IN1
iram_data_out[1] => iram_data_out[1].IN1
iram_data_out[2] => iram_data_out[2].IN1
iram_data_out[3] => iram_data_out[3].IN1
iram_data_out[4] => iram_data_out[4].IN1
iram_data_out[5] => iram_data_out[5].IN1
iram_data_out[6] => iram_data_out[6].IN1
iram_data_out[7] => iram_data_out[7].IN1
iram_data_in[0] <= DW8051_cpu:i_cpu.iram_data_in
iram_data_in[1] <= DW8051_cpu:i_cpu.iram_data_in
iram_data_in[2] <= DW8051_cpu:i_cpu.iram_data_in
iram_data_in[3] <= DW8051_cpu:i_cpu.iram_data_in
iram_data_in[4] <= DW8051_cpu:i_cpu.iram_data_in
iram_data_in[5] <= DW8051_cpu:i_cpu.iram_data_in
iram_data_in[6] <= DW8051_cpu:i_cpu.iram_data_in
iram_data_in[7] <= DW8051_cpu:i_cpu.iram_data_in
iram_rd_n <= DW8051_cpu:i_cpu.iram_rd_n
iram_we1_n <= DW8051_cpu:i_cpu.iram_we1_n
iram_we2_n <= DW8051_cpu:i_cpu.iram_we2_n
irom_addr[0] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[1] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[2] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[3] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[4] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[5] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[6] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[7] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[8] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[9] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[10] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[11] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[12] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[13] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[14] <= DW8051_cpu:i_cpu.mem_addr
irom_addr[15] <= DW8051_cpu:i_cpu.mem_addr
irom_data_out[0] => int_rom_data_out[0].IN1
irom_data_out[1] => int_rom_data_out[1].IN1
irom_data_out[2] => int_rom_data_out[2].IN1
irom_data_out[3] => int_rom_data_out[3].IN1
irom_data_out[4] => int_rom_data_out[4].IN1
irom_data_out[5] => int_rom_data_out[5].IN1
irom_data_out[6] => int_rom_data_out[6].IN1
irom_data_out[7] => int_rom_data_out[7].IN1
irom_rd_n <= DW8051_cpu:i_cpu.int_rom_rd_n
irom_cs_n <= DW8051_cpu:i_cpu.int_rom_cs_n


|chiptop|DW8051_core:u0|DW8051_cpu:i_cpu
clk => clk.IN6
por_n => sync_por_n.IN1
por_n => por_n_del1.DATAIN
rst_in_n => always1.IN1
rst_in_n => sync_rst_n.OUTPUTSELECT
rst_in_n => rst_first.OUTPUTSELECT
rst_in_n => old_rst_in_n.DATAB
rst_in_n => old_rst_in_n.DATAB
rst_in_n => sync_rst_n.DATAB
rst_in_n => sync_rst_n.OUTPUTSELECT
rst_in_n => rst_first.OUTPUTSELECT
rst_in_n => always1.IN1
rst_out_n <= rst_n.DB_MAX_OUTPUT_PORT_TYPE
test_mode_n => cpu_data_in.IN1
test_mode_n => rst_n.IN1
test_mode_n => sync_por_n.IN1
cycle[0] <= t_cycle[0].DB_MAX_OUTPUT_PORT_TYPE
cycle[1] <= t_cycle[1].DB_MAX_OUTPUT_PORT_TYPE
stop_mode_n <= t_stop_mode_n.DB_MAX_OUTPUT_PORT_TYPE
idle_mode_n <= t_idle_mode_n.DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[0] <= t_sfr_addr[0].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[1] <= t_sfr_addr[1].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[2] <= t_sfr_addr[2].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[3] <= t_sfr_addr[3].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[4] <= t_sfr_addr[4].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[5] <= t_sfr_addr[5].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[6] <= t_sfr_addr[6].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[7] <= t_sfr_addr[7].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[0] <= t_sfr_data_out[0].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[1] <= t_sfr_data_out[1].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[2] <= t_sfr_data_out[2].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[3] <= t_sfr_data_out[3].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[4] <= t_sfr_data_out[4].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[5] <= t_sfr_data_out[5].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[6] <= t_sfr_data_out[6].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[7] <= t_sfr_data_out[7].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_in[0] => cpu_data_in.DATAA
int_sfr_data_in[1] => cpu_data_in.DATAA
int_sfr_data_in[2] => cpu_data_in.DATAA
int_sfr_data_in[3] => cpu_data_in.DATAA
int_sfr_data_in[4] => cpu_data_in.DATAA
int_sfr_data_in[5] => cpu_data_in.DATAA
int_sfr_data_in[6] => cpu_data_in.DATAA
int_sfr_data_in[7] => cpu_data_in.DATAA
int_sfr_wr <= t_sfr_wr.DB_MAX_OUTPUT_PORT_TYPE
int_sfr_cs => cpu_sfr_cs.IN1
ext_sfr_addr[0] <= DW8051_control:i_control.ext_sfr_addr
ext_sfr_addr[1] <= DW8051_control:i_control.ext_sfr_addr
ext_sfr_addr[2] <= DW8051_control:i_control.ext_sfr_addr
ext_sfr_addr[3] <= DW8051_control:i_control.ext_sfr_addr
ext_sfr_addr[4] <= DW8051_control:i_control.ext_sfr_addr
ext_sfr_addr[5] <= DW8051_control:i_control.ext_sfr_addr
ext_sfr_addr[6] <= DW8051_control:i_control.ext_sfr_addr
ext_sfr_addr[7] <= DW8051_control:i_control.ext_sfr_addr
ext_sfr_data_out[0] <= DW8051_control:i_control.ext_sfr_data_out
ext_sfr_data_out[1] <= DW8051_control:i_control.ext_sfr_data_out
ext_sfr_data_out[2] <= DW8051_control:i_control.ext_sfr_data_out
ext_sfr_data_out[3] <= DW8051_control:i_control.ext_sfr_data_out
ext_sfr_data_out[4] <= DW8051_control:i_control.ext_sfr_data_out
ext_sfr_data_out[5] <= DW8051_control:i_control.ext_sfr_data_out
ext_sfr_data_out[6] <= DW8051_control:i_control.ext_sfr_data_out
ext_sfr_data_out[7] <= DW8051_control:i_control.ext_sfr_data_out
ext_sfr_data_in[0] => t_sfr_data_in.DATAB
ext_sfr_data_in[1] => t_sfr_data_in.DATAB
ext_sfr_data_in[2] => t_sfr_data_in.DATAB
ext_sfr_data_in[3] => t_sfr_data_in.DATAB
ext_sfr_data_in[4] => t_sfr_data_in.DATAB
ext_sfr_data_in[5] => t_sfr_data_in.DATAB
ext_sfr_data_in[6] => t_sfr_data_in.DATAB
ext_sfr_data_in[7] => t_sfr_data_in.DATAB
ext_sfr_wr <= DW8051_control:i_control.ext_sfr_wr
ext_sfr_rd <= DW8051_control:i_control.ext_sfr_rd
mem_addr[0] <= DW8051_biu:i_biu.mem_addr
mem_addr[1] <= DW8051_biu:i_biu.mem_addr
mem_addr[2] <= DW8051_biu:i_biu.mem_addr
mem_addr[3] <= DW8051_biu:i_biu.mem_addr
mem_addr[4] <= DW8051_biu:i_biu.mem_addr
mem_addr[5] <= DW8051_biu:i_biu.mem_addr
mem_addr[6] <= DW8051_biu:i_biu.mem_addr
mem_addr[7] <= DW8051_biu:i_biu.mem_addr
mem_addr[8] <= DW8051_biu:i_biu.mem_addr
mem_addr[9] <= DW8051_biu:i_biu.mem_addr
mem_addr[10] <= DW8051_biu:i_biu.mem_addr
mem_addr[11] <= DW8051_biu:i_biu.mem_addr
mem_addr[12] <= DW8051_biu:i_biu.mem_addr
mem_addr[13] <= DW8051_biu:i_biu.mem_addr
mem_addr[14] <= DW8051_biu:i_biu.mem_addr
mem_addr[15] <= DW8051_biu:i_biu.mem_addr
mem_data_out[0] <= DW8051_biu:i_biu.mem_data_out
mem_data_out[1] <= DW8051_biu:i_biu.mem_data_out
mem_data_out[2] <= DW8051_biu:i_biu.mem_data_out
mem_data_out[3] <= DW8051_biu:i_biu.mem_data_out
mem_data_out[4] <= DW8051_biu:i_biu.mem_data_out
mem_data_out[5] <= DW8051_biu:i_biu.mem_data_out
mem_data_out[6] <= DW8051_biu:i_biu.mem_data_out
mem_data_out[7] <= DW8051_biu:i_biu.mem_data_out
mem_data_in[0] => mem_data_in[0].IN1
mem_data_in[1] => mem_data_in[1].IN1
mem_data_in[2] => mem_data_in[2].IN1
mem_data_in[3] => mem_data_in[3].IN1
mem_data_in[4] => mem_data_in[4].IN1
mem_data_in[5] => mem_data_in[5].IN1
mem_data_in[6] => mem_data_in[6].IN1
mem_data_in[7] => mem_data_in[7].IN1
mem_wr_n <= DW8051_biu:i_biu.mem_wr_n
mem_rd_n <= DW8051_biu:i_biu.mem_rd_n
mem_pswr_n <= DW8051_biu:i_biu.mem_pswr_n
mem_psrd_n <= DW8051_biu:i_biu.mem_psrd_n
mem_ale <= DW8051_biu:i_biu.mem_ale
mem_ea_n => mem_ea_n.IN1
port_pin_reg_n <= DW8051_control:i_control.port_pin_reg_n
p0_mem_reg_n <= DW8051_biu:i_biu.p0_mem_reg_n
p0_addr_data_n <= DW8051_biu:i_biu.p0_addr_data_n
p2_mem_reg_n <= DW8051_biu:i_biu.p2_mem_reg_n
iram_addr[0] <= DW8051_control:i_control.ram_addr
iram_addr[1] <= DW8051_control:i_control.ram_addr
iram_addr[2] <= DW8051_control:i_control.ram_addr
iram_addr[3] <= DW8051_control:i_control.ram_addr
iram_addr[4] <= DW8051_control:i_control.ram_addr
iram_addr[5] <= DW8051_control:i_control.ram_addr
iram_addr[6] <= DW8051_control:i_control.ram_addr
iram_addr[7] <= DW8051_control:i_control.ram_addr
iram_data_out[0] => indir_data_in[0].IN1
iram_data_out[1] => indir_data_in[1].IN1
iram_data_out[2] => indir_data_in[2].IN1
iram_data_out[3] => indir_data_in[3].IN1
iram_data_out[4] => indir_data_in[4].IN1
iram_data_out[5] => indir_data_in[5].IN1
iram_data_out[6] => indir_data_in[6].IN1
iram_data_out[7] => indir_data_in[7].IN1
iram_data_in[0] <= DW8051_control:i_control.ram_data_in
iram_data_in[1] <= DW8051_control:i_control.ram_data_in
iram_data_in[2] <= DW8051_control:i_control.ram_data_in
iram_data_in[3] <= DW8051_control:i_control.ram_data_in
iram_data_in[4] <= DW8051_control:i_control.ram_data_in
iram_data_in[5] <= DW8051_control:i_control.ram_data_in
iram_data_in[6] <= DW8051_control:i_control.ram_data_in
iram_data_in[7] <= DW8051_control:i_control.ram_data_in
iram_rd_n <= DW8051_control:i_control.ram_rd_n
iram_we1_n <= iram_we1_n.DB_MAX_OUTPUT_PORT_TYPE
iram_we2_n <= iram_we2_n.DB_MAX_OUTPUT_PORT_TYPE
smod <= pcon[7].DB_MAX_OUTPUT_PORT_TYPE
tm[0] <= DW8051_main_regs:i_mregs.ckcon
tm[1] <= DW8051_main_regs:i_mregs.ckcon
tm[2] <= DW8051_main_regs:i_mregs.ckcon
int_req => int_req.IN1
int_src[0] => int_src[0].IN1
int_src[1] => int_src[1].IN1
int_src[2] => int_src[2].IN1
int_src[3] => int_src[3].IN1
int_ack <= DW8051_control:i_control.int_ack
int_clr <= DW8051_control:i_control.int_clr
int_rom_data_in[0] => int_rom_data_in[0].IN1
int_rom_data_in[1] => int_rom_data_in[1].IN1
int_rom_data_in[2] => int_rom_data_in[2].IN1
int_rom_data_in[3] => int_rom_data_in[3].IN1
int_rom_data_in[4] => int_rom_data_in[4].IN1
int_rom_data_in[5] => int_rom_data_in[5].IN1
int_rom_data_in[6] => int_rom_data_in[6].IN1
int_rom_data_in[7] => int_rom_data_in[7].IN1
int_rom_rd_n <= DW8051_biu:i_biu.int_rom_rd_n
int_rom_cs_n <= DW8051_biu:i_biu.int_rom_cs_n


|chiptop|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu
clk => clk.IN1
rst_n => rst_n.IN1
cycle[0] => Decoder0.IN1
cycle[0] => Mux0.IN3
cycle[0] => Mux1.IN3
cycle[0] => Mux2.IN3
cycle[0] => Mux3.IN3
cycle[0] => Mux4.IN2
cycle[0] => Mux5.IN3
cycle[0] => Mux6.IN4
cycle[0] => Mux7.IN4
cycle[0] => Mux8.IN4
cycle[0] => Mux9.IN3
cycle[0] => Mux10.IN3
cycle[0] => Mux11.IN3
cycle[0] => Mux12.IN3
cycle[0] => Mux13.IN3
cycle[0] => Mux14.IN3
cycle[0] => Mux15.IN3
cycle[0] => Mux16.IN3
cycle[0] => Mux17.IN3
cycle[0] => Mux18.IN3
cycle[0] => Mux19.IN3
cycle[0] => Mux20.IN3
cycle[0] => Mux21.IN3
cycle[0] => Mux22.IN3
cycle[0] => Mux23.IN3
cycle[0] => Mux24.IN3
cycle[0] => Mux25.IN2
cycle[1] => Decoder0.IN0
cycle[1] => Mux0.IN2
cycle[1] => Mux1.IN2
cycle[1] => Mux2.IN2
cycle[1] => Mux3.IN2
cycle[1] => Mux4.IN1
cycle[1] => Mux5.IN2
cycle[1] => Mux6.IN3
cycle[1] => Mux7.IN3
cycle[1] => Mux8.IN3
cycle[1] => Mux9.IN2
cycle[1] => Mux10.IN2
cycle[1] => Mux11.IN2
cycle[1] => Mux12.IN2
cycle[1] => Mux13.IN2
cycle[1] => Mux14.IN2
cycle[1] => Mux15.IN2
cycle[1] => Mux16.IN2
cycle[1] => Mux17.IN2
cycle[1] => Mux18.IN2
cycle[1] => Mux19.IN2
cycle[1] => Mux20.IN2
cycle[1] => Mux21.IN2
cycle[1] => Mux22.IN2
cycle[1] => Mux23.IN2
cycle[1] => Mux24.IN2
cycle[1] => Mux25.IN1
ea_n => ext_rom_access.IN1
ea_n => ext_rom_access_2.IN1
stop_mode_n => always0.IN0
idle_mode_n => always0.IN1
md[0] => md[0].IN1
md[1] => md[1].IN1
md[2] => md[2].IN1
wrs => mem_wr_n.OUTPUTSELECT
wrs => mem_pswr_n.OUTPUTSELECT
rom_addr[0] => LessThan0.IN32
rom_addr[0] => mem_addr.DATAB
rom_addr[1] => LessThan0.IN31
rom_addr[1] => mem_addr.DATAB
rom_addr[2] => LessThan0.IN30
rom_addr[2] => mem_addr.DATAB
rom_addr[3] => LessThan0.IN29
rom_addr[3] => mem_addr.DATAB
rom_addr[4] => LessThan0.IN28
rom_addr[4] => mem_addr.DATAB
rom_addr[5] => LessThan0.IN27
rom_addr[5] => mem_addr.DATAB
rom_addr[6] => LessThan0.IN26
rom_addr[6] => mem_addr.DATAB
rom_addr[7] => LessThan0.IN25
rom_addr[7] => mem_addr.DATAB
rom_addr[8] => LessThan0.IN24
rom_addr[8] => mem_addr.DATAB
rom_addr[9] => LessThan0.IN23
rom_addr[9] => mem_addr.DATAB
rom_addr[10] => LessThan0.IN22
rom_addr[10] => mem_addr.DATAB
rom_addr[11] => LessThan0.IN21
rom_addr[11] => mem_addr.DATAB
rom_addr[12] => LessThan0.IN20
rom_addr[12] => mem_addr.DATAB
rom_addr[13] => LessThan0.IN19
rom_addr[13] => mem_addr.DATAB
rom_addr[14] => LessThan0.IN18
rom_addr[14] => mem_addr.DATAB
rom_addr[15] => LessThan0.IN17
rom_addr[15] => mem_addr.DATAB
instr_reg[0] <= instr_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_reg[1] <= instr_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_reg[2] <= instr_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_reg[3] <= instr_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_reg[4] <= instr_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_reg[5] <= instr_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_reg[6] <= instr_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_reg[7] <= instr_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[0] => LessThan1.IN32
ram_addr[0] => mem_addr.DATAB
ram_addr[1] => LessThan1.IN31
ram_addr[1] => mem_addr.DATAB
ram_addr[2] => LessThan1.IN30
ram_addr[2] => mem_addr.DATAB
ram_addr[3] => LessThan1.IN29
ram_addr[3] => mem_addr.DATAB
ram_addr[4] => LessThan1.IN28
ram_addr[4] => mem_addr.DATAB
ram_addr[5] => LessThan1.IN27
ram_addr[5] => mem_addr.DATAB
ram_addr[6] => LessThan1.IN26
ram_addr[6] => mem_addr.DATAB
ram_addr[7] => LessThan1.IN25
ram_addr[7] => mem_addr.DATAB
ram_addr[8] => LessThan1.IN24
ram_addr[8] => mem_addr.DATAB
ram_addr[9] => LessThan1.IN23
ram_addr[9] => mem_addr.DATAB
ram_addr[10] => LessThan1.IN22
ram_addr[10] => mem_addr.DATAB
ram_addr[11] => LessThan1.IN21
ram_addr[11] => mem_addr.DATAB
ram_addr[12] => LessThan1.IN20
ram_addr[12] => mem_addr.DATAB
ram_addr[13] => LessThan1.IN19
ram_addr[13] => mem_addr.DATAB
ram_addr[14] => LessThan1.IN18
ram_addr[14] => mem_addr.DATAB
ram_addr[15] => LessThan1.IN17
ram_addr[15] => mem_addr.DATAB
wr_ram_addr_h => ram_16bit_access.DATAB
wr_ram_addr_l => md_ld_n.OUTPUTSELECT
wr_ram_addr_l => ram_16bit_access.OUTPUTSELECT
data_out[0] => mem_data_out.DATAB
data_out[1] => mem_data_out.DATAB
data_out[2] => mem_data_out.DATAB
data_out[3] => mem_data_out.DATAB
data_out[4] => mem_data_out.DATAB
data_out[5] => mem_data_out.DATAB
data_out[6] => mem_data_out.DATAB
data_out[7] => mem_data_out.DATAB
wr_ram => bus_seq.OUTPUTSELECT
wr_ram => bus_seq.OUTPUTSELECT
wr_ram => bus_seq.OUTPUTSELECT
wr_ram => start_ram_seq.OUTPUTSELECT
rd_ram => bus_seq.OUTPUTSELECT
rd_ram => bus_seq.OUTPUTSELECT
rd_ram => start_ram_seq.OUTPUTSELECT
rd_ram => p0_mem_reg_n.OUTPUTSELECT
rd_ram => mem_rd_n.OUTPUTSELECT
rd_ram => mem_wr_n.OUTPUTSELECT
rd_ram => mem_pswr_n.OUTPUTSELECT
rd_ram => data_in.OUTPUTSELECT
rd_ram => data_in.OUTPUTSELECT
rd_ram => data_in.OUTPUTSELECT
rd_ram => data_in.OUTPUTSELECT
rd_ram => data_in.OUTPUTSELECT
rd_ram => data_in.OUTPUTSELECT
rd_ram => data_in.OUTPUTSELECT
rd_ram => data_in.OUTPUTSELECT
rd_ram => always0.IN1
rd_ram => bus_seq.DATAA
rd_rom => bus_seq.DATAA
rd_rom => bus_seq.DATAA
data_in[0] <= data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[1] <= data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[2] <= data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[3] <= data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[4] <= data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[5] <= data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[6] <= data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[7] <= data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_access_rdy <= ram_access_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[0] <= mem_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[1] <= mem_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[2] <= mem_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[3] <= mem_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[4] <= mem_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[5] <= mem_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[6] <= mem_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[7] <= mem_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_in[0] => instr_reg.DATAB
mem_data_in[0] => data_in.DATAB
mem_data_in[0] => data_in.DATAB
mem_data_in[0] => data_in.DATAB
mem_data_in[1] => instr_reg.DATAB
mem_data_in[1] => data_in.DATAB
mem_data_in[1] => data_in.DATAB
mem_data_in[1] => data_in.DATAB
mem_data_in[2] => instr_reg.DATAB
mem_data_in[2] => data_in.DATAB
mem_data_in[2] => data_in.DATAB
mem_data_in[2] => data_in.DATAB
mem_data_in[3] => instr_reg.DATAB
mem_data_in[3] => data_in.DATAB
mem_data_in[3] => data_in.DATAB
mem_data_in[3] => data_in.DATAB
mem_data_in[4] => instr_reg.DATAB
mem_data_in[4] => data_in.DATAB
mem_data_in[4] => data_in.DATAB
mem_data_in[4] => data_in.DATAB
mem_data_in[5] => instr_reg.DATAB
mem_data_in[5] => data_in.DATAB
mem_data_in[5] => data_in.DATAB
mem_data_in[5] => data_in.DATAB
mem_data_in[6] => instr_reg.DATAB
mem_data_in[6] => data_in.DATAB
mem_data_in[6] => data_in.DATAB
mem_data_in[6] => data_in.DATAB
mem_data_in[7] => instr_reg.DATAB
mem_data_in[7] => data_in.DATAB
mem_data_in[7] => data_in.DATAB
mem_data_in[7] => data_in.DATAB
mem_wr_n <= mem_wr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rd_n <= mem_rd_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pswr_n <= mem_pswr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_psrd_n <= mem_psrd_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_ale <= mem_ale.DB_MAX_OUTPUT_PORT_TYPE
p0_mem_reg_n <= p0_mem_reg_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_addr_data_n <= p0_addr_data_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_mem_reg_n <= p2_mem_reg_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_rom_data_in[0] => instr_reg.DATAA
int_rom_data_in[0] => data_in.DATAA
int_rom_data_in[1] => instr_reg.DATAA
int_rom_data_in[1] => data_in.DATAA
int_rom_data_in[2] => instr_reg.DATAA
int_rom_data_in[2] => data_in.DATAA
int_rom_data_in[3] => instr_reg.DATAA
int_rom_data_in[3] => data_in.DATAA
int_rom_data_in[4] => instr_reg.DATAA
int_rom_data_in[4] => data_in.DATAA
int_rom_data_in[5] => instr_reg.DATAA
int_rom_data_in[5] => data_in.DATAA
int_rom_data_in[6] => instr_reg.DATAA
int_rom_data_in[6] => data_in.DATAA
int_rom_data_in[7] => instr_reg.DATAA
int_rom_data_in[7] => data_in.DATAA
int_rom_rd_n <= int_rom_rd_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_rom_cs_n <= <GND>


|chiptop|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_biu:i_biu|DW8051_updn_ctr:c0
data[0] => next_state[0].DATAB
data[1] => next_state[1].DATAB
data[2] => next_state[2].DATAB
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => tercnt.IN1
up_dn => tercnt.IN1
load => next_state[2].OUTPUTSELECT
load => next_state[1].OUTPUTSELECT
load => next_state[0].OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
clk => ctr_state[0].CLK
clk => ctr_state[1].CLK
clk => ctr_state[2].CLK
reset => ctr_state[0].ACLR
reset => ctr_state[1].ACLR
reset => ctr_state[2].ACLR
count[0] <= ctr_state[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= ctr_state[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= ctr_state[2].DB_MAX_OUTPUT_PORT_TYPE
tercnt <= tercnt.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_alu:i_alu
clk => div_res8.CLK
a[0] => LessThan0.IN8
a[0] => anl_res[0].IN0
a[0] => orl_res[0].IN0
a[0] => xrl_res[0].IN0
a[0] => as_a[0].IN0
a[0] => asid_a[0].DATAA
a[0] => LessThan2.IN8
a[0] => div_ov.IN0
a[0] => rr_res[7].DATAB
a[0] => rr_co.DATAA
a[0] => Mux0.IN7
a[0] => bit_res[0].DATAB
a[0] => Mux12.IN2
a[0] => Mux20.IN1
a[0] => Mux12.IN3
a[0] => Mux8.IN2
a[0] => Mux19.IN2
a[0] => Mux12.IN7
a[1] => LessThan0.IN7
a[1] => Add0.IN14
a[1] => da_add_res_0[1].DATAA
a[1] => anl_res[1].IN0
a[1] => orl_res[1].IN0
a[1] => xrl_res[1].IN0
a[1] => as_a[1].IN0
a[1] => asid_a[1].DATAA
a[1] => LessThan2.IN7
a[1] => div_ov.IN1
a[1] => Mux0.IN6
a[1] => bit_res[1].DATAB
a[1] => Mux11.IN2
a[1] => Mux19.IN1
a[1] => Mux7.IN2
a[1] => Mux18.IN2
a[1] => Mux20.IN0
a[1] => Mux11.IN6
a[2] => LessThan0.IN6
a[2] => Add0.IN13
a[2] => da_add_res_0[2].DATAA
a[2] => anl_res[2].IN0
a[2] => orl_res[2].IN0
a[2] => xrl_res[2].IN0
a[2] => as_a[2].IN0
a[2] => asid_a[2].DATAA
a[2] => LessThan2.IN6
a[2] => div_ov.IN1
a[2] => Mux0.IN5
a[2] => bit_res[2].DATAB
a[2] => Mux10.IN2
a[2] => Mux18.IN1
a[2] => Mux6.IN2
a[2] => Mux17.IN2
a[2] => Mux19.IN0
a[2] => Mux10.IN6
a[3] => LessThan0.IN5
a[3] => Add0.IN12
a[3] => da_add_res_0[3].DATAA
a[3] => anl_res[3].IN0
a[3] => orl_res[3].IN0
a[3] => xrl_res[3].IN0
a[3] => as_a[3].IN0
a[3] => asid_a[3].DATAA
a[3] => LessThan2.IN5
a[3] => div_ov.IN1
a[3] => Mux0.IN4
a[3] => bit_res[3].DATAB
a[3] => Mux9.IN2
a[3] => Mux17.IN1
a[3] => Mux5.IN2
a[3] => Mux16.IN2
a[3] => Mux18.IN0
a[3] => Mux9.IN6
a[4] => Add0.IN11
a[4] => da_res[4].DATAA
a[4] => anl_res[4].IN0
a[4] => orl_res[4].IN0
a[4] => xrl_res[4].IN0
a[4] => as_a[4].IN0
a[4] => asid_a[4].DATAA
a[4] => LessThan2.IN4
a[4] => div_ov.IN0
a[4] => Mux0.IN3
a[4] => bit_res[4].DATAB
a[4] => Mux8.IN1
a[4] => Mux16.IN1
a[4] => Mux12.IN1
a[4] => Mux15.IN2
a[4] => Mux17.IN0
a[4] => Mux8.IN6
a[5] => Add0.IN10
a[5] => da_add_res_0[5].DATAA
a[5] => anl_res[5].IN0
a[5] => orl_res[5].IN0
a[5] => xrl_res[5].IN0
a[5] => as_a[5].IN0
a[5] => asid_a[5].DATAA
a[5] => LessThan2.IN3
a[5] => div_ov.IN1
a[5] => Mux0.IN2
a[5] => bit_res[5].DATAB
a[5] => Mux7.IN1
a[5] => Mux15.IN1
a[5] => Mux11.IN1
a[5] => Mux14.IN2
a[5] => Mux16.IN0
a[5] => Mux7.IN6
a[6] => Add0.IN9
a[6] => da_add_res_0[6].DATAA
a[6] => anl_res[6].IN0
a[6] => orl_res[6].IN0
a[6] => xrl_res[6].IN0
a[6] => as_a[6].IN0
a[6] => asid_a[6].DATAA
a[6] => LessThan2.IN2
a[6] => div_ov.IN1
a[6] => Mux0.IN1
a[6] => bit_res[6].DATAB
a[6] => Mux6.IN1
a[6] => Mux14.IN1
a[6] => Mux10.IN1
a[6] => Mux13.IN1
a[6] => Mux15.IN0
a[6] => Mux6.IN6
a[7] => Add0.IN8
a[7] => da_add_res_0[7].DATAA
a[7] => anl_res[7].IN0
a[7] => orl_res[7].IN0
a[7] => xrl_res[7].IN0
a[7] => as_a[7].IN0
a[7] => asid_a[7].DATAA
a[7] => LessThan2.IN1
a[7] => div_ov.IN1
a[7] => rl_res[0].DATAB
a[7] => rl_co.DATAA
a[7] => Mux0.IN0
a[7] => bit_res[7].DATAB
a[7] => Mux5.IN1
a[7] => Mux13.IN0
a[7] => Mux9.IN1
a[7] => Mux14.IN0
a[7] => Mux5.IN6
b[0] => anl_res[0].IN1
b[0] => orl_res[0].IN1
b[0] => xrl_res[0].IN1
b[0] => asid_b[0].DATAB
b[0] => LessThan2.IN16
b[0] => mul_c_res[7].DATAB
b[0] => div_t_res[1].DATAA
b[1] => anl_res[1].IN1
b[1] => orl_res[1].IN1
b[1] => xrl_res[1].IN1
b[1] => asid_b[1].DATAB
b[1] => LessThan2.IN15
b[1] => mul_res[0].DATAB
b[1] => div_t_res[2].DATAA
b[1] => div_res[0].DATAA
b[2] => anl_res[2].IN1
b[2] => orl_res[2].IN1
b[2] => xrl_res[2].IN1
b[2] => asid_b[2].DATAB
b[2] => LessThan2.IN14
b[2] => mul_res[1].DATAB
b[2] => div_t_res[3].DATAA
b[2] => div_res[1].DATAA
b[3] => anl_res[3].IN1
b[3] => orl_res[3].IN1
b[3] => xrl_res[3].IN1
b[3] => asid_b[3].DATAB
b[3] => LessThan2.IN13
b[3] => mul_res[2].DATAB
b[3] => div_t_res[4].DATAA
b[3] => div_res[2].DATAA
b[4] => anl_res[4].IN1
b[4] => orl_res[4].IN1
b[4] => xrl_res[4].IN1
b[4] => asid_b[4].DATAB
b[4] => LessThan2.IN12
b[4] => mul_res[3].DATAB
b[4] => div_t_res[5].DATAA
b[4] => div_res[3].DATAA
b[5] => anl_res[5].IN1
b[5] => orl_res[5].IN1
b[5] => xrl_res[5].IN1
b[5] => asid_b[5].DATAB
b[5] => LessThan2.IN11
b[5] => mul_res[4].DATAB
b[5] => div_t_res[6].DATAA
b[5] => div_res[4].DATAA
b[6] => anl_res[6].IN1
b[6] => orl_res[6].IN1
b[6] => xrl_res[6].IN1
b[6] => asid_b[6].DATAB
b[6] => LessThan2.IN10
b[6] => mul_res[5].DATAB
b[6] => div_t_res[7].DATAA
b[6] => div_res[5].DATAA
b[7] => anl_res[7].IN1
b[7] => orl_res[7].IN1
b[7] => xrl_res[7].IN1
b[7] => asid_b[7].DATAB
b[7] => LessThan2.IN9
b[7] => mul_res[6].DATAB
b[7] => div_t_res[8].DATAA
b[7] => div_res[6].DATAA
c[0] => mul_res[7].IN1
c[0] => Selector7.IN4
c[0] => Selector6.IN5
c[0] => mul_res[6].OUTPUTSELECT
c[0] => mul_res[5].OUTPUTSELECT
c[0] => mul_res[4].OUTPUTSELECT
c[0] => mul_res[3].OUTPUTSELECT
c[0] => mul_res[2].OUTPUTSELECT
c[0] => mul_res[1].OUTPUTSELECT
c[0] => mul_res[0].OUTPUTSELECT
c[0] => mul_c_res[7].OUTPUTSELECT
c[1] => Selector6.IN4
c[1] => Selector7.IN3
c[1] => Selector5.IN5
c[2] => Selector5.IN4
c[2] => Selector6.IN3
c[2] => Selector4.IN5
c[3] => Selector4.IN4
c[3] => Selector5.IN3
c[3] => Selector3.IN5
c[4] => Selector3.IN4
c[4] => Selector4.IN3
c[4] => Selector2.IN5
c[5] => Selector2.IN4
c[5] => Selector3.IN3
c[5] => Selector1.IN5
c[6] => Selector1.IN4
c[6] => Selector2.IN3
c[6] => Selector0.IN4
c[7] => Selector0.IN3
c[7] => Selector1.IN3
c[7] => div_res[0].DATAB
ci => concat.IN1
ci => da_co.IN1
ci => as_ci.IN0
ci => rl_res[0].DATAA
ci => rl_co.DATAB
ci => rr_res[7].DATAA
ci => rr_co.DATAB
ci => anlcb_co.IN1
ci => anlcbn_co.IN1
ci => orlcb_co.IN1
ci => orlcbn_co.IN1
ci => Mux22.IN0
ci => Mux23.IN2
ci => Mux22.IN1
ci => Mux22.IN2
ci => Mux22.IN3
ci => Mux22.IN4
ci => Mux22.IN5
ci => Mux22.IN6
ci => Mux1.IN2
ci => Mux1.IN3
ci => Mux1.IN4
ci => Mux2.IN0
ci => Mux4.IN0
ci => Mux1.IN8
aci => concat.IN1
aci => Mux21.IN0
aci => aco.DATAA
aci => Mux21.IN1
aci => Mux21.IN2
aci => Mux21.IN3
aci => Mux21.IN4
aci => Mux21.IN5
aci => arith_ac.DATAB
ovi => Mux24.IN0
ovi => ovo.DATAA
ovi => Mux24.IN1
ovi => Mux24.IN2
ovi => Mux24.IN3
ovi => arith_ov.DATAB
res[0] <= tmp_res.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= tmp_res.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= tmp_res.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= tmp_res.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= tmp_res.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= tmp_res.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= tmp_res.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= tmp_res.DB_MAX_OUTPUT_PORT_TYPE
c_res[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
c_res[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
c_res[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
c_res[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
c_res[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
c_res[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
c_res[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
c_res[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
aco <= aco.DB_MAX_OUTPUT_PORT_TYPE
ovo <= ovo.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
equal <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
bit_sts <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
bit_pos[0] => bit_mask[1].IN1
bit_pos[0] => bit_mask[3].IN1
bit_pos[0] => bit_mask[5].IN1
bit_pos[0] => bit_mask[7].IN1
bit_pos[0] => Mux0.IN10
bit_pos[0] => bit_mask[0].IN1
bit_pos[0] => bit_mask[2].IN1
bit_pos[0] => bit_mask[4].IN1
bit_pos[0] => bit_mask[6].IN1
bit_pos[1] => bit_mask.IN0
bit_pos[1] => bit_mask.IN0
bit_pos[1] => Mux0.IN9
bit_pos[1] => bit_mask.IN0
bit_pos[1] => bit_mask.IN0
bit_pos[2] => bit_mask.IN1
bit_pos[2] => bit_mask.IN1
bit_pos[2] => Mux0.IN8
bit_pos[2] => bit_mask.IN1
bit_pos[2] => bit_mask.IN1
alu_op[0] => as_ci.IN1
alu_op[0] => asid_b[7].DATAA
alu_op[0] => asid_b[6].DATAA
alu_op[0] => asid_b[5].DATAA
alu_op[0] => asid_b[4].DATAA
alu_op[0] => asid_b[3].DATAA
alu_op[0] => asid_b[2].DATAA
alu_op[0] => asid_b[1].DATAA
alu_op[0] => asid_b[0].DATAA
alu_op[0] => Mux1.IN7
alu_op[0] => Mux2.IN2
alu_op[0] => Mux3.IN4
alu_op[0] => Mux4.IN2
alu_op[0] => asid_carry[0].DATAA
alu_op[0] => div_res[7].OUTPUTSELECT
alu_op[0] => rr_res[7].OUTPUTSELECT
alu_op[0] => div_res[6].OUTPUTSELECT
alu_op[0] => div_res[5].OUTPUTSELECT
alu_op[0] => div_res[4].OUTPUTSELECT
alu_op[0] => div_res[3].OUTPUTSELECT
alu_op[0] => div_res[2].OUTPUTSELECT
alu_op[0] => div_res[1].OUTPUTSELECT
alu_op[0] => div_res[0].OUTPUTSELECT
alu_op[0] => rl_res[0].OUTPUTSELECT
alu_op[0] => rr_co.OUTPUTSELECT
alu_op[0] => rl_co.OUTPUTSELECT
alu_op[1] => as_carry0.IN1
alu_op[1] => as_a[0].IN1
alu_op[1] => as_a[1].IN1
alu_op[1] => as_a[2].IN1
alu_op[1] => as_a[3].IN1
alu_op[1] => as_a[4].IN1
alu_op[1] => as_a[5].IN1
alu_op[1] => as_a[6].IN1
alu_op[1] => as_a[7].IN1
alu_op[1] => as_ac.IN1
alu_op[1] => as_co.IN1
alu_op[1] => Mux1.IN6
alu_op[1] => Mux2.IN1
alu_op[1] => Mux3.IN3
alu_op[1] => Mux4.IN1
alu_op[1] => Mux5.IN5
alu_op[1] => Mux6.IN5
alu_op[1] => Mux7.IN5
alu_op[1] => Mux8.IN5
alu_op[1] => Mux9.IN5
alu_op[1] => Mux10.IN5
alu_op[1] => Mux11.IN5
alu_op[1] => Mux12.IN6
alu_op[1] => Mux13.IN4
alu_op[1] => Mux14.IN5
alu_op[1] => Mux15.IN5
alu_op[1] => Mux16.IN5
alu_op[1] => Mux17.IN5
alu_op[1] => Mux18.IN5
alu_op[1] => Mux19.IN5
alu_op[1] => Mux20.IN4
alu_op[1] => Mux21.IN8
alu_op[1] => Mux22.IN9
alu_op[1] => Mux23.IN5
alu_op[1] => Mux24.IN6
alu_op[1] => Equal0.IN5
alu_op[1] => Equal1.IN5
alu_op[2] => asid_carry[0].OUTPUTSELECT
alu_op[2] => asid_a[7].OUTPUTSELECT
alu_op[2] => asid_a[6].OUTPUTSELECT
alu_op[2] => asid_a[5].OUTPUTSELECT
alu_op[2] => asid_a[4].OUTPUTSELECT
alu_op[2] => asid_a[3].OUTPUTSELECT
alu_op[2] => asid_a[2].OUTPUTSELECT
alu_op[2] => asid_a[1].OUTPUTSELECT
alu_op[2] => asid_a[0].OUTPUTSELECT
alu_op[2] => asid_b[7].OUTPUTSELECT
alu_op[2] => asid_b[6].OUTPUTSELECT
alu_op[2] => asid_b[5].OUTPUTSELECT
alu_op[2] => asid_b[4].OUTPUTSELECT
alu_op[2] => asid_b[3].OUTPUTSELECT
alu_op[2] => asid_b[2].OUTPUTSELECT
alu_op[2] => asid_b[1].OUTPUTSELECT
alu_op[2] => asid_b[0].OUTPUTSELECT
alu_op[2] => Mux1.IN5
alu_op[2] => Mux3.IN2
alu_op[2] => Mux5.IN4
alu_op[2] => Mux6.IN4
alu_op[2] => Mux7.IN4
alu_op[2] => Mux8.IN4
alu_op[2] => Mux9.IN4
alu_op[2] => Mux10.IN4
alu_op[2] => Mux11.IN4
alu_op[2] => Mux12.IN5
alu_op[2] => Mux13.IN3
alu_op[2] => Mux14.IN4
alu_op[2] => Mux15.IN4
alu_op[2] => Mux16.IN4
alu_op[2] => Mux17.IN4
alu_op[2] => Mux18.IN4
alu_op[2] => Mux19.IN4
alu_op[2] => Mux20.IN3
alu_op[2] => Mux21.IN7
alu_op[2] => Mux22.IN8
alu_op[2] => Mux23.IN4
alu_op[2] => Mux24.IN5
alu_op[2] => Equal0.IN4
alu_op[2] => Equal1.IN4
alu_op[3] => Mux5.IN3
alu_op[3] => Mux6.IN3
alu_op[3] => Mux7.IN3
alu_op[3] => Mux8.IN3
alu_op[3] => Mux9.IN3
alu_op[3] => Mux10.IN3
alu_op[3] => Mux11.IN3
alu_op[3] => Mux12.IN4
alu_op[3] => Mux13.IN2
alu_op[3] => Mux14.IN3
alu_op[3] => Mux15.IN3
alu_op[3] => Mux16.IN3
alu_op[3] => Mux17.IN3
alu_op[3] => Mux18.IN3
alu_op[3] => Mux19.IN3
alu_op[3] => Mux20.IN2
alu_op[3] => Mux21.IN6
alu_op[3] => Mux22.IN7
alu_op[3] => Mux23.IN3
alu_op[3] => Mux24.IN4
alu_op[3] => Equal0.IN3
alu_op[3] => Equal1.IN3
alu_op[3] => mod_bit.OUTPUTSELECT
alu_op[3] => bit_co.OUTPUTSELECT
alu_op[4] => arith_res[7].OUTPUTSELECT
alu_op[4] => arith_res[6].OUTPUTSELECT
alu_op[4] => arith_res[5].OUTPUTSELECT
alu_op[4] => arith_res[4].OUTPUTSELECT
alu_op[4] => arith_res[3].OUTPUTSELECT
alu_op[4] => arith_res[2].OUTPUTSELECT
alu_op[4] => arith_res[1].OUTPUTSELECT
alu_op[4] => arith_res[0].OUTPUTSELECT
alu_op[4] => arith_co.OUTPUTSELECT
alu_op[4] => arith_ac.OUTPUTSELECT
alu_op[4] => arith_ov.OUTPUTSELECT
alu_op[5] => tmp_res.OUTPUTSELECT
alu_op[5] => tmp_res.OUTPUTSELECT
alu_op[5] => tmp_res.OUTPUTSELECT
alu_op[5] => tmp_res.OUTPUTSELECT
alu_op[5] => tmp_res.OUTPUTSELECT
alu_op[5] => tmp_res.OUTPUTSELECT
alu_op[5] => tmp_res.OUTPUTSELECT
alu_op[5] => tmp_res.OUTPUTSELECT
alu_op[5] => co.OUTPUTSELECT
alu_op[5] => aco.OUTPUTSELECT
alu_op[5] => ovo.OUTPUTSELECT


|chiptop|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_updn_ctr:i_pc
data[0] => next_state[0].DATAB
data[1] => next_state[1].DATAB
data[2] => next_state[2].DATAB
data[3] => next_state[3].DATAB
data[4] => next_state[4].DATAB
data[5] => next_state[5].DATAB
data[6] => next_state[6].DATAB
data[7] => next_state[7].DATAB
data[8] => next_state[8].DATAB
data[9] => next_state[9].DATAB
data[10] => next_state[10].DATAB
data[11] => next_state[11].DATAB
data[12] => next_state[12].DATAB
data[13] => next_state[13].DATAB
data[14] => next_state[14].DATAB
data[15] => next_state[15].DATAB
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => tercnt.IN1
up_dn => tercnt.IN1
load => next_state[15].OUTPUTSELECT
load => next_state[14].OUTPUTSELECT
load => next_state[13].OUTPUTSELECT
load => next_state[12].OUTPUTSELECT
load => next_state[11].OUTPUTSELECT
load => next_state[10].OUTPUTSELECT
load => next_state[9].OUTPUTSELECT
load => next_state[8].OUTPUTSELECT
load => next_state[7].OUTPUTSELECT
load => next_state[6].OUTPUTSELECT
load => next_state[5].OUTPUTSELECT
load => next_state[4].OUTPUTSELECT
load => next_state[3].OUTPUTSELECT
load => next_state[2].OUTPUTSELECT
load => next_state[1].OUTPUTSELECT
load => next_state[0].OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
clk => ctr_state[0].CLK
clk => ctr_state[1].CLK
clk => ctr_state[2].CLK
clk => ctr_state[3].CLK
clk => ctr_state[4].CLK
clk => ctr_state[5].CLK
clk => ctr_state[6].CLK
clk => ctr_state[7].CLK
clk => ctr_state[8].CLK
clk => ctr_state[9].CLK
clk => ctr_state[10].CLK
clk => ctr_state[11].CLK
clk => ctr_state[12].CLK
clk => ctr_state[13].CLK
clk => ctr_state[14].CLK
clk => ctr_state[15].CLK
reset => ctr_state[0].ACLR
reset => ctr_state[1].ACLR
reset => ctr_state[2].ACLR
reset => ctr_state[3].ACLR
reset => ctr_state[4].ACLR
reset => ctr_state[5].ACLR
reset => ctr_state[6].ACLR
reset => ctr_state[7].ACLR
reset => ctr_state[8].ACLR
reset => ctr_state[9].ACLR
reset => ctr_state[10].ACLR
reset => ctr_state[11].ACLR
reset => ctr_state[12].ACLR
reset => ctr_state[13].ACLR
reset => ctr_state[14].ACLR
reset => ctr_state[15].ACLR
count[0] <= ctr_state[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= ctr_state[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= ctr_state[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= ctr_state[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= ctr_state[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= ctr_state[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= ctr_state[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= ctr_state[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= ctr_state[8].DB_MAX_OUTPUT_PORT_TYPE
count[9] <= ctr_state[9].DB_MAX_OUTPUT_PORT_TYPE
count[10] <= ctr_state[10].DB_MAX_OUTPUT_PORT_TYPE
count[11] <= ctr_state[11].DB_MAX_OUTPUT_PORT_TYPE
count[12] <= ctr_state[12].DB_MAX_OUTPUT_PORT_TYPE
count[13] <= ctr_state[13].DB_MAX_OUTPUT_PORT_TYPE
count[14] <= ctr_state[14].DB_MAX_OUTPUT_PORT_TYPE
count[15] <= ctr_state[15].DB_MAX_OUTPUT_PORT_TYPE
tercnt <= tercnt.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_u_ctr_clr:cyc1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_n[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_n[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clr_n => next[1].OUTPUTSELECT
clr_n => next[0].OUTPUTSELECT
rst_n => q[0]~reg0.ACLR
rst_n => q[1]~reg0.ACLR


|chiptop|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_op_decoder:i_opdec
op[0] => Decoder0.IN2
op[0] => Decoder4.IN3
op[0] => Decoder5.IN2
op[1] => Decoder1.IN1
op[1] => Decoder3.IN2
op[1] => Decoder4.IN2
op[1] => Decoder5.IN1
op[2] => Decoder0.IN1
op[2] => Decoder2.IN1
op[2] => Decoder3.IN1
op[2] => Decoder4.IN1
op[3] => Decoder0.IN0
op[3] => Decoder1.IN0
op[3] => Decoder2.IN0
op[3] => Decoder3.IN0
op[3] => Decoder4.IN0
op[3] => Decoder5.IN0
op[3] => Mux14.IN19
op[4] => Mux0.IN19
op[4] => Mux1.IN19
op[4] => Mux2.IN19
op[4] => Mux3.IN19
op[4] => Mux4.IN19
op[4] => Mux5.IN19
op[4] => Mux6.IN19
op[4] => Mux7.IN19
op[4] => Mux8.IN19
op[4] => Mux9.IN19
op[4] => Mux10.IN19
op[4] => Mux11.IN19
op[4] => Mux12.IN19
op[4] => Mux13.IN19
op[4] => Mux14.IN18
op[4] => Mux15.IN19
op[4] => Mux16.IN19
op[4] => Mux17.IN19
op[4] => Mux18.IN19
op[4] => Mux19.IN19
op[4] => Mux20.IN19
op[4] => Mux21.IN19
op[4] => Decoder6.IN3
op[4] => Mux22.IN19
op[4] => Mux23.IN19
op[4] => Mux24.IN19
op[5] => Mux0.IN18
op[5] => Mux1.IN18
op[5] => Mux2.IN18
op[5] => Mux3.IN18
op[5] => Mux4.IN18
op[5] => Mux5.IN18
op[5] => Mux6.IN18
op[5] => Mux7.IN18
op[5] => Mux8.IN18
op[5] => Mux9.IN18
op[5] => Mux10.IN18
op[5] => Mux11.IN18
op[5] => Mux12.IN18
op[5] => Mux13.IN18
op[5] => Mux14.IN17
op[5] => Mux15.IN18
op[5] => Mux16.IN18
op[5] => Mux17.IN18
op[5] => Mux18.IN18
op[5] => Mux19.IN18
op[5] => Mux20.IN18
op[5] => Mux21.IN18
op[5] => Decoder6.IN2
op[5] => Mux22.IN18
op[5] => Mux23.IN18
op[5] => Mux24.IN18
op[6] => Mux0.IN17
op[6] => Mux1.IN17
op[6] => Mux2.IN17
op[6] => Mux3.IN17
op[6] => Mux4.IN17
op[6] => Mux5.IN17
op[6] => Mux6.IN17
op[6] => Mux7.IN17
op[6] => Mux8.IN17
op[6] => Mux9.IN17
op[6] => Mux10.IN17
op[6] => Mux11.IN17
op[6] => Mux12.IN17
op[6] => Mux13.IN17
op[6] => Mux14.IN16
op[6] => Mux15.IN17
op[6] => Mux16.IN17
op[6] => Mux17.IN17
op[6] => Mux18.IN17
op[6] => Mux19.IN17
op[6] => Mux20.IN17
op[6] => Mux21.IN17
op[6] => Decoder6.IN1
op[6] => Mux22.IN17
op[6] => Mux23.IN17
op[6] => Mux24.IN17
op[7] => Mux0.IN16
op[7] => Mux1.IN16
op[7] => Mux2.IN16
op[7] => Mux3.IN16
op[7] => Mux4.IN16
op[7] => Mux5.IN16
op[7] => Mux6.IN16
op[7] => Mux7.IN16
op[7] => Mux8.IN16
op[7] => Mux9.IN16
op[7] => Mux10.IN16
op[7] => Mux11.IN16
op[7] => Mux12.IN16
op[7] => Mux13.IN16
op[7] => Mux14.IN15
op[7] => Mux15.IN16
op[7] => Mux16.IN16
op[7] => Mux17.IN16
op[7] => Mux18.IN16
op[7] => Mux19.IN16
op[7] => Mux20.IN16
op[7] => Mux21.IN16
op[7] => Decoder6.IN0
op[7] => Mux22.IN16
op[7] => Mux23.IN16
op[7] => Mux24.IN16
int => itype.OUTPUTSELECT
int => itype.OUTPUTSELECT
int => itype.OUTPUTSELECT
int => itype.OUTPUTSELECT
int => itype.OUTPUTSELECT
int => last_cycle.OUTPUTSELECT
int => last_cycle.OUTPUTSELECT
int => last_cycle.OUTPUTSELECT
int => src.OUTPUTSELECT
int => src.OUTPUTSELECT
int => src.OUTPUTSELECT
int => src.OUTPUTSELECT
int => dest.OUTPUTSELECT
int => dest.OUTPUTSELECT
int => dest.OUTPUTSELECT
int => dest.OUTPUTSELECT
int => alu_op.OUTPUTSELECT
int => alu_op.OUTPUTSELECT
int => alu_op.OUTPUTSELECT
int => alu_op.OUTPUTSELECT
int => alu_op.OUTPUTSELECT
int => alu_op.OUTPUTSELECT
int => src_cycle.OUTPUTSELECT
int => src_cycle.OUTPUTSELECT
int => rmw.OUTPUTSELECT
int => chg_flags.OUTPUTSELECT
idle_mode_n => itype.OUTPUTSELECT
idle_mode_n => itype.OUTPUTSELECT
idle_mode_n => itype.OUTPUTSELECT
idle_mode_n => itype.OUTPUTSELECT
idle_mode_n => itype.OUTPUTSELECT
idle_mode_n => last_cycle.OUTPUTSELECT
idle_mode_n => last_cycle.OUTPUTSELECT
idle_mode_n => last_cycle.OUTPUTSELECT
idle_mode_n => src.OUTPUTSELECT
idle_mode_n => src.OUTPUTSELECT
idle_mode_n => src.OUTPUTSELECT
idle_mode_n => src.OUTPUTSELECT
idle_mode_n => dest.OUTPUTSELECT
idle_mode_n => dest.OUTPUTSELECT
idle_mode_n => dest.OUTPUTSELECT
idle_mode_n => dest.OUTPUTSELECT
idle_mode_n => alu_op.OUTPUTSELECT
idle_mode_n => alu_op.OUTPUTSELECT
idle_mode_n => alu_op.OUTPUTSELECT
idle_mode_n => alu_op.OUTPUTSELECT
idle_mode_n => alu_op.OUTPUTSELECT
idle_mode_n => alu_op.OUTPUTSELECT
idle_mode_n => src_cycle.OUTPUTSELECT
idle_mode_n => src_cycle.OUTPUTSELECT
idle_mode_n => rmw.OUTPUTSELECT
idle_mode_n => chg_flags.OUTPUTSELECT
itype[0] <= itype.DB_MAX_OUTPUT_PORT_TYPE
itype[1] <= itype.DB_MAX_OUTPUT_PORT_TYPE
itype[2] <= itype.DB_MAX_OUTPUT_PORT_TYPE
itype[3] <= itype.DB_MAX_OUTPUT_PORT_TYPE
itype[4] <= itype.DB_MAX_OUTPUT_PORT_TYPE
last_cycle[0] <= last_cycle.DB_MAX_OUTPUT_PORT_TYPE
last_cycle[1] <= last_cycle.DB_MAX_OUTPUT_PORT_TYPE
last_cycle[2] <= last_cycle.DB_MAX_OUTPUT_PORT_TYPE
src[0] <= src.DB_MAX_OUTPUT_PORT_TYPE
src[1] <= src.DB_MAX_OUTPUT_PORT_TYPE
src[2] <= src.DB_MAX_OUTPUT_PORT_TYPE
src[3] <= src.DB_MAX_OUTPUT_PORT_TYPE
src_cycle[0] <= src_cycle.DB_MAX_OUTPUT_PORT_TYPE
src_cycle[1] <= src_cycle.DB_MAX_OUTPUT_PORT_TYPE
dest[0] <= dest.DB_MAX_OUTPUT_PORT_TYPE
dest[1] <= dest.DB_MAX_OUTPUT_PORT_TYPE
dest[2] <= dest.DB_MAX_OUTPUT_PORT_TYPE
dest[3] <= dest.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[3] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[4] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[5] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
chg_flags <= chg_flags.DB_MAX_OUTPUT_PORT_TYPE
rmw <= rmw.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_main_regs:i_mregs
clk => i_mpage[0].CLK
clk => i_mpage[1].CLK
clk => i_mpage[2].CLK
clk => i_mpage[3].CLK
clk => i_mpage[4].CLK
clk => i_mpage[5].CLK
clk => i_mpage[6].CLK
clk => i_mpage[7].CLK
clk => i_spc_fnc.CLK
clk => i_b[0].CLK
clk => i_b[1].CLK
clk => i_b[2].CLK
clk => i_b[3].CLK
clk => i_b[4].CLK
clk => i_b[5].CLK
clk => i_b[6].CLK
clk => i_b[7].CLK
clk => i_acc[0].CLK
clk => i_acc[1].CLK
clk => i_acc[2].CLK
clk => i_acc[3].CLK
clk => i_acc[4].CLK
clk => i_acc[5].CLK
clk => i_acc[6].CLK
clk => i_acc[7].CLK
clk => i_psw[1].CLK
clk => i_psw[2].CLK
clk => i_psw[3].CLK
clk => i_psw[4].CLK
clk => i_psw[5].CLK
clk => i_psw[6].CLK
clk => i_psw[7].CLK
clk => i_ckcon[0].CLK
clk => i_ckcon[1].CLK
clk => i_ckcon[2].CLK
clk => i_ckcon[3].CLK
clk => i_ckcon[4].CLK
clk => i_ckcon[5].CLK
clk => i_ckcon[6].CLK
clk => i_ckcon[7].CLK
clk => i_pcon[0].CLK
clk => i_pcon[1].CLK
clk => i_pcon[2].CLK
clk => i_pcon[3].CLK
clk => i_pcon[4].CLK
clk => i_pcon[5].CLK
clk => i_dps.CLK
clk => i_dp1[0].CLK
clk => i_dp1[1].CLK
clk => i_dp1[2].CLK
clk => i_dp1[3].CLK
clk => i_dp1[4].CLK
clk => i_dp1[5].CLK
clk => i_dp1[6].CLK
clk => i_dp1[7].CLK
clk => i_dp1[8].CLK
clk => i_dp1[9].CLK
clk => i_dp1[10].CLK
clk => i_dp1[11].CLK
clk => i_dp1[12].CLK
clk => i_dp1[13].CLK
clk => i_dp1[14].CLK
clk => i_dp1[15].CLK
clk => i_dp0[0].CLK
clk => i_dp0[1].CLK
clk => i_dp0[2].CLK
clk => i_dp0[3].CLK
clk => i_dp0[4].CLK
clk => i_dp0[5].CLK
clk => i_dp0[6].CLK
clk => i_dp0[7].CLK
clk => i_dp0[8].CLK
clk => i_dp0[9].CLK
clk => i_dp0[10].CLK
clk => i_dp0[11].CLK
clk => i_dp0[12].CLK
clk => i_dp0[13].CLK
clk => i_dp0[14].CLK
clk => i_dp0[15].CLK
clk => i_sp[0].CLK
clk => i_sp[1].CLK
clk => i_sp[2].CLK
clk => i_sp[3].CLK
clk => i_sp[4].CLK
clk => i_sp[5].CLK
clk => i_sp[6].CLK
clk => i_sp[7].CLK
rst_n => i_mpage[0].ACLR
rst_n => i_mpage[1].ACLR
rst_n => i_mpage[2].ACLR
rst_n => i_mpage[3].ACLR
rst_n => i_mpage[4].ACLR
rst_n => i_mpage[5].ACLR
rst_n => i_mpage[6].ACLR
rst_n => i_mpage[7].ACLR
rst_n => i_spc_fnc.ACLR
rst_n => i_b[0].ACLR
rst_n => i_b[1].ACLR
rst_n => i_b[2].ACLR
rst_n => i_b[3].ACLR
rst_n => i_b[4].ACLR
rst_n => i_b[5].ACLR
rst_n => i_b[6].ACLR
rst_n => i_b[7].ACLR
rst_n => i_acc[0].ACLR
rst_n => i_acc[1].ACLR
rst_n => i_acc[2].ACLR
rst_n => i_acc[3].ACLR
rst_n => i_acc[4].ACLR
rst_n => i_acc[5].ACLR
rst_n => i_acc[6].ACLR
rst_n => i_acc[7].ACLR
rst_n => i_psw[1].ACLR
rst_n => i_psw[2].ACLR
rst_n => i_psw[3].ACLR
rst_n => i_psw[4].ACLR
rst_n => i_psw[5].ACLR
rst_n => i_psw[6].ACLR
rst_n => i_psw[7].ACLR
rst_n => i_ckcon[0].PRESET
rst_n => i_ckcon[1].ACLR
rst_n => i_ckcon[2].ACLR
rst_n => i_ckcon[3].ACLR
rst_n => i_ckcon[4].ACLR
rst_n => i_ckcon[5].ACLR
rst_n => i_ckcon[6].ACLR
rst_n => i_ckcon[7].ACLR
rst_n => i_pcon[0].ACLR
rst_n => i_pcon[1].ACLR
rst_n => i_pcon[2].ACLR
rst_n => i_pcon[3].ACLR
rst_n => i_pcon[4].ACLR
rst_n => i_pcon[5].ACLR
rst_n => i_dps.ACLR
rst_n => i_dp1[0].ACLR
rst_n => i_dp1[1].ACLR
rst_n => i_dp1[2].ACLR
rst_n => i_dp1[3].ACLR
rst_n => i_dp1[4].ACLR
rst_n => i_dp1[5].ACLR
rst_n => i_dp1[6].ACLR
rst_n => i_dp1[7].ACLR
rst_n => i_dp1[8].ACLR
rst_n => i_dp1[9].ACLR
rst_n => i_dp1[10].ACLR
rst_n => i_dp1[11].ACLR
rst_n => i_dp1[12].ACLR
rst_n => i_dp1[13].ACLR
rst_n => i_dp1[14].ACLR
rst_n => i_dp1[15].ACLR
rst_n => i_dp0[0].ACLR
rst_n => i_dp0[1].ACLR
rst_n => i_dp0[2].ACLR
rst_n => i_dp0[3].ACLR
rst_n => i_dp0[4].ACLR
rst_n => i_dp0[5].ACLR
rst_n => i_dp0[6].ACLR
rst_n => i_dp0[7].ACLR
rst_n => i_dp0[8].ACLR
rst_n => i_dp0[9].ACLR
rst_n => i_dp0[10].ACLR
rst_n => i_dp0[11].ACLR
rst_n => i_dp0[12].ACLR
rst_n => i_dp0[13].ACLR
rst_n => i_dp0[14].ACLR
rst_n => i_dp0[15].ACLR
rst_n => i_sp[0].PRESET
rst_n => i_sp[1].PRESET
rst_n => i_sp[2].PRESET
rst_n => i_sp[3].ACLR
rst_n => i_sp[4].ACLR
rst_n => i_sp[5].ACLR
rst_n => i_sp[6].ACLR
rst_n => i_sp[7].ACLR
sfr_addr[0] => Equal0.IN7
sfr_addr[0] => Equal1.IN5
sfr_addr[0] => Equal2.IN7
sfr_addr[0] => Equal3.IN5
sfr_addr[0] => Equal4.IN7
sfr_addr[0] => Equal5.IN4
sfr_addr[0] => Equal6.IN7
sfr_addr[0] => Equal7.IN3
sfr_addr[0] => Equal8.IN4
sfr_addr[0] => Equal9.IN4
sfr_addr[0] => Equal10.IN3
sfr_addr[0] => Equal11.IN7
sfr_addr[0] => Equal12.IN4
sfr_addr[1] => Equal0.IN5
sfr_addr[1] => Equal1.IN7
sfr_addr[1] => Equal2.IN6
sfr_addr[1] => Equal3.IN4
sfr_addr[1] => Equal4.IN4
sfr_addr[1] => Equal5.IN7
sfr_addr[1] => Equal6.IN6
sfr_addr[1] => Equal7.IN7
sfr_addr[1] => Equal8.IN3
sfr_addr[1] => Equal9.IN3
sfr_addr[1] => Equal10.IN2
sfr_addr[1] => Equal11.IN6
sfr_addr[1] => Equal12.IN7
sfr_addr[2] => Equal0.IN4
sfr_addr[2] => Equal1.IN4
sfr_addr[2] => Equal2.IN4
sfr_addr[2] => Equal3.IN7
sfr_addr[2] => Equal4.IN6
sfr_addr[2] => Equal5.IN6
sfr_addr[2] => Equal6.IN5
sfr_addr[2] => Equal7.IN6
sfr_addr[2] => Equal8.IN2
sfr_addr[2] => Equal9.IN2
sfr_addr[2] => Equal10.IN1
sfr_addr[2] => Equal11.IN5
sfr_addr[2] => Equal12.IN3
sfr_addr[3] => Equal0.IN3
sfr_addr[3] => Equal1.IN3
sfr_addr[3] => Equal2.IN3
sfr_addr[3] => Equal3.IN3
sfr_addr[3] => Equal4.IN3
sfr_addr[3] => Equal5.IN3
sfr_addr[3] => Equal6.IN3
sfr_addr[3] => Equal7.IN5
sfr_addr[3] => Equal8.IN1
sfr_addr[3] => Equal9.IN1
sfr_addr[3] => Equal10.IN0
sfr_addr[3] => Equal11.IN4
sfr_addr[3] => Equal12.IN2
sfr_addr[4] => Equal0.IN2
sfr_addr[4] => Equal1.IN2
sfr_addr[4] => Equal2.IN2
sfr_addr[4] => Equal3.IN2
sfr_addr[4] => Equal4.IN2
sfr_addr[4] => Equal5.IN2
sfr_addr[4] => Equal6.IN2
sfr_addr[4] => Equal7.IN2
sfr_addr[4] => Equal8.IN7
sfr_addr[4] => Equal9.IN0
sfr_addr[4] => Equal10.IN7
sfr_addr[4] => Equal11.IN2
sfr_addr[4] => Equal12.IN6
sfr_addr[5] => Equal0.IN1
sfr_addr[5] => Equal1.IN1
sfr_addr[5] => Equal2.IN1
sfr_addr[5] => Equal3.IN1
sfr_addr[5] => Equal4.IN1
sfr_addr[5] => Equal5.IN1
sfr_addr[5] => Equal6.IN1
sfr_addr[5] => Equal7.IN1
sfr_addr[5] => Equal8.IN0
sfr_addr[5] => Equal9.IN7
sfr_addr[5] => Equal10.IN6
sfr_addr[5] => Equal11.IN1
sfr_addr[5] => Equal12.IN1
sfr_addr[6] => Equal0.IN0
sfr_addr[6] => Equal1.IN0
sfr_addr[6] => Equal2.IN0
sfr_addr[6] => Equal3.IN0
sfr_addr[6] => Equal4.IN0
sfr_addr[6] => Equal5.IN0
sfr_addr[6] => Equal6.IN0
sfr_addr[6] => Equal7.IN0
sfr_addr[6] => Equal8.IN6
sfr_addr[6] => Equal9.IN6
sfr_addr[6] => Equal10.IN5
sfr_addr[6] => Equal11.IN0
sfr_addr[6] => Equal12.IN0
sfr_addr[7] => Equal0.IN6
sfr_addr[7] => Equal1.IN6
sfr_addr[7] => Equal2.IN5
sfr_addr[7] => Equal3.IN6
sfr_addr[7] => Equal4.IN5
sfr_addr[7] => Equal5.IN5
sfr_addr[7] => Equal6.IN4
sfr_addr[7] => Equal7.IN4
sfr_addr[7] => Equal8.IN5
sfr_addr[7] => Equal9.IN5
sfr_addr[7] => Equal10.IN4
sfr_addr[7] => Equal11.IN3
sfr_addr[7] => Equal12.IN5
sfr_reg_cs <= sfr_reg_cs.DB_MAX_OUTPUT_PORT_TYPE
sfr_reg_data_out[0] <= sfr_reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
sfr_reg_data_out[1] <= sfr_reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
sfr_reg_data_out[2] <= sfr_reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
sfr_reg_data_out[3] <= sfr_reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
sfr_reg_data_out[4] <= sfr_reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
sfr_reg_data_out[5] <= sfr_reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
sfr_reg_data_out[6] <= sfr_reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
sfr_reg_data_out[7] <= sfr_reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
sfr_data_out[0] => i_mpage.DATAB
sfr_data_out[0] => i_spc_fnc.DATAB
sfr_data_out[0] => i_b.DATAB
sfr_data_out[0] => i_acc.DATAB
sfr_data_out[0] => i_ckcon.DATAB
sfr_data_out[0] => i_pcon.DATAB
sfr_data_out[0] => i_dps.DATAB
sfr_data_out[0] => i_dp1.DATAB
sfr_data_out[0] => i_dp1.DATAB
sfr_data_out[0] => i_dp0.DATAB
sfr_data_out[0] => i_dp0.DATAB
sfr_data_out[0] => i_sp.DATAB
sfr_data_out[1] => i_mpage.DATAB
sfr_data_out[1] => i_b.DATAB
sfr_data_out[1] => i_acc.DATAB
sfr_data_out[1] => i_psw.DATAB
sfr_data_out[1] => i_ckcon.DATAB
sfr_data_out[1] => i_pcon.DATAB
sfr_data_out[1] => i_dp1.DATAB
sfr_data_out[1] => i_dp1.DATAB
sfr_data_out[1] => i_dp0.DATAB
sfr_data_out[1] => i_dp0.DATAB
sfr_data_out[1] => i_sp.DATAB
sfr_data_out[2] => i_mpage.DATAB
sfr_data_out[2] => i_b.DATAB
sfr_data_out[2] => i_acc.DATAB
sfr_data_out[2] => i_psw.DATAB
sfr_data_out[2] => i_ckcon.DATAB
sfr_data_out[2] => i_pcon.DATAB
sfr_data_out[2] => i_dp1.DATAB
sfr_data_out[2] => i_dp1.DATAB
sfr_data_out[2] => i_dp0.DATAB
sfr_data_out[2] => i_dp0.DATAB
sfr_data_out[2] => i_sp.DATAB
sfr_data_out[3] => i_mpage.DATAB
sfr_data_out[3] => i_b.DATAB
sfr_data_out[3] => i_acc.DATAB
sfr_data_out[3] => i_psw.DATAB
sfr_data_out[3] => i_ckcon.DATAB
sfr_data_out[3] => i_pcon.DATAB
sfr_data_out[3] => i_dp1.DATAB
sfr_data_out[3] => i_dp1.DATAB
sfr_data_out[3] => i_dp0.DATAB
sfr_data_out[3] => i_dp0.DATAB
sfr_data_out[3] => i_sp.DATAB
sfr_data_out[4] => i_mpage.DATAB
sfr_data_out[4] => i_b.DATAB
sfr_data_out[4] => i_acc.DATAB
sfr_data_out[4] => i_psw.DATAB
sfr_data_out[4] => i_ckcon.DATAB
sfr_data_out[4] => i_dp1.DATAB
sfr_data_out[4] => i_dp1.DATAB
sfr_data_out[4] => i_dp0.DATAB
sfr_data_out[4] => i_dp0.DATAB
sfr_data_out[4] => i_sp.DATAB
sfr_data_out[5] => i_mpage.DATAB
sfr_data_out[5] => i_b.DATAB
sfr_data_out[5] => i_acc.DATAB
sfr_data_out[5] => i_psw.DATAB
sfr_data_out[5] => i_ckcon.DATAB
sfr_data_out[5] => i_dp1.DATAB
sfr_data_out[5] => i_dp1.DATAB
sfr_data_out[5] => i_dp0.DATAB
sfr_data_out[5] => i_dp0.DATAB
sfr_data_out[5] => i_sp.DATAB
sfr_data_out[6] => i_mpage.DATAB
sfr_data_out[6] => i_b.DATAB
sfr_data_out[6] => i_acc.DATAB
sfr_data_out[6] => i_psw.DATAB
sfr_data_out[6] => i_ckcon.DATAB
sfr_data_out[6] => i_pcon.DATAB
sfr_data_out[6] => i_dp1.DATAB
sfr_data_out[6] => i_dp1.DATAB
sfr_data_out[6] => i_dp0.DATAB
sfr_data_out[6] => i_dp0.DATAB
sfr_data_out[6] => i_sp.DATAB
sfr_data_out[7] => i_mpage.DATAB
sfr_data_out[7] => i_b.DATAB
sfr_data_out[7] => i_acc.DATAB
sfr_data_out[7] => i_psw.DATAB
sfr_data_out[7] => i_ckcon.DATAB
sfr_data_out[7] => i_pcon.DATAB
sfr_data_out[7] => i_dp1.DATAB
sfr_data_out[7] => i_dp1.DATAB
sfr_data_out[7] => i_dp0.DATAB
sfr_data_out[7] => i_dp0.DATAB
sfr_data_out[7] => i_sp.DATAB
sfr_wr => i_sp.OUTPUTSELECT
sfr_wr => i_sp.OUTPUTSELECT
sfr_wr => i_sp.OUTPUTSELECT
sfr_wr => i_sp.OUTPUTSELECT
sfr_wr => i_sp.OUTPUTSELECT
sfr_wr => i_sp.OUTPUTSELECT
sfr_wr => i_sp.OUTPUTSELECT
sfr_wr => i_sp.OUTPUTSELECT
sfr_wr => i_psw.OUTPUTSELECT
sfr_wr => i_psw.OUTPUTSELECT
sfr_wr => i_psw.OUTPUTSELECT
sfr_wr => i_psw.OUTPUTSELECT
sfr_wr => i_psw.OUTPUTSELECT
sfr_wr => i_psw.OUTPUTSELECT
sfr_wr => i_psw.OUTPUTSELECT
sfr_wr => i_acc.OUTPUTSELECT
sfr_wr => i_acc.OUTPUTSELECT
sfr_wr => i_acc.OUTPUTSELECT
sfr_wr => i_acc.OUTPUTSELECT
sfr_wr => i_acc.OUTPUTSELECT
sfr_wr => i_acc.OUTPUTSELECT
sfr_wr => i_acc.OUTPUTSELECT
sfr_wr => i_acc.OUTPUTSELECT
sfr_wr => i_dp0[15].ENA
sfr_wr => i_dp0[14].ENA
sfr_wr => i_dp0[13].ENA
sfr_wr => i_dp0[12].ENA
sfr_wr => i_dp0[11].ENA
sfr_wr => i_dp0[10].ENA
sfr_wr => i_dp0[9].ENA
sfr_wr => i_dp0[8].ENA
sfr_wr => i_dp0[7].ENA
sfr_wr => i_dp0[6].ENA
sfr_wr => i_dp0[5].ENA
sfr_wr => i_dp0[4].ENA
sfr_wr => i_dp0[3].ENA
sfr_wr => i_dp0[2].ENA
sfr_wr => i_dp0[1].ENA
sfr_wr => i_dp0[0].ENA
sfr_wr => i_dp1[15].ENA
sfr_wr => i_dp1[14].ENA
sfr_wr => i_dp1[13].ENA
sfr_wr => i_dp1[12].ENA
sfr_wr => i_dp1[11].ENA
sfr_wr => i_dp1[10].ENA
sfr_wr => i_dp1[9].ENA
sfr_wr => i_dp1[8].ENA
sfr_wr => i_dp1[7].ENA
sfr_wr => i_dp1[6].ENA
sfr_wr => i_dp1[5].ENA
sfr_wr => i_dp1[4].ENA
sfr_wr => i_dp1[3].ENA
sfr_wr => i_dp1[2].ENA
sfr_wr => i_dp1[1].ENA
sfr_wr => i_dp1[0].ENA
sfr_wr => i_dps.ENA
sfr_wr => i_pcon[5].ENA
sfr_wr => i_pcon[4].ENA
sfr_wr => i_pcon[3].ENA
sfr_wr => i_pcon[2].ENA
sfr_wr => i_pcon[1].ENA
sfr_wr => i_pcon[0].ENA
sfr_wr => i_ckcon[7].ENA
sfr_wr => i_ckcon[6].ENA
sfr_wr => i_ckcon[5].ENA
sfr_wr => i_ckcon[4].ENA
sfr_wr => i_ckcon[3].ENA
sfr_wr => i_ckcon[2].ENA
sfr_wr => i_ckcon[1].ENA
sfr_wr => i_ckcon[0].ENA
sfr_wr => i_b[7].ENA
sfr_wr => i_b[6].ENA
sfr_wr => i_b[5].ENA
sfr_wr => i_b[4].ENA
sfr_wr => i_b[3].ENA
sfr_wr => i_b[2].ENA
sfr_wr => i_b[1].ENA
sfr_wr => i_b[0].ENA
sfr_wr => i_spc_fnc.ENA
sfr_wr => i_mpage[7].ENA
sfr_wr => i_mpage[6].ENA
sfr_wr => i_mpage[5].ENA
sfr_wr => i_mpage[4].ENA
sfr_wr => i_mpage[3].ENA
sfr_wr => i_mpage[2].ENA
sfr_wr => i_mpage[1].ENA
sfr_wr => i_mpage[0].ENA
biu_data_in[0] => acc_data_in[0].DATAA
biu_data_in[1] => acc_data_in[1].DATAA
biu_data_in[2] => acc_data_in[2].DATAA
biu_data_in[3] => acc_data_in[3].DATAA
biu_data_in[4] => acc_data_in[4].DATAA
biu_data_in[5] => acc_data_in[5].DATAA
biu_data_in[6] => acc_data_in[6].DATAA
biu_data_in[7] => acc_data_in[7].DATAA
acc_data[0] => acc_data_in[0].DATAB
acc_data[1] => acc_data_in[1].DATAB
acc_data[2] => acc_data_in[2].DATAB
acc_data[3] => acc_data_in[3].DATAB
acc_data[4] => acc_data_in[4].DATAB
acc_data[5] => acc_data_in[5].DATAB
acc_data[6] => acc_data_in[6].DATAB
acc_data[7] => acc_data_in[7].DATAB
cycle[0] => Equal13.IN1
cycle[1] => Equal13.IN0
sp_cnt_dir => i_sp.OUTPUTSELECT
sp_cnt_dir => i_sp.OUTPUTSELECT
sp_cnt_dir => i_sp.OUTPUTSELECT
sp_cnt_dir => i_sp.OUTPUTSELECT
sp_cnt_dir => i_sp.OUTPUTSELECT
sp_cnt_dir => i_sp.OUTPUTSELECT
sp_cnt_dir => i_sp.OUTPUTSELECT
sp_cnt_dir => i_sp.OUTPUTSELECT
cnt_sp => i_sp.OUTPUTSELECT
cnt_sp => i_sp.OUTPUTSELECT
cnt_sp => i_sp.OUTPUTSELECT
cnt_sp => i_sp.OUTPUTSELECT
cnt_sp => i_sp.OUTPUTSELECT
cnt_sp => i_sp.OUTPUTSELECT
cnt_sp => i_sp.OUTPUTSELECT
cnt_sp => i_sp.OUTPUTSELECT
ld_acc => always0.IN0
ld_acc_direct => always0.IN1
ld_acc_direct => acc_data_in[7].OUTPUTSELECT
ld_acc_direct => acc_data_in[6].OUTPUTSELECT
ld_acc_direct => acc_data_in[5].OUTPUTSELECT
ld_acc_direct => acc_data_in[4].OUTPUTSELECT
ld_acc_direct => acc_data_in[3].OUTPUTSELECT
ld_acc_direct => acc_data_in[2].OUTPUTSELECT
ld_acc_direct => acc_data_in[1].OUTPUTSELECT
ld_acc_direct => acc_data_in[0].OUTPUTSELECT
chg_flags => always0.IN1
alu_co => i_psw.DATAB
alu_aco => i_psw.DATAB
alu_ovo => i_psw.DATAB
sp[0] <= i_sp[0].DB_MAX_OUTPUT_PORT_TYPE
sp[1] <= i_sp[1].DB_MAX_OUTPUT_PORT_TYPE
sp[2] <= i_sp[2].DB_MAX_OUTPUT_PORT_TYPE
sp[3] <= i_sp[3].DB_MAX_OUTPUT_PORT_TYPE
sp[4] <= i_sp[4].DB_MAX_OUTPUT_PORT_TYPE
sp[5] <= i_sp[5].DB_MAX_OUTPUT_PORT_TYPE
sp[6] <= i_sp[6].DB_MAX_OUTPUT_PORT_TYPE
sp[7] <= i_sp[7].DB_MAX_OUTPUT_PORT_TYPE
dptr[0] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[1] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[2] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[3] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[4] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[5] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[6] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[7] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[8] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[9] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[10] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[11] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[12] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[13] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[14] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dptr[15] <= dptr.DB_MAX_OUTPUT_PORT_TYPE
dps[0] <= i_dps.DB_MAX_OUTPUT_PORT_TYPE
dps[1] <= <GND>
dps[2] <= <GND>
dps[3] <= <GND>
dps[4] <= <GND>
dps[5] <= <GND>
dps[6] <= <GND>
dps[7] <= <GND>
pcon[0] <= i_pcon[0].DB_MAX_OUTPUT_PORT_TYPE
pcon[1] <= i_pcon[1].DB_MAX_OUTPUT_PORT_TYPE
pcon[2] <= i_pcon[2].DB_MAX_OUTPUT_PORT_TYPE
pcon[3] <= i_pcon[3].DB_MAX_OUTPUT_PORT_TYPE
pcon[4] <= <VCC>
pcon[5] <= <VCC>
pcon[6] <= i_pcon[4].DB_MAX_OUTPUT_PORT_TYPE
pcon[7] <= i_pcon[5].DB_MAX_OUTPUT_PORT_TYPE
ckcon[0] <= i_ckcon[0].DB_MAX_OUTPUT_PORT_TYPE
ckcon[1] <= i_ckcon[1].DB_MAX_OUTPUT_PORT_TYPE
ckcon[2] <= i_ckcon[2].DB_MAX_OUTPUT_PORT_TYPE
ckcon[3] <= i_ckcon[3].DB_MAX_OUTPUT_PORT_TYPE
ckcon[4] <= i_ckcon[4].DB_MAX_OUTPUT_PORT_TYPE
ckcon[5] <= i_ckcon[5].DB_MAX_OUTPUT_PORT_TYPE
ckcon[6] <= i_ckcon[6].DB_MAX_OUTPUT_PORT_TYPE
ckcon[7] <= i_ckcon[7].DB_MAX_OUTPUT_PORT_TYPE
psw[0] <= acc_pty.DB_MAX_OUTPUT_PORT_TYPE
psw[1] <= i_psw[1].DB_MAX_OUTPUT_PORT_TYPE
psw[2] <= i_psw[2].DB_MAX_OUTPUT_PORT_TYPE
psw[3] <= i_psw[3].DB_MAX_OUTPUT_PORT_TYPE
psw[4] <= i_psw[4].DB_MAX_OUTPUT_PORT_TYPE
psw[5] <= i_psw[5].DB_MAX_OUTPUT_PORT_TYPE
psw[6] <= i_psw[6].DB_MAX_OUTPUT_PORT_TYPE
psw[7] <= i_psw[7].DB_MAX_OUTPUT_PORT_TYPE
acc[0] <= i_acc[0].DB_MAX_OUTPUT_PORT_TYPE
acc[1] <= i_acc[1].DB_MAX_OUTPUT_PORT_TYPE
acc[2] <= i_acc[2].DB_MAX_OUTPUT_PORT_TYPE
acc[3] <= i_acc[3].DB_MAX_OUTPUT_PORT_TYPE
acc[4] <= i_acc[4].DB_MAX_OUTPUT_PORT_TYPE
acc[5] <= i_acc[5].DB_MAX_OUTPUT_PORT_TYPE
acc[6] <= i_acc[6].DB_MAX_OUTPUT_PORT_TYPE
acc[7] <= i_acc[7].DB_MAX_OUTPUT_PORT_TYPE
b[0] <= i_b[0].DB_MAX_OUTPUT_PORT_TYPE
b[1] <= i_b[1].DB_MAX_OUTPUT_PORT_TYPE
b[2] <= i_b[2].DB_MAX_OUTPUT_PORT_TYPE
b[3] <= i_b[3].DB_MAX_OUTPUT_PORT_TYPE
b[4] <= i_b[4].DB_MAX_OUTPUT_PORT_TYPE
b[5] <= i_b[5].DB_MAX_OUTPUT_PORT_TYPE
b[6] <= i_b[6].DB_MAX_OUTPUT_PORT_TYPE
b[7] <= i_b[7].DB_MAX_OUTPUT_PORT_TYPE
spc_fnc[0] <= i_spc_fnc.DB_MAX_OUTPUT_PORT_TYPE
spc_fnc[1] <= <GND>
spc_fnc[2] <= <GND>
spc_fnc[3] <= <GND>
spc_fnc[4] <= <GND>
spc_fnc[5] <= <GND>
spc_fnc[6] <= <GND>
spc_fnc[7] <= <GND>
mpage[0] <= i_mpage[0].DB_MAX_OUTPUT_PORT_TYPE
mpage[1] <= i_mpage[1].DB_MAX_OUTPUT_PORT_TYPE
mpage[2] <= i_mpage[2].DB_MAX_OUTPUT_PORT_TYPE
mpage[3] <= i_mpage[3].DB_MAX_OUTPUT_PORT_TYPE
mpage[4] <= i_mpage[4].DB_MAX_OUTPUT_PORT_TYPE
mpage[5] <= i_mpage[5].DB_MAX_OUTPUT_PORT_TYPE
mpage[6] <= i_mpage[6].DB_MAX_OUTPUT_PORT_TYPE
mpage[7] <= i_mpage[7].DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_cpu:i_cpu|DW8051_control:i_control
clk => bit_nr[0].CLK
clk => bit_nr[1].CLK
clk => bit_nr[2].CLK
clk => bit_nr[3].CLK
clk => bit_nr[4].CLK
clk => bit_nr[5].CLK
clk => bit_nr[6].CLK
clk => bit_nr[7].CLK
clk => ld_acc_direct~reg0.CLK
clk => ld_acc~reg0.CLK
clk => acc_data[0]~reg0.CLK
clk => acc_data[1]~reg0.CLK
clk => acc_data[2]~reg0.CLK
clk => acc_data[3]~reg0.CLK
clk => acc_data[4]~reg0.CLK
clk => acc_data[5]~reg0.CLK
clk => acc_data[6]~reg0.CLK
clk => acc_data[7]~reg0.CLK
clk => chg_flags~reg0.CLK
clk => alu_op[0]~reg0.CLK
clk => alu_op[1]~reg0.CLK
clk => alu_op[2]~reg0.CLK
clk => alu_op[3]~reg0.CLK
clk => alu_op[4]~reg0.CLK
clk => alu_op[5]~reg0.CLK
clk => cnt_sp~reg0.CLK
clk => sp_cnt_dir~reg0.CLK
clk => sel_pc_dptr_n~reg0.CLK
clk => pc_add_signed~reg0.CLK
clk => dp_inc[0]~reg0.CLK
clk => dp_inc[1]~reg0.CLK
clk => dp_inc[2]~reg0.CLK
clk => dp_inc[3]~reg0.CLK
clk => dp_inc[4]~reg0.CLK
clk => dp_inc[5]~reg0.CLK
clk => dp_inc[6]~reg0.CLK
clk => dp_inc[7]~reg0.CLK
clk => pc_inc[0]~reg0.CLK
clk => pc_inc[1]~reg0.CLK
clk => pc_inc[2]~reg0.CLK
clk => pc_inc[3]~reg0.CLK
clk => pc_inc[4]~reg0.CLK
clk => pc_inc[5]~reg0.CLK
clk => pc_inc[6]~reg0.CLK
clk => pc_inc[7]~reg0.CLK
clk => set_pc_n~reg0.CLK
clk => inc_pc~reg0.CLK
clk => pc_cnt_dir~reg0.CLK
clk => result[0]~reg0.CLK
clk => result[1]~reg0.CLK
clk => result[2]~reg0.CLK
clk => result[3]~reg0.CLK
clk => result[4]~reg0.CLK
clk => result[5]~reg0.CLK
clk => result[6]~reg0.CLK
clk => result[7]~reg0.CLK
clk => result[8]~reg0.CLK
clk => result[9]~reg0.CLK
clk => result[10]~reg0.CLK
clk => result[11]~reg0.CLK
clk => result[12]~reg0.CLK
clk => result[13]~reg0.CLK
clk => result[14]~reg0.CLK
clk => result[15]~reg0.CLK
clk => temp3[0].CLK
clk => temp3[1].CLK
clk => temp3[2].CLK
clk => temp3[3].CLK
clk => temp3[4].CLK
clk => temp3[5].CLK
clk => temp3[6].CLK
clk => temp3[7].CLK
clk => temp2[0].CLK
clk => temp2[1].CLK
clk => temp2[2].CLK
clk => temp2[3].CLK
clk => temp2[4].CLK
clk => temp2[5].CLK
clk => temp2[6].CLK
clk => temp2[7].CLK
clk => temp1[0].CLK
clk => temp1[1].CLK
clk => temp1[2].CLK
clk => temp1[3].CLK
clk => temp1[4].CLK
clk => temp1[5].CLK
clk => temp1[6].CLK
clk => temp1[7].CLK
clk => instr_cycle[0].CLK
clk => instr_cycle[1].CLK
clk => instr_cycle[2].CLK
clk => act_instr[0].CLK
clk => act_instr[1].CLK
clk => act_instr[2].CLK
clk => act_instr[3].CLK
clk => act_instr[4].CLK
clk => act_instr[5].CLK
clk => act_instr[6].CLK
clk => act_instr[7].CLK
clk => rs[0].CLK
clk => rs[1].CLK
clk => xch_addr[0].CLK
clk => xch_addr[1].CLK
clk => xch_addr[2].CLK
clk => xch_addr[3].CLK
clk => xch_addr[4].CLK
clk => xch_addr[5].CLK
clk => xch_addr[6].CLK
clk => xch_addr[7].CLK
clk => t_dest[0].CLK
clk => t_dest[1].CLK
clk => t_dest[2].CLK
clk => t_dest[3].CLK
clk => auto_inc_pc.CLK
clk => dest[0].CLK
clk => dest[1].CLK
clk => dest[2].CLK
clk => dest[3].CLK
clk => src_cycle[0].CLK
clk => src_cycle[1].CLK
clk => src[0].CLK
clk => src[1].CLK
clk => src[2].CLK
clk => src[3].CLK
clk => last_cycle[0].CLK
clk => last_cycle[1].CLK
clk => last_cycle[2].CLK
clk => itype[0].CLK
clk => itype[1].CLK
clk => itype[2].CLK
clk => itype[3].CLK
clk => itype[4].CLK
clk => int_src_rec[0].CLK
clk => int_src_rec[1].CLK
clk => int_src_rec[2].CLK
clk => int_src_rec[3].CLK
clk => int_rec~reg0.CLK
clk => int_delay.CLK
clk => int_clr~reg0.CLK
clk => t_int_ack.CLK
clk => indir_addr[0].CLK
clk => indir_addr[1].CLK
clk => indir_addr[2].CLK
clk => indir_addr[3].CLK
clk => indir_addr[4].CLK
clk => indir_addr[5].CLK
clk => indir_addr[6].CLK
clk => indir_addr[7].CLK
clk => port_pin_reg_n~reg0.CLK
clk => ext_sfr_rd~reg0.CLK
clk => ext_sfr_wr~reg0.CLK
clk => ext_sfr_data_out[0]~reg0.CLK
clk => ext_sfr_data_out[1]~reg0.CLK
clk => ext_sfr_data_out[2]~reg0.CLK
clk => ext_sfr_data_out[3]~reg0.CLK
clk => ext_sfr_data_out[4]~reg0.CLK
clk => ext_sfr_data_out[5]~reg0.CLK
clk => ext_sfr_data_out[6]~reg0.CLK
clk => ext_sfr_data_out[7]~reg0.CLK
clk => ext_sfr_addr[0]~reg0.CLK
clk => ext_sfr_addr[1]~reg0.CLK
clk => ext_sfr_addr[2]~reg0.CLK
clk => ext_sfr_addr[3]~reg0.CLK
clk => ext_sfr_addr[4]~reg0.CLK
clk => ext_sfr_addr[5]~reg0.CLK
clk => ext_sfr_addr[6]~reg0.CLK
clk => ext_sfr_addr[7]~reg0.CLK
clk => int_sfr_wr~reg0.CLK
clk => int_sfr_data_out[0]~reg0.CLK
clk => int_sfr_data_out[1]~reg0.CLK
clk => int_sfr_data_out[2]~reg0.CLK
clk => int_sfr_data_out[3]~reg0.CLK
clk => int_sfr_data_out[4]~reg0.CLK
clk => int_sfr_data_out[5]~reg0.CLK
clk => int_sfr_data_out[6]~reg0.CLK
clk => int_sfr_data_out[7]~reg0.CLK
clk => t_sfr_addr[0].CLK
clk => t_sfr_addr[1].CLK
clk => t_sfr_addr[2].CLK
clk => t_sfr_addr[3].CLK
clk => t_sfr_addr[4].CLK
clk => t_sfr_addr[5].CLK
clk => t_sfr_addr[6].CLK
clk => t_sfr_addr[7].CLK
clk => ram_rd_n~reg0.CLK
clk => ram256_wr_n~reg0.CLK
clk => ram128_wr_n~reg0.CLK
clk => ram_data_in[0]~reg0.CLK
clk => ram_data_in[1]~reg0.CLK
clk => ram_data_in[2]~reg0.CLK
clk => ram_data_in[3]~reg0.CLK
clk => ram_data_in[4]~reg0.CLK
clk => ram_data_in[5]~reg0.CLK
clk => ram_data_in[6]~reg0.CLK
clk => ram_data_in[7]~reg0.CLK
clk => ram256_wr_addr_val_n~reg0.CLK
clk => ram128_wr_addr_val_n~reg0.CLK
clk => ram_addr[0]~reg0.CLK
clk => ram_addr[1]~reg0.CLK
clk => ram_addr[2]~reg0.CLK
clk => ram_addr[3]~reg0.CLK
clk => ram_addr[4]~reg0.CLK
clk => ram_addr[5]~reg0.CLK
clk => ram_addr[6]~reg0.CLK
clk => ram_addr[7]~reg0.CLK
clk => wait_for_ram.CLK
clk => biu_rd_rom~reg0.CLK
clk => biu_rd_ram~reg0.CLK
clk => biu_wr_ram~reg0.CLK
clk => biu_data_out[0]~reg0.CLK
clk => biu_data_out[1]~reg0.CLK
clk => biu_data_out[2]~reg0.CLK
clk => biu_data_out[3]~reg0.CLK
clk => biu_data_out[4]~reg0.CLK
clk => biu_data_out[5]~reg0.CLK
clk => biu_data_out[6]~reg0.CLK
clk => biu_data_out[7]~reg0.CLK
clk => biu_wr_ram_addr_l~reg0.CLK
clk => biu_wr_ram_addr_h~reg0.CLK
clk => biu_ram_addr[0]~reg0.CLK
clk => biu_ram_addr[1]~reg0.CLK
clk => biu_ram_addr[2]~reg0.CLK
clk => biu_ram_addr[3]~reg0.CLK
clk => biu_ram_addr[4]~reg0.CLK
clk => biu_ram_addr[5]~reg0.CLK
clk => biu_ram_addr[6]~reg0.CLK
clk => biu_ram_addr[7]~reg0.CLK
clk => biu_ram_addr[8]~reg0.CLK
clk => biu_ram_addr[9]~reg0.CLK
clk => biu_ram_addr[10]~reg0.CLK
clk => biu_ram_addr[11]~reg0.CLK
clk => biu_ram_addr[12]~reg0.CLK
clk => biu_ram_addr[13]~reg0.CLK
clk => biu_ram_addr[14]~reg0.CLK
clk => biu_ram_addr[15]~reg0.CLK
clk => stop_mode_n.CLK
clk => idle_mode_del_n.CLK
clk => idle_mode_n.CLK
clk => sfr_rd.CLK
clk => sfr_wr.CLK
clk => sfr_data_out[0].CLK
clk => sfr_data_out[1].CLK
clk => sfr_data_out[2].CLK
clk => sfr_data_out[3].CLK
clk => sfr_data_out[4].CLK
clk => sfr_data_out[5].CLK
clk => sfr_data_out[6].CLK
clk => sfr_data_out[7].CLK
clk => sfr_addr[0].CLK
clk => sfr_addr[1].CLK
clk => sfr_addr[2].CLK
clk => sfr_addr[3].CLK
clk => sfr_addr[4].CLK
clk => sfr_addr[5].CLK
clk => sfr_addr[6].CLK
clk => sfr_addr[7].CLK
rst_n => bit_nr[0].ACLR
rst_n => bit_nr[1].ACLR
rst_n => bit_nr[2].ACLR
rst_n => bit_nr[3].ACLR
rst_n => bit_nr[4].ACLR
rst_n => bit_nr[5].ACLR
rst_n => bit_nr[6].ACLR
rst_n => bit_nr[7].ACLR
rst_n => ld_acc_direct~reg0.ACLR
rst_n => ld_acc~reg0.ACLR
rst_n => acc_data[0]~reg0.ACLR
rst_n => acc_data[1]~reg0.ACLR
rst_n => acc_data[2]~reg0.ACLR
rst_n => acc_data[3]~reg0.ACLR
rst_n => acc_data[4]~reg0.ACLR
rst_n => acc_data[5]~reg0.ACLR
rst_n => acc_data[6]~reg0.ACLR
rst_n => acc_data[7]~reg0.ACLR
rst_n => chg_flags~reg0.ACLR
rst_n => alu_op[0]~reg0.ACLR
rst_n => alu_op[1]~reg0.ACLR
rst_n => alu_op[2]~reg0.ACLR
rst_n => alu_op[3]~reg0.ACLR
rst_n => alu_op[4]~reg0.ACLR
rst_n => alu_op[5]~reg0.ACLR
rst_n => cnt_sp~reg0.ACLR
rst_n => sp_cnt_dir~reg0.PRESET
rst_n => sel_pc_dptr_n~reg0.PRESET
rst_n => pc_add_signed~reg0.PRESET
rst_n => dp_inc[0]~reg0.ACLR
rst_n => dp_inc[1]~reg0.ACLR
rst_n => dp_inc[2]~reg0.ACLR
rst_n => dp_inc[3]~reg0.ACLR
rst_n => dp_inc[4]~reg0.ACLR
rst_n => dp_inc[5]~reg0.ACLR
rst_n => dp_inc[6]~reg0.ACLR
rst_n => dp_inc[7]~reg0.ACLR
rst_n => pc_inc[0]~reg0.ACLR
rst_n => pc_inc[1]~reg0.ACLR
rst_n => pc_inc[2]~reg0.ACLR
rst_n => pc_inc[3]~reg0.ACLR
rst_n => pc_inc[4]~reg0.ACLR
rst_n => pc_inc[5]~reg0.ACLR
rst_n => pc_inc[6]~reg0.ACLR
rst_n => pc_inc[7]~reg0.ACLR
rst_n => set_pc_n~reg0.PRESET
rst_n => inc_pc~reg0.ACLR
rst_n => pc_cnt_dir~reg0.PRESET
rst_n => result[0]~reg0.ACLR
rst_n => result[1]~reg0.ACLR
rst_n => result[2]~reg0.ACLR
rst_n => result[3]~reg0.ACLR
rst_n => result[4]~reg0.ACLR
rst_n => result[5]~reg0.ACLR
rst_n => result[6]~reg0.ACLR
rst_n => result[7]~reg0.ACLR
rst_n => result[8]~reg0.ACLR
rst_n => result[9]~reg0.ACLR
rst_n => result[10]~reg0.ACLR
rst_n => result[11]~reg0.ACLR
rst_n => result[12]~reg0.ACLR
rst_n => result[13]~reg0.ACLR
rst_n => result[14]~reg0.ACLR
rst_n => result[15]~reg0.ACLR
rst_n => temp3[0].ACLR
rst_n => temp3[1].ACLR
rst_n => temp3[2].ACLR
rst_n => temp3[3].ACLR
rst_n => temp3[4].ACLR
rst_n => temp3[5].ACLR
rst_n => temp3[6].ACLR
rst_n => temp3[7].ACLR
rst_n => temp2[0].ACLR
rst_n => temp2[1].ACLR
rst_n => temp2[2].ACLR
rst_n => temp2[3].ACLR
rst_n => temp2[4].ACLR
rst_n => temp2[5].ACLR
rst_n => temp2[6].ACLR
rst_n => temp2[7].ACLR
rst_n => temp1[0].ACLR
rst_n => temp1[1].ACLR
rst_n => temp1[2].ACLR
rst_n => temp1[3].ACLR
rst_n => temp1[4].ACLR
rst_n => temp1[5].ACLR
rst_n => temp1[6].ACLR
rst_n => temp1[7].ACLR
rst_n => instr_cycle[0].ACLR
rst_n => instr_cycle[1].ACLR
rst_n => instr_cycle[2].ACLR
rst_n => act_instr[0].ACLR
rst_n => act_instr[1].ACLR
rst_n => act_instr[2].ACLR
rst_n => act_instr[3].ACLR
rst_n => act_instr[4].ACLR
rst_n => act_instr[5].ACLR
rst_n => act_instr[6].ACLR
rst_n => act_instr[7].ACLR
rst_n => rs[0].ACLR
rst_n => rs[1].ACLR
rst_n => xch_addr[0].ACLR
rst_n => xch_addr[1].ACLR
rst_n => xch_addr[2].ACLR
rst_n => xch_addr[3].ACLR
rst_n => xch_addr[4].ACLR
rst_n => xch_addr[5].ACLR
rst_n => xch_addr[6].ACLR
rst_n => xch_addr[7].ACLR
rst_n => t_dest[0].ACLR
rst_n => t_dest[1].ACLR
rst_n => t_dest[2].ACLR
rst_n => t_dest[3].ACLR
rst_n => auto_inc_pc.PRESET
rst_n => dest[0].ACLR
rst_n => dest[1].ACLR
rst_n => dest[2].ACLR
rst_n => dest[3].ACLR
rst_n => src_cycle[0].ACLR
rst_n => src_cycle[1].ACLR
rst_n => src[0].ACLR
rst_n => src[1].ACLR
rst_n => src[2].ACLR
rst_n => src[3].ACLR
rst_n => last_cycle[0].ACLR
rst_n => last_cycle[1].ACLR
rst_n => last_cycle[2].ACLR
rst_n => itype[0].ACLR
rst_n => itype[1].ACLR
rst_n => itype[2].ACLR
rst_n => itype[3].ACLR
rst_n => itype[4].ACLR
rst_n => int_src_rec[0].ACLR
rst_n => int_src_rec[1].ACLR
rst_n => int_src_rec[2].ACLR
rst_n => int_src_rec[3].ACLR
rst_n => int_rec~reg0.ACLR
rst_n => int_delay.ACLR
rst_n => int_clr~reg0.ACLR
rst_n => t_int_ack.ACLR
rst_n => indir_addr[0].ACLR
rst_n => indir_addr[1].ACLR
rst_n => indir_addr[2].ACLR
rst_n => indir_addr[3].ACLR
rst_n => indir_addr[4].ACLR
rst_n => indir_addr[5].ACLR
rst_n => indir_addr[6].ACLR
rst_n => indir_addr[7].ACLR
rst_n => port_pin_reg_n~reg0.ACLR
rst_n => ext_sfr_rd~reg0.ACLR
rst_n => ext_sfr_wr~reg0.ACLR
rst_n => ext_sfr_data_out[0]~reg0.ACLR
rst_n => ext_sfr_data_out[1]~reg0.ACLR
rst_n => ext_sfr_data_out[2]~reg0.ACLR
rst_n => ext_sfr_data_out[3]~reg0.ACLR
rst_n => ext_sfr_data_out[4]~reg0.ACLR
rst_n => ext_sfr_data_out[5]~reg0.ACLR
rst_n => ext_sfr_data_out[6]~reg0.ACLR
rst_n => ext_sfr_data_out[7]~reg0.ACLR
rst_n => ext_sfr_addr[0]~reg0.ACLR
rst_n => ext_sfr_addr[1]~reg0.ACLR
rst_n => ext_sfr_addr[2]~reg0.ACLR
rst_n => ext_sfr_addr[3]~reg0.ACLR
rst_n => ext_sfr_addr[4]~reg0.ACLR
rst_n => ext_sfr_addr[5]~reg0.ACLR
rst_n => ext_sfr_addr[6]~reg0.ACLR
rst_n => ext_sfr_addr[7]~reg0.ACLR
rst_n => int_sfr_wr~reg0.ACLR
rst_n => int_sfr_data_out[0]~reg0.ACLR
rst_n => int_sfr_data_out[1]~reg0.ACLR
rst_n => int_sfr_data_out[2]~reg0.ACLR
rst_n => int_sfr_data_out[3]~reg0.ACLR
rst_n => int_sfr_data_out[4]~reg0.ACLR
rst_n => int_sfr_data_out[5]~reg0.ACLR
rst_n => int_sfr_data_out[6]~reg0.ACLR
rst_n => int_sfr_data_out[7]~reg0.ACLR
rst_n => t_sfr_addr[0].ACLR
rst_n => t_sfr_addr[1].ACLR
rst_n => t_sfr_addr[2].ACLR
rst_n => t_sfr_addr[3].ACLR
rst_n => t_sfr_addr[4].ACLR
rst_n => t_sfr_addr[5].ACLR
rst_n => t_sfr_addr[6].ACLR
rst_n => t_sfr_addr[7].ACLR
rst_n => ram_rd_n~reg0.PRESET
rst_n => ram256_wr_n~reg0.PRESET
rst_n => ram128_wr_n~reg0.PRESET
rst_n => ram_data_in[0]~reg0.ACLR
rst_n => ram_data_in[1]~reg0.ACLR
rst_n => ram_data_in[2]~reg0.ACLR
rst_n => ram_data_in[3]~reg0.ACLR
rst_n => ram_data_in[4]~reg0.ACLR
rst_n => ram_data_in[5]~reg0.ACLR
rst_n => ram_data_in[6]~reg0.ACLR
rst_n => ram_data_in[7]~reg0.ACLR
rst_n => ram256_wr_addr_val_n~reg0.PRESET
rst_n => ram128_wr_addr_val_n~reg0.PRESET
rst_n => ram_addr[0]~reg0.ACLR
rst_n => ram_addr[1]~reg0.ACLR
rst_n => ram_addr[2]~reg0.ACLR
rst_n => ram_addr[3]~reg0.ACLR
rst_n => ram_addr[4]~reg0.ACLR
rst_n => ram_addr[5]~reg0.ACLR
rst_n => ram_addr[6]~reg0.ACLR
rst_n => ram_addr[7]~reg0.ACLR
rst_n => wait_for_ram.ACLR
rst_n => biu_rd_rom~reg0.ACLR
rst_n => biu_rd_ram~reg0.ACLR
rst_n => biu_wr_ram~reg0.ACLR
rst_n => biu_data_out[0]~reg0.ACLR
rst_n => biu_data_out[1]~reg0.ACLR
rst_n => biu_data_out[2]~reg0.ACLR
rst_n => biu_data_out[3]~reg0.ACLR
rst_n => biu_data_out[4]~reg0.ACLR
rst_n => biu_data_out[5]~reg0.ACLR
rst_n => biu_data_out[6]~reg0.ACLR
rst_n => biu_data_out[7]~reg0.ACLR
rst_n => biu_wr_ram_addr_l~reg0.ACLR
rst_n => biu_wr_ram_addr_h~reg0.ACLR
rst_n => biu_ram_addr[0]~reg0.ACLR
rst_n => biu_ram_addr[1]~reg0.ACLR
rst_n => biu_ram_addr[2]~reg0.ACLR
rst_n => biu_ram_addr[3]~reg0.ACLR
rst_n => biu_ram_addr[4]~reg0.ACLR
rst_n => biu_ram_addr[5]~reg0.ACLR
rst_n => biu_ram_addr[6]~reg0.ACLR
rst_n => biu_ram_addr[7]~reg0.ACLR
rst_n => biu_ram_addr[8]~reg0.ACLR
rst_n => biu_ram_addr[9]~reg0.ACLR
rst_n => biu_ram_addr[10]~reg0.ACLR
rst_n => biu_ram_addr[11]~reg0.ACLR
rst_n => biu_ram_addr[12]~reg0.ACLR
rst_n => biu_ram_addr[13]~reg0.ACLR
rst_n => biu_ram_addr[14]~reg0.ACLR
rst_n => biu_ram_addr[15]~reg0.ACLR
rst_n => stop_mode_n.PRESET
rst_n => idle_mode_del_n.PRESET
rst_n => idle_mode_n.PRESET
rst_n => sfr_rd.ACLR
rst_n => sfr_wr.ACLR
rst_n => sfr_data_out[0].ACLR
rst_n => sfr_data_out[1].ACLR
rst_n => sfr_data_out[2].ACLR
rst_n => sfr_data_out[3].ACLR
rst_n => sfr_data_out[4].ACLR
rst_n => sfr_data_out[5].ACLR
rst_n => sfr_data_out[6].ACLR
rst_n => sfr_data_out[7].ACLR
rst_n => sfr_addr[0].ACLR
rst_n => sfr_addr[1].ACLR
rst_n => sfr_addr[2].ACLR
rst_n => sfr_addr[3].ACLR
rst_n => sfr_addr[4].ACLR
rst_n => sfr_addr[5].ACLR
rst_n => sfr_addr[6].ACLR
rst_n => sfr_addr[7].ACLR
cycle[0] => Equal4.IN3
cycle[0] => Mux0.IN3
cycle[0] => Mux1.IN5
cycle[0] => Mux2.IN3
cycle[0] => Mux3.IN5
cycle[0] => Decoder0.IN1
cycle[0] => Equal5.IN3
cycle[0] => Equal13.IN3
cycle[0] => Equal25.IN3
cycle[0] => Mux98.IN3
cycle[0] => Mux99.IN3
cycle[0] => Mux100.IN5
cycle[0] => Mux101.IN3
cycle[0] => Mux102.IN3
cycle[0] => Mux126.IN3
cycle[0] => Mux127.IN3
cycle[0] => Mux128.IN3
cycle[0] => Mux142.IN1
cycle[0] => Mux159.IN2
cycle[0] => Mux160.IN2
cycle[0] => Mux161.IN2
cycle[0] => Mux162.IN2
cycle[0] => Mux163.IN2
cycle[0] => Mux164.IN2
cycle[0] => Mux165.IN2
cycle[0] => Mux166.IN2
cycle[0] => Mux167.IN1
cycle[0] => Mux168.IN1
cycle[0] => Mux169.IN1
cycle[0] => Mux170.IN1
cycle[0] => Mux171.IN1
cycle[0] => Mux172.IN1
cycle[0] => Mux173.IN1
cycle[0] => Mux174.IN2
cycle[0] => Mux175.IN4
cycle[0] => Mux176.IN4
cycle[0] => Mux177.IN4
cycle[0] => Mux178.IN4
cycle[0] => Mux179.IN4
cycle[0] => Mux180.IN4
cycle[0] => Mux181.IN4
cycle[0] => Mux182.IN4
cycle[0] => Equal1.IN0
cycle[0] => Equal17.IN1
cycle[0] => Equal18.IN1
cycle[1] => Equal4.IN2
cycle[1] => Mux0.IN2
cycle[1] => Mux1.IN4
cycle[1] => Mux2.IN2
cycle[1] => Mux3.IN4
cycle[1] => Decoder0.IN0
cycle[1] => Equal5.IN2
cycle[1] => Equal13.IN2
cycle[1] => Equal25.IN2
cycle[1] => Mux98.IN2
cycle[1] => Mux99.IN2
cycle[1] => Mux100.IN4
cycle[1] => Mux101.IN2
cycle[1] => Mux102.IN2
cycle[1] => Mux126.IN2
cycle[1] => Mux127.IN2
cycle[1] => Mux128.IN2
cycle[1] => Mux142.IN0
cycle[1] => Mux159.IN1
cycle[1] => Mux160.IN1
cycle[1] => Mux161.IN1
cycle[1] => Mux162.IN1
cycle[1] => Mux163.IN1
cycle[1] => Mux164.IN1
cycle[1] => Mux165.IN1
cycle[1] => Mux166.IN1
cycle[1] => Mux167.IN0
cycle[1] => Mux168.IN0
cycle[1] => Mux169.IN0
cycle[1] => Mux170.IN0
cycle[1] => Mux171.IN0
cycle[1] => Mux172.IN0
cycle[1] => Mux173.IN0
cycle[1] => Mux174.IN1
cycle[1] => Mux175.IN3
cycle[1] => Mux176.IN3
cycle[1] => Mux177.IN3
cycle[1] => Mux178.IN3
cycle[1] => Mux179.IN3
cycle[1] => Mux180.IN3
cycle[1] => Mux181.IN3
cycle[1] => Mux182.IN3
cycle[1] => Equal1.IN1
cycle[1] => Equal17.IN0
cycle[1] => Equal18.IN0
biu_instr[0] => xch_addr.DATAB
biu_instr[0] => sfr_addr.DATAB
biu_instr[0] => sfr_addr.DATAB
biu_instr[0] => xch_addr.DATAB
biu_instr[0] => temp1.DATAB
biu_instr[0] => bit_nr.DATAB
biu_instr[0] => Decoder2.IN7
biu_instr[0] => sfr_addr.DATAB
biu_instr[0] => sfr_data_out.DATAB
biu_instr[0] => sfr_data_out.DATAB
biu_instr[0] => act_instr.DATAB
biu_instr[0] => sfr_addr.DATAB
biu_instr[0] => temp2.DATAB
biu_instr[0] => temp2.DATAA
biu_instr[0] => sfr_addr.DATAB
biu_instr[0] => result.DATAB
biu_instr[0] => result.DATAB
biu_instr[0] => result.DATAB
biu_instr[0] => result.DATAB
biu_instr[0] => pc_inc.DATAB
biu_instr[1] => sfr_addr.DATAB
biu_instr[1] => xch_addr.DATAB
biu_instr[1] => sfr_addr.DATAB
biu_instr[1] => xch_addr.DATAB
biu_instr[1] => temp1.DATAB
biu_instr[1] => bit_nr.DATAB
biu_instr[1] => Decoder2.IN6
biu_instr[1] => sfr_addr.DATAB
biu_instr[1] => sfr_data_out.DATAB
biu_instr[1] => sfr_data_out.DATAB
biu_instr[1] => act_instr.DATAB
biu_instr[1] => temp2.DATAB
biu_instr[1] => temp2.DATAA
biu_instr[1] => sfr_addr.DATAB
biu_instr[1] => result.DATAB
biu_instr[1] => result.DATAB
biu_instr[1] => result.DATAB
biu_instr[1] => result.DATAB
biu_instr[1] => pc_inc.DATAB
biu_instr[2] => sfr_addr.DATAB
biu_instr[2] => xch_addr.DATAB
biu_instr[2] => sfr_addr.DATAB
biu_instr[2] => xch_addr.DATAB
biu_instr[2] => temp1.DATAB
biu_instr[2] => bit_nr.DATAB
biu_instr[2] => Decoder2.IN5
biu_instr[2] => sfr_addr.DATAB
biu_instr[2] => sfr_data_out.DATAB
biu_instr[2] => sfr_data_out.DATAB
biu_instr[2] => act_instr.DATAB
biu_instr[2] => temp2.DATAB
biu_instr[2] => temp2.DATAA
biu_instr[2] => sfr_addr.DATAB
biu_instr[2] => result.DATAB
biu_instr[2] => result.DATAB
biu_instr[2] => result.DATAB
biu_instr[2] => result.DATAB
biu_instr[2] => pc_inc.DATAB
biu_instr[3] => sfr_addr.DATAB
biu_instr[3] => xch_addr.DATAB
biu_instr[3] => temp1.DATAB
biu_instr[3] => sfr_addr.DATAA
biu_instr[3] => sfr_addr.DATAB
biu_instr[3] => bit_nr.DATAB
biu_instr[3] => Decoder2.IN4
biu_instr[3] => sfr_addr.DATAB
biu_instr[3] => sfr_data_out.DATAB
biu_instr[3] => sfr_data_out.DATAB
biu_instr[3] => act_instr.DATAB
biu_instr[3] => temp2.DATAB
biu_instr[3] => temp2.DATAA
biu_instr[3] => sfr_addr.DATAB
biu_instr[3] => result.DATAB
biu_instr[3] => result.DATAB
biu_instr[3] => result.DATAB
biu_instr[3] => result.DATAB
biu_instr[3] => pc_inc.DATAB
biu_instr[4] => sfr_addr.DATAB
biu_instr[4] => xch_addr.DATAB
biu_instr[4] => temp1.DATAB
biu_instr[4] => sfr_addr.DATAA
biu_instr[4] => sfr_addr.DATAB
biu_instr[4] => bit_nr.DATAB
biu_instr[4] => Decoder2.IN3
biu_instr[4] => sfr_addr.DATAB
biu_instr[4] => sfr_data_out.DATAB
biu_instr[4] => sfr_data_out.DATAB
biu_instr[4] => act_instr.DATAB
biu_instr[4] => temp2.DATAB
biu_instr[4] => temp2.DATAA
biu_instr[4] => sfr_addr.DATAB
biu_instr[4] => result.DATAB
biu_instr[4] => result.DATAB
biu_instr[4] => result.DATAB
biu_instr[4] => result.DATAB
biu_instr[4] => pc_inc.DATAB
biu_instr[5] => sfr_addr.DATAB
biu_instr[5] => xch_addr.DATAB
biu_instr[5] => temp1.DATAB
biu_instr[5] => sfr_addr.DATAA
biu_instr[5] => sfr_addr.DATAB
biu_instr[5] => bit_nr.DATAB
biu_instr[5] => Decoder2.IN2
biu_instr[5] => sfr_addr.DATAB
biu_instr[5] => sfr_data_out.DATAB
biu_instr[5] => sfr_data_out.DATAB
biu_instr[5] => act_instr.DATAB
biu_instr[5] => temp2.DATAB
biu_instr[5] => temp2.DATAA
biu_instr[5] => sfr_addr.DATAB
biu_instr[5] => result.DATAB
biu_instr[5] => result.DATAB
biu_instr[5] => result.DATAB
biu_instr[5] => result.DATAB
biu_instr[5] => pc_inc.DATAB
biu_instr[6] => sfr_addr.DATAB
biu_instr[6] => xch_addr.DATAB
biu_instr[6] => temp1.DATAB
biu_instr[6] => sfr_addr.DATAA
biu_instr[6] => sfr_addr.DATAB
biu_instr[6] => bit_nr.DATAB
biu_instr[6] => Decoder2.IN1
biu_instr[6] => sfr_addr.DATAB
biu_instr[6] => sfr_data_out.DATAB
biu_instr[6] => sfr_data_out.DATAB
biu_instr[6] => act_instr.DATAB
biu_instr[6] => temp2.DATAB
biu_instr[6] => temp2.DATAA
biu_instr[6] => sfr_addr.DATAB
biu_instr[6] => result.DATAB
biu_instr[6] => result.DATAB
biu_instr[6] => result.DATAB
biu_instr[6] => result.DATAB
biu_instr[6] => pc_inc.DATAB
biu_instr[7] => sfr_rd.OUTPUTSELECT
biu_instr[7] => ram_rd_n.OUTPUTSELECT
biu_instr[7] => sfr_addr.DATAB
biu_instr[7] => xch_addr.DATAB
biu_instr[7] => temp1.DATAB
biu_instr[7] => bit_nr.DATAB
biu_instr[7] => Decoder2.IN0
biu_instr[7] => sfr_addr.DATAB
biu_instr[7] => sfr_data_out.DATAB
biu_instr[7] => sfr_data_out.DATAB
biu_instr[7] => act_instr.DATAB
biu_instr[7] => temp2.DATAB
biu_instr[7] => always0.IN1
biu_instr[7] => temp2.DATAA
biu_instr[7] => sfr_addr.DATAB
biu_instr[7] => result.DATAB
biu_instr[7] => result.DATAB
biu_instr[7] => result.DATAB
biu_instr[7] => result.DATAB
biu_instr[7] => pc_inc.DATAB
biu_instr[7] => ram128_wr_addr_val_n.OUTPUTSELECT
biu_instr[7] => sfr_addr.OUTPUTSELECT
biu_instr[7] => sfr_addr.OUTPUTSELECT
biu_instr[7] => sfr_addr.OUTPUTSELECT
biu_instr[7] => sfr_addr.OUTPUTSELECT
biu_instr[7] => sfr_addr.OUTPUTSELECT
biu_instr[7] => sfr_addr.OUTPUTSELECT
biu_instr[7] => sfr_addr.OUTPUTSELECT
biu_instr[7] => ram_rd_n.OUTPUTSELECT
biu_instr[7] => sfr_rd.OUTPUTSELECT
biu_instr[7] => sfr_addr.DATAB
biu_ram_access_rdy => always0.IN1
biu_ram_access_rdy => pc_cnt_dir.OUTPUTSELECT
biu_ram_access_rdy => inc_pc.OUTPUTSELECT
biu_ram_access_rdy => dest.OUTPUTSELECT
biu_ram_access_rdy => dest.OUTPUTSELECT
biu_ram_access_rdy => dest.OUTPUTSELECT
biu_ram_access_rdy => dest.OUTPUTSELECT
biu_ram_access_rdy => wait_for_ram.OUTPUTSELECT
int_req => always0.IN1
int_req => always0.IN1
int_src[0] => int_src_rec.DATAB
int_src[1] => int_src_rec.DATAB
int_src[2] => int_src_rec.DATAB
int_src[3] => int_src_rec.DATAB
alu[0] => sfr_data_out.DATAA
alu[0] => biu_ram_addr.DATAB
alu[0] => sfr_data_out.DATAA
alu[0] => sfr_data_out.OUTPUTSELECT
alu[0] => idle_mode_n.OUTPUTSELECT
alu[0] => sfr_data_out.DATAA
alu[0] => acc_data.DATAB
alu[0] => sfr_data_out.DATAB
alu[0] => result.DATAB
alu[0] => result.DATAB
alu[0] => temp2.DATAB
alu[0] => Mux150.IN2
alu[0] => Mux166.IN3
alu[0] => Mux166.IN4
alu[0] => sfr_data_out.DATAB
alu[0] => temp2.DATAA
alu[0] => Mux190.IN2
alu[1] => biu_ram_addr.DATAB
alu[1] => stop_mode_n.OUTPUTSELECT
alu[1] => acc_data.DATAB
alu[1] => sfr_data_out.DATAB
alu[1] => result.DATAB
alu[1] => result.DATAB
alu[1] => temp2.DATAB
alu[1] => Mux149.IN2
alu[1] => Mux165.IN3
alu[1] => Mux165.IN4
alu[1] => sfr_data_out.DATAB
alu[1] => temp2.DATAA
alu[1] => Mux189.IN2
alu[2] => biu_ram_addr.DATAB
alu[2] => acc_data.DATAB
alu[2] => sfr_data_out.DATAB
alu[2] => result.DATAB
alu[2] => result.DATAB
alu[2] => temp2.DATAB
alu[2] => Mux148.IN2
alu[2] => Mux164.IN3
alu[2] => Mux164.IN4
alu[2] => sfr_data_out.DATAB
alu[2] => temp2.DATAA
alu[2] => Mux188.IN2
alu[3] => rs.DATAB
alu[3] => biu_ram_addr.DATAB
alu[3] => rs.DATAB
alu[3] => rs.DATAB
alu[3] => acc_data.DATAB
alu[3] => sfr_data_out.DATAB
alu[3] => result.DATAB
alu[3] => result.DATAB
alu[3] => temp2.DATAB
alu[3] => Mux147.IN2
alu[3] => Mux163.IN3
alu[3] => Mux163.IN4
alu[3] => sfr_data_out.DATAB
alu[3] => temp2.DATAA
alu[3] => Mux187.IN2
alu[4] => rs.DATAB
alu[4] => biu_ram_addr.DATAB
alu[4] => rs.DATAB
alu[4] => rs.DATAB
alu[4] => acc_data.DATAB
alu[4] => sfr_data_out.DATAB
alu[4] => result.DATAB
alu[4] => result.DATAB
alu[4] => temp2.DATAB
alu[4] => Mux146.IN2
alu[4] => Mux162.IN3
alu[4] => Mux162.IN4
alu[4] => sfr_data_out.DATAB
alu[4] => temp2.DATAA
alu[4] => Mux186.IN2
alu[5] => biu_ram_addr.DATAB
alu[5] => acc_data.DATAB
alu[5] => sfr_data_out.DATAB
alu[5] => result.DATAB
alu[5] => result.DATAB
alu[5] => temp2.DATAB
alu[5] => Mux145.IN2
alu[5] => Mux161.IN3
alu[5] => Mux161.IN4
alu[5] => sfr_data_out.DATAB
alu[5] => temp2.DATAA
alu[5] => Mux185.IN2
alu[6] => biu_ram_addr.DATAB
alu[6] => acc_data.DATAB
alu[6] => sfr_data_out.DATAB
alu[6] => result.DATAB
alu[6] => result.DATAB
alu[6] => temp2.DATAB
alu[6] => Mux144.IN2
alu[6] => Mux160.IN3
alu[6] => Mux160.IN4
alu[6] => sfr_data_out.DATAB
alu[6] => temp2.DATAA
alu[6] => Mux184.IN2
alu[7] => biu_ram_addr.DATAB
alu[7] => acc_data.DATAB
alu[7] => sfr_data_out.DATAB
alu[7] => result.DATAB
alu[7] => result.DATAB
alu[7] => temp2.DATAB
alu[7] => Mux143.IN2
alu[7] => Mux159.IN3
alu[7] => Mux159.IN4
alu[7] => sfr_data_out.DATAB
alu[7] => temp2.DATAA
alu[7] => Mux183.IN2
alu_l[0] => Mux142.IN2
alu_l[0] => Mux142.IN3
alu_l[0] => acc_data.DATAB
alu_l[0] => temp3.DATAB
alu_l[0] => Mux158.IN2
alu_l[0] => Mux174.IN3
alu_l[0] => acc_data.DATAB
alu_l[0] => temp3.DATAA
alu_l[0] => Mux198.IN2
alu_l[1] => acc_data.DATAB
alu_l[1] => temp3.DATAB
alu_l[1] => Mux157.IN2
alu_l[1] => Mux173.IN2
alu_l[1] => Mux173.IN3
alu_l[1] => acc_data.DATAB
alu_l[1] => temp3.DATAA
alu_l[1] => Mux197.IN2
alu_l[2] => acc_data.DATAB
alu_l[2] => temp3.DATAB
alu_l[2] => Mux156.IN2
alu_l[2] => Mux172.IN2
alu_l[2] => Mux172.IN3
alu_l[2] => acc_data.DATAB
alu_l[2] => temp3.DATAA
alu_l[2] => Mux196.IN2
alu_l[3] => acc_data.DATAB
alu_l[3] => temp3.DATAB
alu_l[3] => Mux155.IN2
alu_l[3] => Mux171.IN2
alu_l[3] => Mux171.IN3
alu_l[3] => acc_data.DATAB
alu_l[3] => temp3.DATAA
alu_l[3] => Mux195.IN2
alu_l[4] => acc_data.DATAB
alu_l[4] => temp3.DATAB
alu_l[4] => Mux154.IN2
alu_l[4] => Mux170.IN2
alu_l[4] => Mux170.IN3
alu_l[4] => acc_data.DATAB
alu_l[4] => temp3.DATAA
alu_l[4] => Mux194.IN2
alu_l[5] => acc_data.DATAB
alu_l[5] => temp3.DATAB
alu_l[5] => Mux153.IN2
alu_l[5] => Mux169.IN2
alu_l[5] => Mux169.IN3
alu_l[5] => acc_data.DATAB
alu_l[5] => temp3.DATAA
alu_l[5] => Mux193.IN2
alu_l[6] => acc_data.DATAB
alu_l[6] => temp3.DATAB
alu_l[6] => Mux152.IN2
alu_l[6] => Mux168.IN2
alu_l[6] => Mux168.IN3
alu_l[6] => acc_data.DATAB
alu_l[6] => temp3.DATAA
alu_l[6] => Mux192.IN2
alu_l[7] => acc_data.DATAB
alu_l[7] => temp3.DATAB
alu_l[7] => Mux151.IN2
alu_l[7] => Mux167.IN2
alu_l[7] => Mux167.IN3
alu_l[7] => acc_data.DATAB
alu_l[7] => temp3.DATAA
alu_l[7] => Mux191.IN2
sp[0] => sfr_addr.DATAB
sp[0] => sfr_addr.DATAB
sp[1] => sfr_addr.DATAB
sp[1] => sfr_addr.DATAB
sp[2] => sfr_addr.DATAB
sp[2] => sfr_addr.DATAB
sp[3] => sfr_addr.DATAB
sp[3] => sfr_addr.DATAB
sp[4] => sfr_addr.DATAB
sp[4] => sfr_addr.DATAB
sp[5] => sfr_addr.DATAB
sp[5] => sfr_addr.DATAB
sp[6] => sfr_addr.DATAB
sp[6] => sfr_addr.DATAB
sp[7] => sfr_addr.DATAB
sp[7] => sfr_addr.DATAB
sp[7] => ram128_wr_addr_val_n.OUTPUTSELECT
sp[7] => ram256_wr_addr_val_n.OUTPUTSELECT
sp[7] => ram128_wr_n.OUTPUTSELECT
sp[7] => ram256_wr_n.OUTPUTSELECT
dps[0] => sfr_addr.DATAB
dps[0] => sfr_addr.DATAB
dps[1] => ~NO_FANOUT~
dps[2] => ~NO_FANOUT~
dps[3] => ~NO_FANOUT~
dps[4] => ~NO_FANOUT~
dps[5] => ~NO_FANOUT~
dps[6] => ~NO_FANOUT~
dps[7] => ~NO_FANOUT~
pcon[0] => ~NO_FANOUT~
pcon[1] => temp1.DATAB
pcon[2] => temp1.DATAB
pcon[3] => temp1.DATAB
pcon[4] => temp1.DATAB
pcon[5] => temp1.DATAB
pcon[6] => temp1.DATAB
pcon[7] => temp1.DATAB
psw[0] => ~NO_FANOUT~
psw[1] => ~NO_FANOUT~
psw[2] => ~NO_FANOUT~
psw[3] => ~NO_FANOUT~
psw[4] => ~NO_FANOUT~
psw[5] => ~NO_FANOUT~
psw[6] => ~NO_FANOUT~
psw[7] => always0.IN1
acc[0] => temp1.DATAB
acc[0] => sfr_data_out.DATAA
acc[0] => sfr_data_out.OUTPUTSELECT
acc[0] => idle_mode_n.OUTPUTSELECT
acc[0] => sfr_data_out.DATAA
acc[0] => sfr_data_out.DATAB
acc[0] => biu_data_out.DATAB
acc[0] => temp2.DATAB
acc[0] => dp_inc.DATAB
acc[0] => dp_inc.DATAB
acc[0] => pc_inc.DATAA
acc[0] => Mux142.IN4
acc[0] => Mux174.IN4
acc[1] => temp1.DATAB
acc[1] => stop_mode_n.OUTPUTSELECT
acc[1] => sfr_data_out.DATAB
acc[1] => biu_data_out.DATAB
acc[1] => temp2.DATAB
acc[1] => dp_inc.DATAB
acc[1] => dp_inc.DATAB
acc[1] => pc_inc.DATAA
acc[1] => Mux173.IN4
acc[2] => temp1.DATAB
acc[2] => sfr_data_out.DATAB
acc[2] => biu_data_out.DATAB
acc[2] => temp2.DATAB
acc[2] => dp_inc.DATAB
acc[2] => dp_inc.DATAB
acc[2] => pc_inc.DATAA
acc[2] => Mux172.IN4
acc[3] => temp1.DATAB
acc[3] => sfr_data_out.DATAB
acc[3] => biu_data_out.DATAB
acc[3] => temp2.DATAB
acc[3] => dp_inc.DATAB
acc[3] => dp_inc.DATAB
acc[3] => pc_inc.DATAA
acc[3] => Mux171.IN4
acc[4] => temp1.DATAB
acc[4] => sfr_data_out.DATAB
acc[4] => acc_data.DATAB
acc[4] => biu_data_out.DATAB
acc[4] => temp2.DATAB
acc[4] => dp_inc.DATAB
acc[4] => dp_inc.DATAB
acc[4] => pc_inc.DATAA
acc[4] => Mux170.IN4
acc[5] => temp1.DATAB
acc[5] => sfr_data_out.DATAB
acc[5] => acc_data.DATAB
acc[5] => biu_data_out.DATAB
acc[5] => temp2.DATAB
acc[5] => dp_inc.DATAB
acc[5] => dp_inc.DATAB
acc[5] => pc_inc.DATAA
acc[5] => Mux169.IN4
acc[6] => temp1.DATAB
acc[6] => sfr_data_out.DATAB
acc[6] => acc_data.DATAB
acc[6] => biu_data_out.DATAB
acc[6] => temp2.DATAB
acc[6] => dp_inc.DATAB
acc[6] => dp_inc.DATAB
acc[6] => pc_inc.DATAA
acc[6] => Mux168.IN4
acc[7] => temp1.DATAB
acc[7] => sfr_data_out.DATAB
acc[7] => acc_data.DATAB
acc[7] => biu_data_out.DATAB
acc[7] => temp2.DATAB
acc[7] => dp_inc.DATAB
acc[7] => dp_inc.DATAB
acc[7] => pc_inc.DATAA
acc[7] => Mux167.IN4
b[0] => temp1.DATAB
b[0] => Mux182.IN5
b[1] => temp1.DATAB
b[1] => Mux181.IN5
b[2] => temp1.DATAB
b[2] => Mux180.IN5
b[3] => temp1.DATAB
b[3] => Mux179.IN5
b[4] => temp1.DATAB
b[4] => Mux178.IN5
b[5] => temp1.DATAB
b[5] => Mux177.IN5
b[6] => temp1.DATAB
b[6] => Mux176.IN5
b[7] => temp1.DATAB
b[7] => Mux175.IN5
dptr[0] => biu_ram_addr.DATAB
dptr[0] => biu_ram_addr.DATAB
dptr[1] => biu_ram_addr.DATAB
dptr[1] => biu_ram_addr.DATAB
dptr[2] => biu_ram_addr.DATAB
dptr[2] => biu_ram_addr.DATAB
dptr[3] => biu_ram_addr.DATAB
dptr[3] => biu_ram_addr.DATAB
dptr[4] => biu_ram_addr.DATAB
dptr[4] => biu_ram_addr.DATAB
dptr[5] => biu_ram_addr.DATAB
dptr[5] => biu_ram_addr.DATAB
dptr[6] => biu_ram_addr.DATAB
dptr[6] => biu_ram_addr.DATAB
dptr[7] => biu_ram_addr.DATAB
dptr[7] => biu_ram_addr.DATAB
dptr[8] => biu_ram_addr.DATAB
dptr[8] => biu_ram_addr.DATAB
dptr[9] => biu_ram_addr.DATAB
dptr[9] => biu_ram_addr.DATAB
dptr[10] => biu_ram_addr.DATAB
dptr[10] => biu_ram_addr.DATAB
dptr[11] => biu_ram_addr.DATAB
dptr[11] => biu_ram_addr.DATAB
dptr[12] => biu_ram_addr.DATAB
dptr[12] => biu_ram_addr.DATAB
dptr[13] => biu_ram_addr.DATAB
dptr[13] => biu_ram_addr.DATAB
dptr[14] => biu_ram_addr.DATAB
dptr[14] => biu_ram_addr.DATAB
dptr[15] => biu_ram_addr.DATAB
dptr[15] => biu_ram_addr.DATAB
indir_data_in[0] => temp1.DATAB
indir_data_in[0] => temp1.DATAB
indir_data_in[1] => temp1.DATAB
indir_data_in[1] => temp1.DATAB
indir_data_in[2] => temp1.DATAB
indir_data_in[2] => temp1.DATAB
indir_data_in[3] => temp1.DATAB
indir_data_in[3] => temp1.DATAB
indir_data_in[4] => temp1.DATAB
indir_data_in[4] => temp1.DATAB
indir_data_in[5] => temp1.DATAB
indir_data_in[5] => temp1.DATAB
indir_data_in[6] => temp1.DATAB
indir_data_in[6] => temp1.DATAB
indir_data_in[7] => temp1.DATAB
indir_data_in[7] => temp1.DATAB
pc[0] => temp1.DATAB
pc[1] => temp1.DATAB
pc[2] => temp1.DATAB
pc[3] => temp1.DATAB
pc[4] => temp1.DATAB
pc[5] => temp1.DATAB
pc[6] => temp1.DATAB
pc[7] => temp1.DATAB
pc[8] => temp1.DATAB
pc[9] => temp1.DATAB
pc[10] => temp1.DATAB
pc[11] => temp1.DATAB
pc[12] => temp1.DATAB
pc[13] => temp1.DATAB
pc[14] => temp1.DATAB
pc[15] => temp1.DATAB
add16_sum[0] => result.DATAB
add16_sum[0] => result.DATAB
add16_sum[0] => result.DATAB
add16_sum[0] => result.DATAB
add16_sum[0] => temp1.DATAB
add16_sum[0] => result.DATAB
add16_sum[0] => biu_ram_addr.DATAB
add16_sum[0] => sfr_data_out.DATAA
add16_sum[1] => result.DATAB
add16_sum[1] => result.DATAB
add16_sum[1] => result.DATAB
add16_sum[1] => result.DATAB
add16_sum[1] => temp1.DATAB
add16_sum[1] => result.DATAB
add16_sum[1] => biu_ram_addr.DATAB
add16_sum[1] => sfr_data_out.DATAA
add16_sum[2] => result.DATAB
add16_sum[2] => result.DATAB
add16_sum[2] => result.DATAB
add16_sum[2] => result.DATAB
add16_sum[2] => temp1.DATAB
add16_sum[2] => result.DATAB
add16_sum[2] => biu_ram_addr.DATAB
add16_sum[2] => sfr_data_out.DATAA
add16_sum[3] => result.DATAB
add16_sum[3] => result.DATAB
add16_sum[3] => result.DATAB
add16_sum[3] => result.DATAB
add16_sum[3] => temp1.DATAB
add16_sum[3] => result.DATAB
add16_sum[3] => biu_ram_addr.DATAB
add16_sum[3] => sfr_data_out.DATAA
add16_sum[4] => result.DATAB
add16_sum[4] => result.DATAB
add16_sum[4] => result.DATAB
add16_sum[4] => result.DATAB
add16_sum[4] => temp1.DATAB
add16_sum[4] => result.DATAB
add16_sum[4] => biu_ram_addr.DATAB
add16_sum[4] => sfr_data_out.DATAA
add16_sum[5] => result.DATAB
add16_sum[5] => result.DATAB
add16_sum[5] => result.DATAB
add16_sum[5] => result.DATAB
add16_sum[5] => temp1.DATAB
add16_sum[5] => result.DATAB
add16_sum[5] => biu_ram_addr.DATAB
add16_sum[5] => sfr_data_out.DATAA
add16_sum[6] => result.DATAB
add16_sum[6] => result.DATAB
add16_sum[6] => result.DATAB
add16_sum[6] => result.DATAB
add16_sum[6] => temp1.DATAB
add16_sum[6] => result.DATAB
add16_sum[6] => biu_ram_addr.DATAB
add16_sum[6] => sfr_data_out.DATAA
add16_sum[7] => result.DATAB
add16_sum[7] => result.DATAB
add16_sum[7] => result.DATAB
add16_sum[7] => result.DATAB
add16_sum[7] => temp1.DATAB
add16_sum[7] => result.DATAB
add16_sum[7] => biu_ram_addr.DATAB
add16_sum[7] => sfr_data_out.DATAA
add16_sum[8] => result.DATAB
add16_sum[8] => result.DATAB
add16_sum[8] => result.DATAB
add16_sum[8] => result.DATAB
add16_sum[8] => temp1.DATAB
add16_sum[8] => result.DATAB
add16_sum[8] => biu_ram_addr.DATAB
add16_sum[8] => sfr_data_out.DATAA
add16_sum[9] => result.DATAB
add16_sum[9] => result.DATAB
add16_sum[9] => result.DATAB
add16_sum[9] => result.DATAB
add16_sum[9] => temp1.DATAB
add16_sum[9] => result.DATAB
add16_sum[9] => biu_ram_addr.DATAB
add16_sum[9] => sfr_data_out.DATAA
add16_sum[10] => result.DATAB
add16_sum[10] => result.DATAB
add16_sum[10] => result.DATAB
add16_sum[10] => result.DATAB
add16_sum[10] => temp1.DATAB
add16_sum[10] => result.DATAB
add16_sum[10] => biu_ram_addr.DATAB
add16_sum[10] => sfr_data_out.DATAA
add16_sum[11] => result.DATAB
add16_sum[11] => result.DATAB
add16_sum[11] => result.DATAB
add16_sum[11] => result.DATAB
add16_sum[11] => temp1.DATAB
add16_sum[11] => result.DATAB
add16_sum[11] => biu_ram_addr.DATAB
add16_sum[11] => sfr_data_out.DATAA
add16_sum[12] => result.DATAB
add16_sum[12] => result.DATAB
add16_sum[12] => result.DATAB
add16_sum[12] => result.DATAB
add16_sum[12] => temp1.DATAB
add16_sum[12] => result.DATAB
add16_sum[12] => biu_ram_addr.DATAB
add16_sum[12] => sfr_data_out.DATAA
add16_sum[13] => result.DATAB
add16_sum[13] => result.DATAB
add16_sum[13] => result.DATAB
add16_sum[13] => result.DATAB
add16_sum[13] => temp1.DATAB
add16_sum[13] => result.DATAB
add16_sum[13] => biu_ram_addr.DATAB
add16_sum[13] => sfr_data_out.DATAA
add16_sum[14] => result.DATAB
add16_sum[14] => result.DATAB
add16_sum[14] => result.DATAB
add16_sum[14] => result.DATAB
add16_sum[14] => temp1.DATAB
add16_sum[14] => result.DATAB
add16_sum[14] => biu_ram_addr.DATAB
add16_sum[14] => sfr_data_out.DATAA
add16_sum[15] => result.DATAB
add16_sum[15] => result.DATAB
add16_sum[15] => result.DATAB
add16_sum[15] => result.DATAB
add16_sum[15] => temp1.DATAB
add16_sum[15] => result.DATAB
add16_sum[15] => biu_ram_addr.DATAB
add16_sum[15] => sfr_data_out.DATAA
eie_eip_check => always0.IN1
eie_eip_check => int_delay.OUTPUTSELECT
eie_eip_check => int_delay.OUTPUTSELECT
eie_eip_check => int_delay.OUTPUTSELECT
eie_eip_check => int_delay.OUTPUTSELECT
mpage[0] => biu_ram_addr.DATAB
mpage[0] => biu_ram_addr.DATAB
mpage[1] => biu_ram_addr.DATAB
mpage[1] => biu_ram_addr.DATAB
mpage[2] => biu_ram_addr.DATAB
mpage[2] => biu_ram_addr.DATAB
mpage[3] => biu_ram_addr.DATAB
mpage[3] => biu_ram_addr.DATAB
mpage[4] => biu_ram_addr.DATAB
mpage[4] => biu_ram_addr.DATAB
mpage[5] => biu_ram_addr.DATAB
mpage[5] => biu_ram_addr.DATAB
mpage[6] => biu_ram_addr.DATAB
mpage[6] => biu_ram_addr.DATAB
mpage[7] => biu_ram_addr.DATAB
mpage[7] => biu_ram_addr.DATAB
dec_itype[0] => itype.DATAB
dec_itype[1] => itype.DATAB
dec_itype[2] => itype.DATAB
dec_itype[3] => itype.DATAB
dec_itype[4] => itype.DATAB
dec_last_cycle[0] => last_cycle.DATAB
dec_last_cycle[1] => last_cycle.DATAB
dec_last_cycle[2] => last_cycle.DATAB
dec_src[0] => src.DATAB
dec_src[1] => src.DATAB
dec_src[2] => src.DATAB
dec_src[3] => src.DATAB
dec_src_cycle[0] => src_cycle.DATAB
dec_src_cycle[1] => src_cycle.DATAB
dec_dest[0] => t_dest.DATAB
dec_dest[1] => t_dest.DATAB
dec_dest[2] => t_dest.DATAB
dec_dest[3] => t_dest.DATAB
dec_alu_op[0] => alu_op.DATAB
dec_alu_op[1] => alu_op.DATAB
dec_alu_op[2] => alu_op.DATAB
dec_alu_op[3] => alu_op.DATAB
dec_alu_op[4] => alu_op.DATAB
dec_alu_op[5] => alu_op.DATAB
dec_chg_flags => chg_flags.DATAB
dec_rmw => port_pin_reg_n.DATAB
alu_zero => always0.IN1
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => result.OUTPUTSELECT
alu_zero => set_pc_n.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => result.OUTPUTSELECT
alu_equal => set_pc_n.OUTPUTSELECT
bit_status => always0.IN1
bit_status => always0.IN1
bit_status => always0.IN1
cpu_idle_mode_n <= cpu_idle_mode_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_stop_mode_n <= stop_mode_n.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[0] <= biu_ram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[1] <= biu_ram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[2] <= biu_ram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[3] <= biu_ram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[4] <= biu_ram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[5] <= biu_ram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[6] <= biu_ram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[7] <= biu_ram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[8] <= biu_ram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[9] <= biu_ram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[10] <= biu_ram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[11] <= biu_ram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[12] <= biu_ram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[13] <= biu_ram_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[14] <= biu_ram_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_ram_addr[15] <= biu_ram_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_wr_ram_addr_h <= biu_wr_ram_addr_h~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_wr_ram_addr_l <= biu_wr_ram_addr_l~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_data_out[0] <= biu_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_data_out[1] <= biu_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_data_out[2] <= biu_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_data_out[3] <= biu_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_data_out[4] <= biu_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_data_out[5] <= biu_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_data_out[6] <= biu_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_data_out[7] <= biu_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_wr_ram <= biu_wr_ram~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_rd_ram <= biu_rd_ram~reg0.DB_MAX_OUTPUT_PORT_TYPE
biu_rd_rom <= biu_rd_rom~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[0] <= ram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[1] <= ram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[2] <= ram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[3] <= ram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[4] <= ram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[5] <= ram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[6] <= ram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[7] <= ram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram128_wr_addr_val_n <= ram128_wr_addr_val_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram256_wr_addr_val_n <= ram256_wr_addr_val_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[0] <= ram_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[1] <= ram_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[2] <= ram_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[3] <= ram_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[4] <= ram_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[5] <= ram_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[6] <= ram_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[7] <= ram_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram128_wr_n <= ram128_wr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram256_wr_n <= ram256_wr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_n <= ram_rd_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[0] <= t_sfr_addr[0].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[1] <= t_sfr_addr[1].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[2] <= t_sfr_addr[2].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[3] <= t_sfr_addr[3].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[4] <= t_sfr_addr[4].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[5] <= t_sfr_addr[5].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[6] <= t_sfr_addr[6].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_addr[7] <= t_sfr_addr[7].DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[0] <= int_sfr_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[1] <= int_sfr_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[2] <= int_sfr_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[3] <= int_sfr_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[4] <= int_sfr_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[5] <= int_sfr_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[6] <= int_sfr_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_sfr_data_out[7] <= int_sfr_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_sfr_wr <= int_sfr_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_addr[0] <= ext_sfr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_addr[1] <= ext_sfr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_addr[2] <= ext_sfr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_addr[3] <= ext_sfr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_addr[4] <= ext_sfr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_addr[5] <= ext_sfr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_addr[6] <= ext_sfr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_addr[7] <= ext_sfr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_data_out[0] <= ext_sfr_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_data_out[1] <= ext_sfr_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_data_out[2] <= ext_sfr_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_data_out[3] <= ext_sfr_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_data_out[4] <= ext_sfr_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_data_out[5] <= ext_sfr_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_data_out[6] <= ext_sfr_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_data_out[7] <= ext_sfr_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_wr <= ext_sfr_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_sfr_rd <= ext_sfr_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
sfr_data_in[0] => temp1.DATAB
sfr_data_in[0] => sfr_addr.DATAB
sfr_data_in[0] => xch_addr.DATAB
sfr_data_in[0] => temp1.DATAB
sfr_data_in[0] => temp1.DATAB
sfr_data_in[0] => temp1.DATAB
sfr_data_in[0] => temp2.DATAB
sfr_data_in[0] => indir_addr[0].DATAIN
sfr_data_in[1] => temp1.DATAB
sfr_data_in[1] => sfr_addr.DATAB
sfr_data_in[1] => xch_addr.DATAB
sfr_data_in[1] => temp1.DATAB
sfr_data_in[1] => temp1.DATAB
sfr_data_in[1] => temp1.DATAB
sfr_data_in[1] => temp2.DATAB
sfr_data_in[1] => indir_addr[1].DATAIN
sfr_data_in[2] => temp1.DATAB
sfr_data_in[2] => sfr_addr.DATAB
sfr_data_in[2] => xch_addr.DATAB
sfr_data_in[2] => temp1.DATAB
sfr_data_in[2] => temp1.DATAB
sfr_data_in[2] => temp1.DATAB
sfr_data_in[2] => temp2.DATAB
sfr_data_in[2] => indir_addr[2].DATAIN
sfr_data_in[3] => temp1.DATAB
sfr_data_in[3] => sfr_addr.DATAB
sfr_data_in[3] => xch_addr.DATAB
sfr_data_in[3] => temp1.DATAB
sfr_data_in[3] => temp1.DATAB
sfr_data_in[3] => temp1.DATAB
sfr_data_in[3] => temp2.DATAB
sfr_data_in[3] => indir_addr[3].DATAIN
sfr_data_in[4] => temp1.DATAB
sfr_data_in[4] => sfr_addr.DATAB
sfr_data_in[4] => xch_addr.DATAB
sfr_data_in[4] => temp1.DATAB
sfr_data_in[4] => temp1.DATAB
sfr_data_in[4] => temp1.DATAB
sfr_data_in[4] => temp2.DATAB
sfr_data_in[4] => indir_addr[4].DATAIN
sfr_data_in[5] => temp1.DATAB
sfr_data_in[5] => sfr_addr.DATAB
sfr_data_in[5] => xch_addr.DATAB
sfr_data_in[5] => temp1.DATAB
sfr_data_in[5] => temp1.DATAB
sfr_data_in[5] => temp1.DATAB
sfr_data_in[5] => temp2.DATAB
sfr_data_in[5] => indir_addr[5].DATAIN
sfr_data_in[6] => temp1.DATAB
sfr_data_in[6] => sfr_addr.DATAB
sfr_data_in[6] => xch_addr.DATAB
sfr_data_in[6] => temp1.DATAB
sfr_data_in[6] => temp1.DATAB
sfr_data_in[6] => temp1.DATAB
sfr_data_in[6] => temp2.DATAB
sfr_data_in[6] => indir_addr[6].DATAIN
sfr_data_in[7] => temp1.DATAB
sfr_data_in[7] => sfr_addr.DATAB
sfr_data_in[7] => xch_addr.DATAB
sfr_data_in[7] => temp1.DATAB
sfr_data_in[7] => temp1.DATAB
sfr_data_in[7] => temp1.DATAB
sfr_data_in[7] => temp2.DATAB
sfr_data_in[7] => indir_addr[7].DATAIN
port_pin_reg_n <= port_pin_reg_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_ack <= t_int_ack.DB_MAX_OUTPUT_PORT_TYPE
int_clr <= int_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_rec <= int_rec~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_temp1[0] <= temp1[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp1[1] <= temp1[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp1[2] <= temp1[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp1[3] <= temp1[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp1[4] <= temp1[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp1[5] <= temp1[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp1[6] <= temp1[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp1[7] <= temp1[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp2[0] <= temp2[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp2[1] <= temp2[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp2[2] <= temp2[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp2[3] <= temp2[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp2[4] <= temp2[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp2[5] <= temp2[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp2[6] <= temp2[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp2[7] <= temp2[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp3[0] <= temp3[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp3[1] <= temp3[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp3[2] <= temp3[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp3[3] <= temp3[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp3[4] <= temp3[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp3[5] <= temp3[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp3[6] <= temp3[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_temp3[7] <= temp3[7].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_cnt_dir <= pc_cnt_dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_pc <= inc_pc~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_pc_n <= set_pc_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_inc[0] <= pc_inc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_inc[1] <= pc_inc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_inc[2] <= pc_inc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_inc[3] <= pc_inc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_inc[4] <= pc_inc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_inc[5] <= pc_inc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_inc[6] <= pc_inc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_inc[7] <= pc_inc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_inc[0] <= dp_inc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_inc[1] <= dp_inc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_inc[2] <= dp_inc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_inc[3] <= dp_inc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_inc[4] <= dp_inc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_inc[5] <= dp_inc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_inc[6] <= dp_inc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dp_inc[7] <= dp_inc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_add_signed <= pc_add_signed~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_pc_dptr_n <= sel_pc_dptr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_cnt_dir <= sp_cnt_dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_sp <= cnt_sp~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[3] <= alu_op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[4] <= alu_op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[5] <= alu_op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chg_flags <= chg_flags~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc_data[0] <= acc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc_data[1] <= acc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc_data[2] <= acc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc_data[3] <= acc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc_data[4] <= acc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc_data[5] <= acc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc_data[6] <= acc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acc_data[7] <= acc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_acc <= ld_acc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_acc_direct <= ld_acc_direct~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_bit_nr[0] <= bit_nr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_bit_nr[1] <= bit_nr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_bit_nr[2] <= bit_nr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_bit_nr[3] <= bit_nr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_bit_nr[4] <= bit_nr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_bit_nr[5] <= bit_nr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_bit_nr[6] <= bit_nr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_bit_nr[7] <= bit_nr[7].DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_timer:i_timer
clk => clk.IN4
rst_n => rst_n.IN4
sfr_addr[0] => Equal0.IN2
sfr_addr[0] => Equal1.IN7
sfr_addr[0] => Equal2.IN3
sfr_addr[0] => Equal3.IN7
sfr_addr[0] => Equal4.IN3
sfr_addr[1] => Equal0.IN7
sfr_addr[1] => Equal1.IN6
sfr_addr[1] => Equal2.IN7
sfr_addr[1] => Equal3.IN2
sfr_addr[1] => Equal4.IN2
sfr_addr[2] => Equal0.IN6
sfr_addr[2] => Equal1.IN2
sfr_addr[2] => Equal2.IN2
sfr_addr[2] => Equal3.IN6
sfr_addr[2] => Equal4.IN7
sfr_addr[3] => Equal0.IN1
sfr_addr[3] => Equal1.IN1
sfr_addr[3] => Equal2.IN1
sfr_addr[3] => Equal3.IN1
sfr_addr[3] => Equal4.IN1
sfr_addr[4] => Equal0.IN5
sfr_addr[4] => Equal1.IN5
sfr_addr[4] => Equal2.IN6
sfr_addr[4] => Equal3.IN5
sfr_addr[4] => Equal4.IN6
sfr_addr[5] => Equal0.IN4
sfr_addr[5] => Equal1.IN4
sfr_addr[5] => Equal2.IN5
sfr_addr[5] => Equal3.IN4
sfr_addr[5] => Equal4.IN5
sfr_addr[6] => Equal0.IN3
sfr_addr[6] => Equal1.IN3
sfr_addr[6] => Equal2.IN4
sfr_addr[6] => Equal3.IN3
sfr_addr[6] => Equal4.IN4
sfr_addr[7] => Equal0.IN0
sfr_addr[7] => Equal1.IN0
sfr_addr[7] => Equal2.IN0
sfr_addr[7] => Equal3.IN0
sfr_addr[7] => Equal4.IN0
timer_sfr_cs <= timer_sfr_cs.DB_MAX_OUTPUT_PORT_TYPE
timer_data_out[0] <= timer_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer_data_out[1] <= timer_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer_data_out[2] <= timer_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer_data_out[3] <= timer_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer_data_out[4] <= timer_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer_data_out[5] <= timer_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer_data_out[6] <= timer_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer_data_out[7] <= timer_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer_data_in[0] => th1_in[0].IN2
timer_data_in[1] => th1_in[1].IN2
timer_data_in[2] => th1_in[2].IN2
timer_data_in[3] => th1_in[3].IN2
timer_data_in[4] => th1_in[4].IN2
timer_data_in[5] => th1_in[5].IN2
timer_data_in[6] => th1_in[6].IN2
timer_data_in[7] => th1_in[7].IN2
sfr_wr => tl0_wr.IN1
sfr_wr => th0_wr.IN1
sfr_wr => tl1_wr.IN1
sfr_wr => th1_wr.IN1
sfr_wr => tmod_reg[7].ENA
sfr_wr => tmod_reg[6].ENA
sfr_wr => tmod_reg[5].ENA
sfr_wr => tmod_reg[4].ENA
sfr_wr => tmod_reg[3].ENA
sfr_wr => tmod_reg[2].ENA
sfr_wr => tmod_reg[1].ENA
sfr_wr => tmod_reg[0].ENA
t0 => t0_l0.DATAIN
t1 => t1_l0.DATAIN
int0_n => int0_l_n.DATAIN
int1_n => int1_l_n.DATAIN
cycle[0] => Equal5.IN1
cycle[0] => Equal6.IN0
cycle[0] => Equal7.IN0
cycle[0] => Equal8.IN0
cycle[1] => Equal5.IN0
cycle[1] => Equal6.IN1
cycle[1] => Equal7.IN1
cycle[1] => Equal8.IN1
t0m => e_tl0.OUTPUTSELECT
t0m => e_th0.OUTPUTSELECT
t1m => e_tl1.OUTPUTSELECT
ena_t0 => e_tl0.OUTPUTSELECT
ena_t0 => count_t0.OUTPUTSELECT
ena_t0 => count_t0.OUTPUTSELECT
ena_t0 => clk_div12_t0.OUTPUTSELECT
ena_t1 => e_th0.OUTPUTSELECT
ena_t1 => e_tl1.IN1
ena_t1 => always2.IN1
ena_t1 => always2.IN1
tf0_set <= tf0_set.DB_MAX_OUTPUT_PORT_TYPE
tf1_set <= tf1_set.DB_MAX_OUTPUT_PORT_TYPE
t1_ofl <= t1_ofl_i.DB_MAX_OUTPUT_PORT_TYPE
t0_out <= t0_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1_out <= t1_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i1
q[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= current_state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= current_state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= current_state[7].DB_MAX_OUTPUT_PORT_TYPE
q_n[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
q_n[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
q_n[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
q_n[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
q_n[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
q_n[5] <= current_state[5].DB_MAX_OUTPUT_PORT_TYPE
q_n[6] <= current_state[6].DB_MAX_OUTPUT_PORT_TYPE
q_n[7] <= current_state[7].DB_MAX_OUTPUT_PORT_TYPE
ones_all <= ones_all.DB_MAX_OUTPUT_PORT_TYPE
ones_5lsb <= ones_5lsb.DB_MAX_OUTPUT_PORT_TYPE
clk => current_state[0].CLK
clk => current_state[1].CLK
clk => current_state[2].CLK
clk => current_state[3].CLK
clk => current_state[4].CLK
clk => current_state[5].CLK
clk => current_state[6].CLK
clk => current_state[7].CLK
rst_n => current_state[0].ACLR
rst_n => current_state[1].ACLR
rst_n => current_state[2].ACLR
rst_n => current_state[3].ACLR
rst_n => current_state[4].ACLR
rst_n => current_state[5].ACLR
rst_n => current_state[6].ACLR
rst_n => current_state[7].ACLR
ld_n => next_state[7].OUTPUTSELECT
ld_n => next_state[6].OUTPUTSELECT
ld_n => next_state[5].OUTPUTSELECT
ld_n => next_state[4].OUTPUTSELECT
ld_n => next_state[3].OUTPUTSELECT
ld_n => next_state[2].OUTPUTSELECT
ld_n => next_state[1].OUTPUTSELECT
ld_n => next_state[0].OUTPUTSELECT
data_in[0] => next_state[0].DATAB
data_in[1] => next_state[1].DATAB
data_in[2] => next_state[2].DATAB
data_in[3] => next_state[3].DATAB
data_in[4] => next_state[4].DATAB
data_in[5] => next_state[5].DATAB
data_in[6] => next_state[6].DATAB
data_in[7] => next_state[7].DATAB
cnt_en => ones_all.IN1
cnt_en => ones_5lsb.IN1
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT


|chiptop|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i2
q[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= current_state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= current_state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= current_state[7].DB_MAX_OUTPUT_PORT_TYPE
q_n[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
q_n[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
q_n[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
q_n[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
q_n[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
q_n[5] <= current_state[5].DB_MAX_OUTPUT_PORT_TYPE
q_n[6] <= current_state[6].DB_MAX_OUTPUT_PORT_TYPE
q_n[7] <= current_state[7].DB_MAX_OUTPUT_PORT_TYPE
ones_all <= ones_all.DB_MAX_OUTPUT_PORT_TYPE
ones_5lsb <= ones_5lsb.DB_MAX_OUTPUT_PORT_TYPE
clk => current_state[0].CLK
clk => current_state[1].CLK
clk => current_state[2].CLK
clk => current_state[3].CLK
clk => current_state[4].CLK
clk => current_state[5].CLK
clk => current_state[6].CLK
clk => current_state[7].CLK
rst_n => current_state[0].ACLR
rst_n => current_state[1].ACLR
rst_n => current_state[2].ACLR
rst_n => current_state[3].ACLR
rst_n => current_state[4].ACLR
rst_n => current_state[5].ACLR
rst_n => current_state[6].ACLR
rst_n => current_state[7].ACLR
ld_n => next_state[7].OUTPUTSELECT
ld_n => next_state[6].OUTPUTSELECT
ld_n => next_state[5].OUTPUTSELECT
ld_n => next_state[4].OUTPUTSELECT
ld_n => next_state[3].OUTPUTSELECT
ld_n => next_state[2].OUTPUTSELECT
ld_n => next_state[1].OUTPUTSELECT
ld_n => next_state[0].OUTPUTSELECT
data_in[0] => next_state[0].DATAB
data_in[1] => next_state[1].DATAB
data_in[2] => next_state[2].DATAB
data_in[3] => next_state[3].DATAB
data_in[4] => next_state[4].DATAB
data_in[5] => next_state[5].DATAB
data_in[6] => next_state[6].DATAB
data_in[7] => next_state[7].DATAB
cnt_en => ones_all.IN1
cnt_en => ones_5lsb.IN1
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT


|chiptop|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i3
q[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= current_state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= current_state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= current_state[7].DB_MAX_OUTPUT_PORT_TYPE
q_n[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
q_n[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
q_n[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
q_n[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
q_n[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
q_n[5] <= current_state[5].DB_MAX_OUTPUT_PORT_TYPE
q_n[6] <= current_state[6].DB_MAX_OUTPUT_PORT_TYPE
q_n[7] <= current_state[7].DB_MAX_OUTPUT_PORT_TYPE
ones_all <= ones_all.DB_MAX_OUTPUT_PORT_TYPE
ones_5lsb <= ones_5lsb.DB_MAX_OUTPUT_PORT_TYPE
clk => current_state[0].CLK
clk => current_state[1].CLK
clk => current_state[2].CLK
clk => current_state[3].CLK
clk => current_state[4].CLK
clk => current_state[5].CLK
clk => current_state[6].CLK
clk => current_state[7].CLK
rst_n => current_state[0].ACLR
rst_n => current_state[1].ACLR
rst_n => current_state[2].ACLR
rst_n => current_state[3].ACLR
rst_n => current_state[4].ACLR
rst_n => current_state[5].ACLR
rst_n => current_state[6].ACLR
rst_n => current_state[7].ACLR
ld_n => next_state[7].OUTPUTSELECT
ld_n => next_state[6].OUTPUTSELECT
ld_n => next_state[5].OUTPUTSELECT
ld_n => next_state[4].OUTPUTSELECT
ld_n => next_state[3].OUTPUTSELECT
ld_n => next_state[2].OUTPUTSELECT
ld_n => next_state[1].OUTPUTSELECT
ld_n => next_state[0].OUTPUTSELECT
data_in[0] => next_state[0].DATAB
data_in[1] => next_state[1].DATAB
data_in[2] => next_state[2].DATAB
data_in[3] => next_state[3].DATAB
data_in[4] => next_state[4].DATAB
data_in[5] => next_state[5].DATAB
data_in[6] => next_state[6].DATAB
data_in[7] => next_state[7].DATAB
cnt_en => ones_all.IN1
cnt_en => ones_5lsb.IN1
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT


|chiptop|DW8051_core:u0|DW8051_timer:i_timer|DW8051_timer_ctr:i4
q[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= current_state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= current_state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= current_state[7].DB_MAX_OUTPUT_PORT_TYPE
q_n[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
q_n[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
q_n[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
q_n[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
q_n[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
q_n[5] <= current_state[5].DB_MAX_OUTPUT_PORT_TYPE
q_n[6] <= current_state[6].DB_MAX_OUTPUT_PORT_TYPE
q_n[7] <= current_state[7].DB_MAX_OUTPUT_PORT_TYPE
ones_all <= ones_all.DB_MAX_OUTPUT_PORT_TYPE
ones_5lsb <= ones_5lsb.DB_MAX_OUTPUT_PORT_TYPE
clk => current_state[0].CLK
clk => current_state[1].CLK
clk => current_state[2].CLK
clk => current_state[3].CLK
clk => current_state[4].CLK
clk => current_state[5].CLK
clk => current_state[6].CLK
clk => current_state[7].CLK
rst_n => current_state[0].ACLR
rst_n => current_state[1].ACLR
rst_n => current_state[2].ACLR
rst_n => current_state[3].ACLR
rst_n => current_state[4].ACLR
rst_n => current_state[5].ACLR
rst_n => current_state[6].ACLR
rst_n => current_state[7].ACLR
ld_n => next_state[7].OUTPUTSELECT
ld_n => next_state[6].OUTPUTSELECT
ld_n => next_state[5].OUTPUTSELECT
ld_n => next_state[4].OUTPUTSELECT
ld_n => next_state[3].OUTPUTSELECT
ld_n => next_state[2].OUTPUTSELECT
ld_n => next_state[1].OUTPUTSELECT
ld_n => next_state[0].OUTPUTSELECT
data_in[0] => next_state[0].DATAB
data_in[1] => next_state[1].DATAB
data_in[2] => next_state[2].DATAB
data_in[3] => next_state[3].DATAB
data_in[4] => next_state[4].DATAB
data_in[5] => next_state[5].DATAB
data_in[6] => next_state[6].DATAB
data_in[7] => next_state[7].DATAB
cnt_en => ones_all.IN1
cnt_en => ones_5lsb.IN1
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT


|chiptop|DW8051_core:u0|DW8051_intr_0:i_intr0
clk => ack_l.CLK
clk => iip1.CLK
clk => iip0.CLK
clk => lp_req_l.CLK
clk => hp_req_l.CLK
clk => x1_l3_n.CLK
clk => x0_l3_n.CLK
clk => x1_l2_n.CLK
clk => x0_l2_n.CLK
clk => x1_l1_n.CLK
clk => x0_l1_n.CLK
clk => eicon_reg[7].CLK
clk => ie1.CLK
clk => ie0.CLK
clk => tf1.CLK
clk => tf0.CLK
clk => tr1.CLK
clk => tr0.CLK
clk => it1.CLK
clk => it0.CLK
clk => ip_reg[0].CLK
clk => ip_reg[1].CLK
clk => ip_reg[2].CLK
clk => ip_reg[3].CLK
clk => ip_reg[4].CLK
clk => ip_reg[5].CLK
clk => ie_reg[0].CLK
clk => ie_reg[1].CLK
clk => ie_reg[2].CLK
clk => ie_reg[3].CLK
clk => ie_reg[4].CLK
clk => ie_reg[5].CLK
clk => ie_reg[6].CLK
clk => ie_reg[7].CLK
clk => i_src_l~1.DATAIN
rst_n => eicon_reg[7].ACLR
rst_n => ie1.ACLR
rst_n => ie0.ACLR
rst_n => tf1.ACLR
rst_n => tf0.ACLR
rst_n => tr1.ACLR
rst_n => tr0.ACLR
rst_n => it1.ACLR
rst_n => it0.ACLR
rst_n => ip_reg[0].ACLR
rst_n => ip_reg[1].ACLR
rst_n => ip_reg[2].ACLR
rst_n => ip_reg[3].ACLR
rst_n => ip_reg[4].ACLR
rst_n => ip_reg[5].ACLR
rst_n => ie_reg[0].ACLR
rst_n => ie_reg[1].ACLR
rst_n => ie_reg[2].ACLR
rst_n => ie_reg[3].ACLR
rst_n => ie_reg[4].ACLR
rst_n => ie_reg[5].ACLR
rst_n => ie_reg[6].ACLR
rst_n => ie_reg[7].ACLR
rst_n => x1_l3_n.ACLR
rst_n => x0_l3_n.ACLR
rst_n => x1_l2_n.ACLR
rst_n => x0_l2_n.ACLR
rst_n => x1_l1_n.ACLR
rst_n => x0_l1_n.ACLR
rst_n => lp_req_l.ACLR
rst_n => hp_req_l.ACLR
rst_n => iip1.ACLR
rst_n => iip0.ACLR
rst_n => ack_l.ACLR
rst_n => i_src_l~3.DATAIN
sfr_addr[0] => Equal0.IN7
sfr_addr[0] => Equal1.IN7
sfr_addr[0] => Equal2.IN7
sfr_addr[0] => Equal3.IN7
sfr_addr[1] => Equal0.IN6
sfr_addr[1] => Equal1.IN6
sfr_addr[1] => Equal2.IN6
sfr_addr[1] => Equal3.IN6
sfr_addr[2] => Equal0.IN5
sfr_addr[2] => Equal1.IN5
sfr_addr[2] => Equal2.IN5
sfr_addr[2] => Equal3.IN5
sfr_addr[3] => Equal0.IN2
sfr_addr[3] => Equal1.IN3
sfr_addr[3] => Equal2.IN1
sfr_addr[3] => Equal3.IN3
sfr_addr[4] => Equal0.IN4
sfr_addr[4] => Equal1.IN2
sfr_addr[4] => Equal2.IN4
sfr_addr[4] => Equal3.IN2
sfr_addr[5] => Equal0.IN1
sfr_addr[5] => Equal1.IN1
sfr_addr[5] => Equal2.IN3
sfr_addr[5] => Equal3.IN4
sfr_addr[6] => Equal0.IN3
sfr_addr[6] => Equal1.IN4
sfr_addr[6] => Equal2.IN2
sfr_addr[6] => Equal3.IN1
sfr_addr[7] => Equal0.IN0
sfr_addr[7] => Equal1.IN0
sfr_addr[7] => Equal2.IN0
sfr_addr[7] => Equal3.IN0
intr_sfr_cs <= intr_sfr_cs.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[0] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[1] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[2] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[3] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[4] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[5] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[6] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[7] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_in[0] => it0_set.IN1
intr_data_in[0] => ie_reg.DATAB
intr_data_in[0] => ip_reg.DATAB
intr_data_in[0] => it0.DATAB
intr_data_in[0] => it0_clr.IN1
intr_data_in[1] => ie_reg.DATAB
intr_data_in[1] => ip_reg.DATAB
intr_data_in[1] => ie0.DATAB
intr_data_in[2] => it1_set.IN1
intr_data_in[2] => ie_reg.DATAB
intr_data_in[2] => ip_reg.DATAB
intr_data_in[2] => it1.DATAB
intr_data_in[2] => it1_clr.IN1
intr_data_in[3] => ie_reg.DATAB
intr_data_in[3] => ip_reg.DATAB
intr_data_in[3] => ie1.DATAB
intr_data_in[4] => ie_reg.DATAB
intr_data_in[4] => ip_reg.DATAB
intr_data_in[4] => tr0.DATAB
intr_data_in[5] => ie_reg.DATAB
intr_data_in[5] => ip_reg.DATAB
intr_data_in[5] => tf0.DATAB
intr_data_in[6] => ie_reg.DATAB
intr_data_in[6] => tr1.DATAB
intr_data_in[7] => ie_reg.DATAB
intr_data_in[7] => eicon_reg.DATAB
intr_data_in[7] => tf1.DATAB
sfr_wr => tcon_wr.IN1
sfr_wr => ie_reg[7].ENA
sfr_wr => ie_reg[6].ENA
sfr_wr => ie_reg[5].ENA
sfr_wr => ie_reg[4].ENA
sfr_wr => ie_reg[3].ENA
sfr_wr => ie_reg[2].ENA
sfr_wr => ie_reg[1].ENA
sfr_wr => ie_reg[0].ENA
sfr_wr => ip_reg[5].ENA
sfr_wr => ip_reg[4].ENA
sfr_wr => ip_reg[3].ENA
sfr_wr => ip_reg[2].ENA
sfr_wr => ip_reg[1].ENA
sfr_wr => ip_reg[0].ENA
sfr_wr => it0.ENA
sfr_wr => it1.ENA
sfr_wr => tr0.ENA
sfr_wr => tr1.ENA
sfr_wr => eicon_reg[7].ENA
cycle[0] => Equal4.IN1
cycle[0] => Equal5.IN1
cycle[0] => Equal6.IN0
cycle[1] => Equal4.IN0
cycle[1] => Equal5.IN0
cycle[1] => Equal6.IN1
int_req <= int_req.DB_MAX_OUTPUT_PORT_TYPE
int_src[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
int_src[1] <= int_src.DB_MAX_OUTPUT_PORT_TYPE
int_src[2] <= int_src.DB_MAX_OUTPUT_PORT_TYPE
int_ack => iip1_set.IN1
int_ack => iip0_set.IN1
int_ack => ack_l.DATAIN
int_clr => iip1.OUTPUTSELECT
int_clr => iip0_clr.IN1
int0_n => x0_l1_n.DATAIN
int1_n => x1_l1_n.DATAIN
tf0_set => tf0.OUTPUTSELECT
tf0_set => t0_req.IN1
tf1_set => tf1.OUTPUTSELECT
tf1_set => t1_req.IN1
ri0 => s0_req.IN0
ti0 => s0_req.IN1
tf2 => t2_req.IN0
exf2 => t2_req.IN1
ena_t0 <= tr0.DB_MAX_OUTPUT_PORT_TYPE
ena_t1 <= tr1.DB_MAX_OUTPUT_PORT_TYPE
smod1 <= eicon_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_intr_1:i_intr1
clk => ack_l.CLK
clk => iip2.CLK
clk => iip1.CLK
clk => iip0.CLK
clk => lp_req_l.CLK
clk => hp_req_l.CLK
clk => pf_req_l.CLK
clk => wdti_l3.CLK
clk => wdti_l2.CLK
clk => wdti_l1.CLK
clk => pfi_l2.CLK
clk => pfi_l1.CLK
clk => x5_l3_n.CLK
clk => x5_l2_n.CLK
clk => x5_l1_n.CLK
clk => x4_l3.CLK
clk => x4_l2.CLK
clk => x4_l1.CLK
clk => x3_l3_n.CLK
clk => x3_l2_n.CLK
clk => x3_l1_n.CLK
clk => x2_l3.CLK
clk => x2_l2.CLK
clk => x2_l1.CLK
clk => x1_l3_n.CLK
clk => x1_l2_n.CLK
clk => x1_l1_n.CLK
clk => x0_l3_n.CLK
clk => x0_l2_n.CLK
clk => x0_l1_n.CLK
clk => wdti_reg.CLK
clk => pfi_reg.CLK
clk => epfi.CLK
clk => smod1_reg.CLK
clk => eip_reg[0].CLK
clk => eip_reg[1].CLK
clk => eip_reg[2].CLK
clk => eip_reg[3].CLK
clk => eip_reg[4].CLK
clk => eie_reg[0].CLK
clk => eie_reg[1].CLK
clk => eie_reg[2].CLK
clk => eie_reg[3].CLK
clk => eie_reg[4].CLK
clk => exif_reg[4].CLK
clk => exif_reg[5].CLK
clk => exif_reg[6].CLK
clk => exif_reg[7].CLK
clk => ie1.CLK
clk => ie0.CLK
clk => tf1.CLK
clk => tf0.CLK
clk => tr1.CLK
clk => tr0.CLK
clk => it1.CLK
clk => it0.CLK
clk => ip_reg[0].CLK
clk => ip_reg[1].CLK
clk => ip_reg[2].CLK
clk => ip_reg[3].CLK
clk => ip_reg[4].CLK
clk => ip_reg[5].CLK
clk => ip_reg[6].CLK
clk => ie_reg[0].CLK
clk => ie_reg[1].CLK
clk => ie_reg[2].CLK
clk => ie_reg[3].CLK
clk => ie_reg[4].CLK
clk => ie_reg[5].CLK
clk => ie_reg[6].CLK
clk => ie_reg[7].CLK
clk => i_src_l~1.DATAIN
rst_n => wdti_reg.ACLR
rst_n => pfi_reg.ACLR
rst_n => epfi.ACLR
rst_n => smod1_reg.ACLR
rst_n => eip_reg[0].ACLR
rst_n => eip_reg[1].ACLR
rst_n => eip_reg[2].ACLR
rst_n => eip_reg[3].ACLR
rst_n => eip_reg[4].ACLR
rst_n => eie_reg[0].ACLR
rst_n => eie_reg[1].ACLR
rst_n => eie_reg[2].ACLR
rst_n => eie_reg[3].ACLR
rst_n => eie_reg[4].ACLR
rst_n => exif_reg[4].ACLR
rst_n => exif_reg[5].ACLR
rst_n => exif_reg[6].ACLR
rst_n => exif_reg[7].ACLR
rst_n => ie1.ACLR
rst_n => ie0.ACLR
rst_n => tf1.ACLR
rst_n => tf0.ACLR
rst_n => tr1.ACLR
rst_n => tr0.ACLR
rst_n => it1.ACLR
rst_n => it0.ACLR
rst_n => ip_reg[0].ACLR
rst_n => ip_reg[1].ACLR
rst_n => ip_reg[2].ACLR
rst_n => ip_reg[3].ACLR
rst_n => ip_reg[4].ACLR
rst_n => ip_reg[5].ACLR
rst_n => ip_reg[6].ACLR
rst_n => ie_reg[0].ACLR
rst_n => ie_reg[1].ACLR
rst_n => ie_reg[2].ACLR
rst_n => ie_reg[3].ACLR
rst_n => ie_reg[4].ACLR
rst_n => ie_reg[5].ACLR
rst_n => ie_reg[6].ACLR
rst_n => ie_reg[7].ACLR
rst_n => wdti_l3.ACLR
rst_n => wdti_l2.ACLR
rst_n => wdti_l1.ACLR
rst_n => pfi_l2.ACLR
rst_n => pfi_l1.ACLR
rst_n => x5_l3_n.ACLR
rst_n => x5_l2_n.ACLR
rst_n => x5_l1_n.ACLR
rst_n => x4_l3.PRESET
rst_n => x4_l2.PRESET
rst_n => x4_l1.PRESET
rst_n => x3_l3_n.ACLR
rst_n => x3_l2_n.ACLR
rst_n => x3_l1_n.ACLR
rst_n => x2_l3.PRESET
rst_n => x2_l2.PRESET
rst_n => x2_l1.PRESET
rst_n => x1_l3_n.ACLR
rst_n => x1_l2_n.ACLR
rst_n => x1_l1_n.ACLR
rst_n => x0_l3_n.ACLR
rst_n => x0_l2_n.ACLR
rst_n => x0_l1_n.ACLR
rst_n => lp_req_l.ACLR
rst_n => hp_req_l.ACLR
rst_n => pf_req_l.ACLR
rst_n => iip2.ACLR
rst_n => iip1.ACLR
rst_n => iip0.ACLR
rst_n => ack_l.ACLR
rst_n => i_src_l~3.DATAIN
sfr_addr[0] => Equal0.IN7
sfr_addr[0] => Equal1.IN7
sfr_addr[0] => Equal2.IN7
sfr_addr[0] => Equal3.IN2
sfr_addr[0] => Equal4.IN7
sfr_addr[0] => Equal5.IN7
sfr_addr[0] => Equal6.IN7
sfr_addr[1] => Equal0.IN6
sfr_addr[1] => Equal1.IN6
sfr_addr[1] => Equal2.IN6
sfr_addr[1] => Equal3.IN7
sfr_addr[1] => Equal4.IN6
sfr_addr[1] => Equal5.IN6
sfr_addr[1] => Equal6.IN6
sfr_addr[2] => Equal0.IN5
sfr_addr[2] => Equal1.IN5
sfr_addr[2] => Equal2.IN5
sfr_addr[2] => Equal3.IN6
sfr_addr[2] => Equal4.IN5
sfr_addr[2] => Equal5.IN5
sfr_addr[2] => Equal6.IN5
sfr_addr[3] => Equal0.IN2
sfr_addr[3] => Equal1.IN3
sfr_addr[3] => Equal2.IN1
sfr_addr[3] => Equal3.IN5
sfr_addr[3] => Equal4.IN3
sfr_addr[3] => Equal5.IN4
sfr_addr[3] => Equal6.IN3
sfr_addr[4] => Equal0.IN4
sfr_addr[4] => Equal1.IN2
sfr_addr[4] => Equal2.IN4
sfr_addr[4] => Equal3.IN1
sfr_addr[4] => Equal4.IN4
sfr_addr[4] => Equal5.IN3
sfr_addr[4] => Equal6.IN2
sfr_addr[5] => Equal0.IN1
sfr_addr[5] => Equal1.IN1
sfr_addr[5] => Equal2.IN3
sfr_addr[5] => Equal3.IN4
sfr_addr[5] => Equal4.IN2
sfr_addr[5] => Equal5.IN2
sfr_addr[5] => Equal6.IN4
sfr_addr[6] => Equal0.IN3
sfr_addr[6] => Equal1.IN4
sfr_addr[6] => Equal2.IN2
sfr_addr[6] => Equal3.IN3
sfr_addr[6] => Equal4.IN1
sfr_addr[6] => Equal5.IN1
sfr_addr[6] => Equal6.IN1
sfr_addr[7] => Equal0.IN0
sfr_addr[7] => Equal1.IN0
sfr_addr[7] => Equal2.IN0
sfr_addr[7] => Equal3.IN0
sfr_addr[7] => Equal4.IN0
sfr_addr[7] => Equal5.IN0
sfr_addr[7] => Equal6.IN0
intr_sfr_cs <= intr_sfr_cs.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[0] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[1] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[2] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[3] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[4] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[5] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[6] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_out[7] <= intr_data_out.DB_MAX_OUTPUT_PORT_TYPE
intr_data_in[0] => it0_set.IN1
intr_data_in[0] => ie_reg.DATAB
intr_data_in[0] => ip_reg.DATAB
intr_data_in[0] => it0.DATAB
intr_data_in[0] => eie_reg.DATAB
intr_data_in[0] => eip_reg.DATAB
intr_data_in[0] => it0_clr.IN1
intr_data_in[1] => ie_reg.DATAB
intr_data_in[1] => ip_reg.DATAB
intr_data_in[1] => eie_reg.DATAB
intr_data_in[1] => eip_reg.DATAB
intr_data_in[1] => ie0.DATAB
intr_data_in[2] => it1_set.IN1
intr_data_in[2] => ie_reg.DATAB
intr_data_in[2] => ip_reg.DATAB
intr_data_in[2] => it1.DATAB
intr_data_in[2] => eie_reg.DATAB
intr_data_in[2] => eip_reg.DATAB
intr_data_in[2] => it1_clr.IN1
intr_data_in[3] => ie_reg.DATAB
intr_data_in[3] => ip_reg.DATAB
intr_data_in[3] => eie_reg.DATAB
intr_data_in[3] => eip_reg.DATAB
intr_data_in[3] => ie1.DATAB
intr_data_in[3] => wdti_reg.DATAB
intr_data_in[4] => ie_reg.DATAB
intr_data_in[4] => ip_reg.DATAB
intr_data_in[4] => tr0.DATAB
intr_data_in[4] => eie_reg.DATAB
intr_data_in[4] => eip_reg.DATAB
intr_data_in[4] => exif_reg.DATAB
intr_data_in[4] => pfi_reg.DATAB
intr_data_in[5] => ie_reg.DATAB
intr_data_in[5] => ip_reg.DATAB
intr_data_in[5] => tf0.DATAB
intr_data_in[5] => exif_reg.DATAB
intr_data_in[5] => epfi.DATAIN
intr_data_in[6] => ie_reg.DATAB
intr_data_in[6] => ip_reg.DATAB
intr_data_in[6] => tr1.DATAB
intr_data_in[6] => exif_reg.DATAB
intr_data_in[7] => ie_reg.DATAB
intr_data_in[7] => tf1.DATAB
intr_data_in[7] => exif_reg.DATAB
intr_data_in[7] => smod1_reg.DATAIN
sfr_wr => eicon_wr.IN1
sfr_wr => tcon_wr.IN1
sfr_wr => always0.IN1
sfr_wr => ie_reg[7].ENA
sfr_wr => ie_reg[6].ENA
sfr_wr => ie_reg[5].ENA
sfr_wr => ie_reg[4].ENA
sfr_wr => ie_reg[3].ENA
sfr_wr => ie_reg[2].ENA
sfr_wr => ie_reg[1].ENA
sfr_wr => ie_reg[0].ENA
sfr_wr => ip_reg[6].ENA
sfr_wr => ip_reg[5].ENA
sfr_wr => ip_reg[4].ENA
sfr_wr => ip_reg[3].ENA
sfr_wr => ip_reg[2].ENA
sfr_wr => ip_reg[1].ENA
sfr_wr => ip_reg[0].ENA
sfr_wr => it0.ENA
sfr_wr => it1.ENA
sfr_wr => tr0.ENA
sfr_wr => tr1.ENA
sfr_wr => eie_reg[4].ENA
sfr_wr => eie_reg[3].ENA
sfr_wr => eie_reg[2].ENA
sfr_wr => eie_reg[1].ENA
sfr_wr => eie_reg[0].ENA
sfr_wr => eip_reg[4].ENA
sfr_wr => eip_reg[3].ENA
sfr_wr => eip_reg[2].ENA
sfr_wr => eip_reg[1].ENA
sfr_wr => eip_reg[0].ENA
cycle[0] => Equal7.IN1
cycle[0] => Equal8.IN1
cycle[0] => Equal9.IN0
cycle[1] => Equal7.IN0
cycle[1] => Equal8.IN0
cycle[1] => Equal9.IN1
int_req <= int_req.DB_MAX_OUTPUT_PORT_TYPE
int_src[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
int_src[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
int_src[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
int_src[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
int_ack => iip2_set.IN1
int_ack => iip1_set.IN1
int_ack => iip0_set.IN1
int_ack => ack_l.DATAIN
int_clr => iip1_clr.IN1
int_clr => iip0_clr.IN1
int_clr => iip2.OUTPUTSELECT
int0_n => x0_l1_n.DATAIN
int1_n => x1_l1_n.DATAIN
int2 => x2_l1.DATAIN
int3_n => x3_l1_n.DATAIN
int4 => x4_l1.DATAIN
int5_n => x5_l1_n.DATAIN
tf0_set => tf0.OUTPUTSELECT
tf0_set => t0_req.IN1
tf1_set => tf1.OUTPUTSELECT
tf1_set => t1_req.IN1
ri0 => s0_req.IN0
ti0 => s0_req.IN1
ri1 => s1_req.IN0
ti1 => s1_req.IN1
tf2 => t2_req.IN0
exf2 => t2_req.IN1
pfi => pfi_l1.DATAIN
wdti => wdti_l1.DATAIN
ena_t0 <= tr0.DB_MAX_OUTPUT_PORT_TYPE
ena_t1 <= tr1.DB_MAX_OUTPUT_PORT_TYPE
smod1 <= smod1_reg.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_timer2:i_timer2
clk => clk.IN2
rst_n => rst_n.IN2
sfr_addr[0] => Equal0.IN7
sfr_addr[0] => Equal1.IN7
sfr_addr[0] => Equal2.IN4
sfr_addr[0] => Equal3.IN7
sfr_addr[0] => Equal4.IN4
sfr_addr[1] => Equal0.IN6
sfr_addr[1] => Equal1.IN6
sfr_addr[1] => Equal2.IN7
sfr_addr[1] => Equal3.IN3
sfr_addr[1] => Equal4.IN3
sfr_addr[2] => Equal0.IN5
sfr_addr[2] => Equal1.IN3
sfr_addr[2] => Equal2.IN3
sfr_addr[2] => Equal3.IN6
sfr_addr[2] => Equal4.IN7
sfr_addr[3] => Equal0.IN2
sfr_addr[3] => Equal1.IN2
sfr_addr[3] => Equal2.IN2
sfr_addr[3] => Equal3.IN2
sfr_addr[3] => Equal4.IN2
sfr_addr[4] => Equal0.IN4
sfr_addr[4] => Equal1.IN5
sfr_addr[4] => Equal2.IN6
sfr_addr[4] => Equal3.IN5
sfr_addr[4] => Equal4.IN6
sfr_addr[5] => Equal0.IN3
sfr_addr[5] => Equal1.IN4
sfr_addr[5] => Equal2.IN5
sfr_addr[5] => Equal3.IN4
sfr_addr[5] => Equal4.IN5
sfr_addr[6] => Equal0.IN1
sfr_addr[6] => Equal1.IN1
sfr_addr[6] => Equal2.IN1
sfr_addr[6] => Equal3.IN1
sfr_addr[6] => Equal4.IN1
sfr_addr[7] => Equal0.IN0
sfr_addr[7] => Equal1.IN0
sfr_addr[7] => Equal2.IN0
sfr_addr[7] => Equal3.IN0
sfr_addr[7] => Equal4.IN0
timer2_sfr_cs <= timer2_sfr_cs.DB_MAX_OUTPUT_PORT_TYPE
timer2_data_out[0] <= timer2_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer2_data_out[1] <= timer2_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer2_data_out[2] <= timer2_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer2_data_out[3] <= timer2_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer2_data_out[4] <= timer2_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer2_data_out[5] <= timer2_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer2_data_out[6] <= timer2_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer2_data_out[7] <= timer2_data_out.DB_MAX_OUTPUT_PORT_TYPE
timer2_data_in[0] => rcap2l_reg.DATAB
timer2_data_in[0] => rcap2h_reg.DATAB
timer2_data_in[0] => tl2_in.DATAB
timer2_data_in[0] => th2_in.DATAB
timer2_data_in[0] => t2con_reg[0].DATAIN
timer2_data_in[1] => rcap2l_reg.DATAB
timer2_data_in[1] => rcap2h_reg.DATAB
timer2_data_in[1] => tl2_in.DATAB
timer2_data_in[1] => th2_in.DATAB
timer2_data_in[1] => t2con_reg[1].DATAIN
timer2_data_in[2] => rcap2l_reg.DATAB
timer2_data_in[2] => rcap2h_reg.DATAB
timer2_data_in[2] => tl2_in.DATAB
timer2_data_in[2] => th2_in.DATAB
timer2_data_in[2] => t2con_reg[2].DATAIN
timer2_data_in[3] => rcap2l_reg.DATAB
timer2_data_in[3] => rcap2h_reg.DATAB
timer2_data_in[3] => tl2_in.DATAB
timer2_data_in[3] => th2_in.DATAB
timer2_data_in[3] => t2con_reg[3].DATAIN
timer2_data_in[4] => rcap2l_reg.DATAB
timer2_data_in[4] => rcap2h_reg.DATAB
timer2_data_in[4] => tl2_in.DATAB
timer2_data_in[4] => th2_in.DATAB
timer2_data_in[4] => t2con_reg[4].DATAIN
timer2_data_in[5] => rcap2l_reg.DATAB
timer2_data_in[5] => rcap2h_reg.DATAB
timer2_data_in[5] => tl2_in.DATAB
timer2_data_in[5] => th2_in.DATAB
timer2_data_in[5] => t2con_reg[5].DATAIN
timer2_data_in[6] => t2con_reg.DATAB
timer2_data_in[6] => rcap2l_reg.DATAB
timer2_data_in[6] => rcap2h_reg.DATAB
timer2_data_in[6] => tl2_in.DATAB
timer2_data_in[6] => th2_in.DATAB
timer2_data_in[7] => t2con_reg.DATAB
timer2_data_in[7] => rcap2l_reg.DATAB
timer2_data_in[7] => rcap2h_reg.DATAB
timer2_data_in[7] => tl2_in.DATAB
timer2_data_in[7] => th2_in.DATAB
sfr_wr => always0.IN1
sfr_wr => always0.IN1
sfr_wr => always0.IN1
sfr_wr => tl2_wr.IN1
sfr_wr => th2_wr.IN1
cycle[0] => e_tl2.DATAB
cycle[0] => Equal5.IN1
cycle[0] => Equal6.IN0
cycle[0] => Equal7.IN0
cycle[0] => Equal8.IN0
cycle[1] => Equal5.IN0
cycle[1] => Equal6.IN1
cycle[1] => Equal7.IN1
cycle[1] => Equal8.IN1
t2m => e_tl2.OUTPUTSELECT
t2 => t2_l0.DATAIN
t2ex => t2ex_l0.DATAIN
t2_out <= t2_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_rclk <= t2con_reg[5].DB_MAX_OUTPUT_PORT_TYPE
out_tclk <= t2con_reg[4].DB_MAX_OUTPUT_PORT_TYPE
out_t2_ofl <= t2_ofl.DB_MAX_OUTPUT_PORT_TYPE
out_tf2 <= out_tf2.DB_MAX_OUTPUT_PORT_TYPE
out_exf2 <= out_exf2.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i1
q[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= current_state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= current_state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= current_state[7].DB_MAX_OUTPUT_PORT_TYPE
q_n[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
q_n[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
q_n[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
q_n[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
q_n[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
q_n[5] <= current_state[5].DB_MAX_OUTPUT_PORT_TYPE
q_n[6] <= current_state[6].DB_MAX_OUTPUT_PORT_TYPE
q_n[7] <= current_state[7].DB_MAX_OUTPUT_PORT_TYPE
ones_all <= ones_all.DB_MAX_OUTPUT_PORT_TYPE
ones_5lsb <= ones_5lsb.DB_MAX_OUTPUT_PORT_TYPE
clk => current_state[0].CLK
clk => current_state[1].CLK
clk => current_state[2].CLK
clk => current_state[3].CLK
clk => current_state[4].CLK
clk => current_state[5].CLK
clk => current_state[6].CLK
clk => current_state[7].CLK
rst_n => current_state[0].ACLR
rst_n => current_state[1].ACLR
rst_n => current_state[2].ACLR
rst_n => current_state[3].ACLR
rst_n => current_state[4].ACLR
rst_n => current_state[5].ACLR
rst_n => current_state[6].ACLR
rst_n => current_state[7].ACLR
ld_n => next_state[7].OUTPUTSELECT
ld_n => next_state[6].OUTPUTSELECT
ld_n => next_state[5].OUTPUTSELECT
ld_n => next_state[4].OUTPUTSELECT
ld_n => next_state[3].OUTPUTSELECT
ld_n => next_state[2].OUTPUTSELECT
ld_n => next_state[1].OUTPUTSELECT
ld_n => next_state[0].OUTPUTSELECT
data_in[0] => next_state[0].DATAB
data_in[1] => next_state[1].DATAB
data_in[2] => next_state[2].DATAB
data_in[3] => next_state[3].DATAB
data_in[4] => next_state[4].DATAB
data_in[5] => next_state[5].DATAB
data_in[6] => next_state[6].DATAB
data_in[7] => next_state[7].DATAB
cnt_en => ones_all.IN1
cnt_en => ones_5lsb.IN1
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT


|chiptop|DW8051_core:u0|DW8051_timer2:i_timer2|DW8051_timer_ctr:i2
q[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= current_state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= current_state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= current_state[7].DB_MAX_OUTPUT_PORT_TYPE
q_n[0] <= current_state[0].DB_MAX_OUTPUT_PORT_TYPE
q_n[1] <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
q_n[2] <= current_state[2].DB_MAX_OUTPUT_PORT_TYPE
q_n[3] <= current_state[3].DB_MAX_OUTPUT_PORT_TYPE
q_n[4] <= current_state[4].DB_MAX_OUTPUT_PORT_TYPE
q_n[5] <= current_state[5].DB_MAX_OUTPUT_PORT_TYPE
q_n[6] <= current_state[6].DB_MAX_OUTPUT_PORT_TYPE
q_n[7] <= current_state[7].DB_MAX_OUTPUT_PORT_TYPE
ones_all <= ones_all.DB_MAX_OUTPUT_PORT_TYPE
ones_5lsb <= ones_5lsb.DB_MAX_OUTPUT_PORT_TYPE
clk => current_state[0].CLK
clk => current_state[1].CLK
clk => current_state[2].CLK
clk => current_state[3].CLK
clk => current_state[4].CLK
clk => current_state[5].CLK
clk => current_state[6].CLK
clk => current_state[7].CLK
rst_n => current_state[0].ACLR
rst_n => current_state[1].ACLR
rst_n => current_state[2].ACLR
rst_n => current_state[3].ACLR
rst_n => current_state[4].ACLR
rst_n => current_state[5].ACLR
rst_n => current_state[6].ACLR
rst_n => current_state[7].ACLR
ld_n => next_state[7].OUTPUTSELECT
ld_n => next_state[6].OUTPUTSELECT
ld_n => next_state[5].OUTPUTSELECT
ld_n => next_state[4].OUTPUTSELECT
ld_n => next_state[3].OUTPUTSELECT
ld_n => next_state[2].OUTPUTSELECT
ld_n => next_state[1].OUTPUTSELECT
ld_n => next_state[0].OUTPUTSELECT
data_in[0] => next_state[0].DATAB
data_in[1] => next_state[1].DATAB
data_in[2] => next_state[2].DATAB
data_in[3] => next_state[3].DATAB
data_in[4] => next_state[4].DATAB
data_in[5] => next_state[5].DATAB
data_in[6] => next_state[6].DATAB
data_in[7] => next_state[7].DATAB
cnt_en => ones_all.IN1
cnt_en => ones_5lsb.IN1
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT
cnt_en => next_state.OUTPUTSELECT


|chiptop|DW8051_core:u0|DW8051_serial:i_serial1
clk => clk.IN4
rst_n => rst_n.IN4
sfr_addr[0] => Equal0.IN31
sfr_addr[0] => Equal1.IN3
sfr_addr[1] => Equal0.IN30
sfr_addr[1] => Equal1.IN7
sfr_addr[2] => Equal0.IN29
sfr_addr[2] => Equal1.IN6
sfr_addr[3] => Equal0.IN2
sfr_addr[3] => Equal1.IN2
sfr_addr[4] => Equal0.IN1
sfr_addr[4] => Equal1.IN1
sfr_addr[5] => Equal0.IN28
sfr_addr[5] => Equal1.IN5
sfr_addr[6] => Equal0.IN27
sfr_addr[6] => Equal1.IN4
sfr_addr[7] => Equal0.IN0
sfr_addr[7] => Equal1.IN0
serial_sfr_cs <= serial_sfr_cs.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[0] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[1] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[2] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[3] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[4] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[5] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[6] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[7] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_in[0] => tx_par_in_rev[9].IN1
serial_data_in[1] => tx_par_in_rev[8].IN1
serial_data_in[2] => tx_par_in_rev[7].IN1
serial_data_in[3] => tx_par_in_rev[6].IN1
serial_data_in[4] => tx_par_in_rev[5].IN1
serial_data_in[5] => tx_par_in_rev[4].IN1
serial_data_in[6] => tx_par_in_rev[3].IN1
serial_data_in[7] => tx_par_in_rev[2].IN1
sfr_wr => legal_sbuf_wr.IN1
sfr_wr => scon_wr.IN1
t1_ofl => t_clk_x16.DATAB
t1_ofl => store_t1_ofl.ENA
rclk => rx_t_clk_x16.OUTPUTSELECT
tclk => tx_t_clk_x16.OUTPUTSELECT
t2_ofl => rx_t_clk_x16.DATAB
t2_ofl => tx_t_clk_x16.DATAB
cycle[0] => t_clk_x16_m2.DATAB
cycle[0] => Equal2.IN1
cycle[0] => Equal3.IN1
cycle[0] => Equal7.IN1
cycle[1] => Equal2.IN0
cycle[1] => Equal3.IN0
cycle[1] => Equal7.IN0
smod => t_clk_x16.IN1
smod => t_clk_x16_m2.OUTPUTSELECT
smod => t_clk_x16_m2.IN1
ri <= scon_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ti <= scon_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rxd_out <= rxd_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxd_in => rxd_l0.DATAIN
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u0
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
s_in => d.DATAB
p_in[0] => d[0].DATAB
p_in[1] => d[1].DATAB
p_in[2] => d[2].DATAB
p_in[3] => d[3].DATAB
p_in[4] => d[4].DATAB
p_in[5] => d[5].DATAB
p_in[6] => d[6].DATAB
p_in[7] => d[7].DATAB
p_in[8] => d[8].DATAB
p_in[9] => d[9].DATAB
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
load_n => d[9].OUTPUTSELECT
load_n => d[8].OUTPUTSELECT
load_n => d[7].OUTPUTSELECT
load_n => d[6].OUTPUTSELECT
load_n => d[5].OUTPUTSELECT
load_n => d[4].OUTPUTSELECT
load_n => d[3].OUTPUTSELECT
load_n => d[2].OUTPUTSELECT
load_n => d[1].OUTPUTSELECT
load_n => d[0].OUTPUTSELECT
reset_n => q[0].ACLR
reset_n => q[1].ACLR
reset_n => q[2].ACLR
reset_n => q[3].ACLR
reset_n => q[4].ACLR
reset_n => q[5].ACLR
reset_n => q[6].ACLR
reset_n => q[7].ACLR
reset_n => q[8].ACLR
reset_n => q[9].ACLR
p_out[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
p_out[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
p_out[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
p_out[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
p_out[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
p_out[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
p_out[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
p_out[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
p_out[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
p_out[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_shftreg:u1
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
s_in => d.DATAB
p_in[0] => d[0].DATAB
p_in[1] => d[1].DATAB
p_in[2] => d[2].DATAB
p_in[3] => d[3].DATAB
p_in[4] => d[4].DATAB
p_in[5] => d[5].DATAB
p_in[6] => d[6].DATAB
p_in[7] => d[7].DATAB
p_in[8] => d[8].DATAB
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
load_n => d[8].OUTPUTSELECT
load_n => d[7].OUTPUTSELECT
load_n => d[6].OUTPUTSELECT
load_n => d[5].OUTPUTSELECT
load_n => d[4].OUTPUTSELECT
load_n => d[3].OUTPUTSELECT
load_n => d[2].OUTPUTSELECT
load_n => d[1].OUTPUTSELECT
load_n => d[0].OUTPUTSELECT
reset_n => q[0].ACLR
reset_n => q[1].ACLR
reset_n => q[2].ACLR
reset_n => q[3].ACLR
reset_n => q[4].ACLR
reset_n => q[5].ACLR
reset_n => q[6].ACLR
reset_n => q[7].ACLR
reset_n => q[8].ACLR
p_out[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
p_out[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
p_out[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
p_out[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
p_out[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
p_out[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
p_out[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
p_out[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
p_out[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u2
data[0] => next_state[0].DATAB
data[1] => next_state[1].DATAB
data[2] => next_state[2].DATAB
data[3] => next_state[3].DATAB
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => tercnt.IN1
up_dn => tercnt.IN1
load => next_state[3].OUTPUTSELECT
load => next_state[2].OUTPUTSELECT
load => next_state[1].OUTPUTSELECT
load => next_state[0].OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
clk => ctr_state[0].CLK
clk => ctr_state[1].CLK
clk => ctr_state[2].CLK
clk => ctr_state[3].CLK
reset => ctr_state[0].ACLR
reset => ctr_state[1].ACLR
reset => ctr_state[2].ACLR
reset => ctr_state[3].ACLR
count[0] <= ctr_state[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= ctr_state[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= ctr_state[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= ctr_state[3].DB_MAX_OUTPUT_PORT_TYPE
tercnt <= tercnt.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_serial:i_serial1|DW8051_updn_ctr:u3
data[0] => next_state[0].DATAB
data[1] => next_state[1].DATAB
data[2] => next_state[2].DATAB
data[3] => next_state[3].DATAB
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => tercnt.IN1
up_dn => tercnt.IN1
load => next_state[3].OUTPUTSELECT
load => next_state[2].OUTPUTSELECT
load => next_state[1].OUTPUTSELECT
load => next_state[0].OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
clk => ctr_state[0].CLK
clk => ctr_state[1].CLK
clk => ctr_state[2].CLK
clk => ctr_state[3].CLK
reset => ctr_state[0].ACLR
reset => ctr_state[1].ACLR
reset => ctr_state[2].ACLR
reset => ctr_state[3].ACLR
count[0] <= ctr_state[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= ctr_state[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= ctr_state[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= ctr_state[3].DB_MAX_OUTPUT_PORT_TYPE
tercnt <= tercnt.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_serial:i_serial2
clk => clk.IN4
rst_n => rst_n.IN4
sfr_addr[0] => Equal0.IN31
sfr_addr[0] => Equal1.IN2
sfr_addr[1] => Equal0.IN30
sfr_addr[1] => Equal1.IN7
sfr_addr[2] => Equal0.IN29
sfr_addr[2] => Equal1.IN6
sfr_addr[3] => Equal0.IN28
sfr_addr[3] => Equal1.IN5
sfr_addr[4] => Equal0.IN27
sfr_addr[4] => Equal1.IN4
sfr_addr[5] => Equal0.IN26
sfr_addr[5] => Equal1.IN3
sfr_addr[6] => Equal0.IN1
sfr_addr[6] => Equal1.IN1
sfr_addr[7] => Equal0.IN0
sfr_addr[7] => Equal1.IN0
serial_sfr_cs <= serial_sfr_cs.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[0] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[1] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[2] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[3] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[4] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[5] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[6] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out[7] <= serial_data_out.DB_MAX_OUTPUT_PORT_TYPE
serial_data_in[0] => tx_par_in_rev[9].IN1
serial_data_in[1] => tx_par_in_rev[8].IN1
serial_data_in[2] => tx_par_in_rev[7].IN1
serial_data_in[3] => tx_par_in_rev[6].IN1
serial_data_in[4] => tx_par_in_rev[5].IN1
serial_data_in[5] => tx_par_in_rev[4].IN1
serial_data_in[6] => tx_par_in_rev[3].IN1
serial_data_in[7] => tx_par_in_rev[2].IN1
sfr_wr => legal_sbuf_wr.IN1
sfr_wr => scon_wr.IN1
t1_ofl => t_clk_x16.DATAB
t1_ofl => store_t1_ofl.ENA
rclk => rx_t_clk_x16.OUTPUTSELECT
tclk => tx_t_clk_x16.OUTPUTSELECT
t2_ofl => rx_t_clk_x16.DATAB
t2_ofl => tx_t_clk_x16.DATAB
cycle[0] => t_clk_x16_m2.DATAB
cycle[0] => Equal2.IN1
cycle[0] => Equal3.IN1
cycle[0] => Equal7.IN1
cycle[1] => Equal2.IN0
cycle[1] => Equal3.IN0
cycle[1] => Equal7.IN0
smod => t_clk_x16.IN1
smod => t_clk_x16_m2.OUTPUTSELECT
smod => t_clk_x16_m2.IN1
ri <= scon_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ti <= scon_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rxd_out <= rxd_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxd_in => rxd_l0.DATAIN
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u0
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
s_in => d.DATAB
p_in[0] => d[0].DATAB
p_in[1] => d[1].DATAB
p_in[2] => d[2].DATAB
p_in[3] => d[3].DATAB
p_in[4] => d[4].DATAB
p_in[5] => d[5].DATAB
p_in[6] => d[6].DATAB
p_in[7] => d[7].DATAB
p_in[8] => d[8].DATAB
p_in[9] => d[9].DATAB
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
load_n => d[9].OUTPUTSELECT
load_n => d[8].OUTPUTSELECT
load_n => d[7].OUTPUTSELECT
load_n => d[6].OUTPUTSELECT
load_n => d[5].OUTPUTSELECT
load_n => d[4].OUTPUTSELECT
load_n => d[3].OUTPUTSELECT
load_n => d[2].OUTPUTSELECT
load_n => d[1].OUTPUTSELECT
load_n => d[0].OUTPUTSELECT
reset_n => q[0].ACLR
reset_n => q[1].ACLR
reset_n => q[2].ACLR
reset_n => q[3].ACLR
reset_n => q[4].ACLR
reset_n => q[5].ACLR
reset_n => q[6].ACLR
reset_n => q[7].ACLR
reset_n => q[8].ACLR
reset_n => q[9].ACLR
p_out[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
p_out[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
p_out[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
p_out[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
p_out[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
p_out[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
p_out[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
p_out[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
p_out[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
p_out[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_serial:i_serial2|DW8051_shftreg:u1
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
s_in => d.DATAB
p_in[0] => d[0].DATAB
p_in[1] => d[1].DATAB
p_in[2] => d[2].DATAB
p_in[3] => d[3].DATAB
p_in[4] => d[4].DATAB
p_in[5] => d[5].DATAB
p_in[6] => d[6].DATAB
p_in[7] => d[7].DATAB
p_in[8] => d[8].DATAB
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
shift_n => d.OUTPUTSELECT
load_n => d[8].OUTPUTSELECT
load_n => d[7].OUTPUTSELECT
load_n => d[6].OUTPUTSELECT
load_n => d[5].OUTPUTSELECT
load_n => d[4].OUTPUTSELECT
load_n => d[3].OUTPUTSELECT
load_n => d[2].OUTPUTSELECT
load_n => d[1].OUTPUTSELECT
load_n => d[0].OUTPUTSELECT
reset_n => q[0].ACLR
reset_n => q[1].ACLR
reset_n => q[2].ACLR
reset_n => q[3].ACLR
reset_n => q[4].ACLR
reset_n => q[5].ACLR
reset_n => q[6].ACLR
reset_n => q[7].ACLR
reset_n => q[8].ACLR
p_out[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
p_out[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
p_out[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
p_out[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
p_out[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
p_out[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
p_out[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
p_out[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
p_out[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u2
data[0] => next_state[0].DATAB
data[1] => next_state[1].DATAB
data[2] => next_state[2].DATAB
data[3] => next_state[3].DATAB
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => tercnt.IN1
up_dn => tercnt.IN1
load => next_state[3].OUTPUTSELECT
load => next_state[2].OUTPUTSELECT
load => next_state[1].OUTPUTSELECT
load => next_state[0].OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
clk => ctr_state[0].CLK
clk => ctr_state[1].CLK
clk => ctr_state[2].CLK
clk => ctr_state[3].CLK
reset => ctr_state[0].ACLR
reset => ctr_state[1].ACLR
reset => ctr_state[2].ACLR
reset => ctr_state[3].ACLR
count[0] <= ctr_state[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= ctr_state[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= ctr_state[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= ctr_state[3].DB_MAX_OUTPUT_PORT_TYPE
tercnt <= tercnt.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|DW8051_core:u0|DW8051_serial:i_serial2|DW8051_updn_ctr:u3
data[0] => next_state[0].DATAB
data[1] => next_state[1].DATAB
data[2] => next_state[2].DATAB
data[3] => next_state[3].DATAB
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => next_state.OUTPUTSELECT
up_dn => tercnt.IN1
up_dn => tercnt.IN1
load => next_state[3].OUTPUTSELECT
load => next_state[2].OUTPUTSELECT
load => next_state[1].OUTPUTSELECT
load => next_state[0].OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
cen => next_state.OUTPUTSELECT
clk => ctr_state[0].CLK
clk => ctr_state[1].CLK
clk => ctr_state[2].CLK
clk => ctr_state[3].CLK
reset => ctr_state[0].ACLR
reset => ctr_state[1].ACLR
reset => ctr_state[2].ACLR
reset => ctr_state[3].ACLR
count[0] <= ctr_state[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= ctr_state[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= ctr_state[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= ctr_state[3].DB_MAX_OUTPUT_PORT_TYPE
tercnt <= tercnt.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|ram:u3_int_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|chiptop|ram:u3_int_mem|altsyncram:altsyncram_component
wren_a => altsyncram_75g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_75g1:auto_generated.data_a[0]
data_a[1] => altsyncram_75g1:auto_generated.data_a[1]
data_a[2] => altsyncram_75g1:auto_generated.data_a[2]
data_a[3] => altsyncram_75g1:auto_generated.data_a[3]
data_a[4] => altsyncram_75g1:auto_generated.data_a[4]
data_a[5] => altsyncram_75g1:auto_generated.data_a[5]
data_a[6] => altsyncram_75g1:auto_generated.data_a[6]
data_a[7] => altsyncram_75g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_75g1:auto_generated.address_a[0]
address_a[1] => altsyncram_75g1:auto_generated.address_a[1]
address_a[2] => altsyncram_75g1:auto_generated.address_a[2]
address_a[3] => altsyncram_75g1:auto_generated.address_a[3]
address_a[4] => altsyncram_75g1:auto_generated.address_a[4]
address_a[5] => altsyncram_75g1:auto_generated.address_a[5]
address_a[6] => altsyncram_75g1:auto_generated.address_a[6]
address_a[7] => altsyncram_75g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_75g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_75g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_75g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_75g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_75g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_75g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_75g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_75g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_75g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|chiptop|ram:u3_int_mem|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|chiptop|rom:u4_rom_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|chiptop|rom:u4_rom_mem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t7b1:auto_generated.address_a[0]
address_a[1] => altsyncram_t7b1:auto_generated.address_a[1]
address_a[2] => altsyncram_t7b1:auto_generated.address_a[2]
address_a[3] => altsyncram_t7b1:auto_generated.address_a[3]
address_a[4] => altsyncram_t7b1:auto_generated.address_a[4]
address_a[5] => altsyncram_t7b1:auto_generated.address_a[5]
address_a[6] => altsyncram_t7b1:auto_generated.address_a[6]
address_a[7] => altsyncram_t7b1:auto_generated.address_a[7]
address_a[8] => altsyncram_t7b1:auto_generated.address_a[8]
address_a[9] => altsyncram_t7b1:auto_generated.address_a[9]
address_a[10] => altsyncram_t7b1:auto_generated.address_a[10]
address_a[11] => altsyncram_t7b1:auto_generated.address_a[11]
address_a[12] => altsyncram_t7b1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t7b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_t7b1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t7b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t7b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t7b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t7b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t7b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t7b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t7b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t7b1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|chiptop|rom:u4_rom_mem|altsyncram:altsyncram_component|altsyncram_t7b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|chiptop|sfr_mem_IR:u1_sfr_mem
clk => clk.IN1
addr[0] => Equal0.IN7
addr[0] => Equal1.IN5
addr[0] => Equal6.IN5
addr[0] => Equal7.IN3
addr[0] => Equal8.IN4
addr[1] => Equal0.IN6
addr[1] => Equal1.IN7
addr[1] => Equal6.IN4
addr[1] => Equal7.IN7
addr[1] => Equal8.IN3
addr[2] => Equal0.IN4
addr[2] => Equal1.IN4
addr[2] => Equal6.IN7
addr[2] => Equal7.IN6
addr[2] => Equal8.IN7
addr[3] => Equal0.IN3
addr[3] => Equal1.IN3
addr[3] => Equal6.IN3
addr[3] => Equal7.IN5
addr[3] => Equal8.IN6
addr[4] => Equal0.IN2
addr[4] => Equal1.IN2
addr[4] => Equal6.IN2
addr[4] => Equal7.IN2
addr[4] => Equal8.IN2
addr[5] => Equal0.IN5
addr[5] => Equal1.IN6
addr[5] => Equal6.IN6
addr[5] => Equal7.IN4
addr[5] => Equal8.IN5
addr[6] => Equal0.IN1
addr[6] => Equal1.IN1
addr[6] => Equal6.IN1
addr[6] => Equal7.IN1
addr[6] => Equal8.IN1
addr[7] => Equal0.IN0
addr[7] => Equal1.IN0
addr[7] => Equal6.IN0
addr[7] => Equal7.IN0
addr[7] => Equal8.IN0
D_IN[0] => LCD_DATA.DATAB
D_IN[0] => state_0xDC[0].DATAIN
D_IN[0] => state_0xD1[0].DATAIN
D_IN[1] => LCD_DATA.DATAB
D_IN[1] => state_0xDC[1].DATAIN
D_IN[1] => state_0xD1[1].DATAIN
D_IN[2] => LCD_DATA.DATAB
D_IN[2] => state_0xDC[2].DATAIN
D_IN[3] => LCD_DATA.DATAB
D_IN[3] => state_0xDC[3].DATAIN
D_IN[4] => LCD_DATA.DATAB
D_IN[4] => state_0xDC[4].DATAIN
D_IN[4] => state_0xD1[4].DATAIN
D_IN[5] => LCD_DATA.DATAB
D_IN[5] => state_0xDC[5].DATAIN
D_IN[5] => state_0xD1[5].DATAIN
D_IN[6] => LCD_DATA.DATAB
D_IN[6] => state_0xDC[6].DATAIN
D_IN[7] => LCD_DATA.DATAB
D_IN[7] => state_0xDC[7].DATAIN
D_OUT[0] <= D_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= D_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= D_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= D_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= D_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= D_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= D_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= D_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sfr_wr => always0.IN1
sfr_wr => always1.IN1
sfr_wr => always1.IN1
sfr_rd => always0.IN1
sfr_rd => always0.IN1
KEY[0] => KEY[0].IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
ir_read => ir_read.IN1
LCD_BLON <= LCD_BLON~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[0] <= LCD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= LCD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= LCD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= LCD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= LCD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= LCD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= LCD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= LCD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_ON <= LCD_ON~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>


|chiptop|sfr_mem_IR:u1_sfr_mem|lab3:u1
clk => clk.IN3
reset => reset.IN3
ir_read => ir_read.IN2
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_complete <= rx_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|sfr_mem_IR:u1_sfr_mem|lab3:u1|neg_edge_detect:u1
clk => data_in_d2.CLK
clk => data_in_d1.CLK
rst_n => data_in_d2.ACLR
rst_n => data_in_d1.ACLR
data_in => data_in_d1.DATAIN
neg_edge <= neg_edge.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|sfr_mem_IR:u1_sfr_mem|lab3:u1|neg_edge_detect:u2
clk => data_in_d2.CLK
clk => data_in_d1.CLK
rst_n => data_in_d2.ACLR
rst_n => data_in_d1.ACLR
data_in => data_in_d1.DATAIN
neg_edge <= neg_edge.DB_MAX_OUTPUT_PORT_TYPE


|chiptop|sfr_mem_IR:u1_sfr_mem|lab3:u1|pos_edge_detect:u3
clk => data_in_d2.CLK
clk => data_in_d1.CLK
rst_n => data_in_d2.ACLR
rst_n => data_in_d1.ACLR
data_in => data_in_d1.DATAIN
pos_edge <= pos_edge.DB_MAX_OUTPUT_PORT_TYPE


