{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 13 23:40:26 2015 " "Info: Processing started: Sun Sep 13 23:40:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tb_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-ALUTest " "Info: Found design unit 1: tb_ALU-ALUTest" {  } { { "tb_ALU.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/tb_ALU.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Info: Found entity 1: tb_ALU" {  } { { "tb_ALU.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/tb_ALU.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_1-rtl " "Info: Found design unit 1: add_1-rtl" {  } { { "add_1.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/add_1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_1 " "Info: Found entity 1: add_1" {  } { { "add_1.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/add_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_add_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tb_add_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_add_1-testadd_1 " "Info: Found design unit 1: tb_add_1-testadd_1" {  } { { "tb_add_1.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/tb_add_1.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tb_add_1 " "Info: Found entity 1: tb_add_1" {  } { { "tb_add_1.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/tb_add_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Warning: Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/mux.vhd" 1 -1 0 } }  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavioural " "Info: Found design unit 1: mux-behavioural" {  } { { "mux.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/mux.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux-dataflow " "Info: Found design unit 2: mux-dataflow" {  } { { "mux.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/mux.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/mux.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tb_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_mux-testMux " "Info: Found design unit 1: test_mux-testMux" {  } { { "tb_mux.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/tb_mux.vhd" 3 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_mux " "Info: Found entity 1: test_mux" {  } { { "tb_mux.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/tb_mux.vhd" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addSub-structural " "Info: Found design unit 1: addSub-structural" {  } { { "addsub.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/addsub.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Info: Found entity 1: addSub" {  } { { "addsub.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/addsub.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_addsub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tb_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-tb_addSub " "Info: Found design unit 1: test-tb_addSub" {  } { { "tb_addsub.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/tb_addsub.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "tb_addsub.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/tb_addsub.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Info: Found design unit 1: alu-structural" {  } { { "alu.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/alu.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/alu.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Info: Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub alu.vhd(52) " "Warning (10492): VHDL Process Statement warning at alu.vhd(52): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/alu.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add alu.vhd(56) " "Warning (10492): VHDL Process Statement warning at alu.vhd(56): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/il2206/Documents/workspace/VHDL/lab1/alu.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub addSub:T1 " "Info: Elaborating entity \"addSub\" for hierarchy \"addSub:T1\"" {  } { { "alu.vhd" "T1" { Text "/home/il2206/Documents/workspace/VHDL/lab1/alu.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_1 addSub:T1\|add_1:\\G0:7:U0 " "Info: Elaborating entity \"add_1\" for hierarchy \"addSub:T1\|add_1:\\G0:7:U0\"" {  } { { "addsub.vhd" "\\G0:7:U0" { Text "/home/il2206/Documents/workspace/VHDL/lab1/addsub.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Info: Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Info: Implemented 40 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 13 23:40:30 2015 " "Info: Processing ended: Sun Sep 13 23:40:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
