// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv3x3b_HH_
#define _conv3x3b_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct conv3x3b : public sc_module {
    // Port declarations 36
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_out< sc_lv<10> > line_buffer_m_V_address0;
    sc_out< sc_logic > line_buffer_m_V_ce0;
    sc_in< sc_lv<2> > line_buffer_m_V_q0;
    sc_out< sc_lv<10> > line_buffer_m_V_address1;
    sc_out< sc_logic > line_buffer_m_V_ce1;
    sc_in< sc_lv<2> > line_buffer_m_V_q1;
    sc_in< sc_lv<1> > line_buffer_m_V_offset;
    sc_in< sc_lv<1> > conv_params_m_0_0_s;
    sc_in< sc_lv<1> > conv_params_m_0_0_10;
    sc_in< sc_lv<1> > conv_params_m_0_1_s;
    sc_in< sc_lv<1> > conv_params_m_0_1_10;
    sc_in< sc_lv<1> > conv_params_m_0_2_s;
    sc_in< sc_lv<1> > conv_params_m_0_2_10;
    sc_in< sc_lv<1> > conv_params_m_1_0_s;
    sc_in< sc_lv<1> > conv_params_m_1_0_10;
    sc_in< sc_lv<1> > conv_params_m_1_1_s;
    sc_in< sc_lv<1> > conv_params_m_1_1_10;
    sc_in< sc_lv<1> > conv_params_m_1_2_s;
    sc_in< sc_lv<1> > conv_params_m_1_2_10;
    sc_in< sc_lv<1> > conv_params_m_2_0_s;
    sc_in< sc_lv<1> > conv_params_m_2_0_10;
    sc_in< sc_lv<1> > conv_params_m_2_1_s;
    sc_in< sc_lv<1> > conv_params_m_2_1_10;
    sc_in< sc_lv<1> > conv_params_m_2_2_s;
    sc_in< sc_lv<1> > conv_params_m_2_2_10;
    sc_in< sc_lv<1> > conv_params_m_V_offset;
    sc_in< sc_lv<4> > bank_V;
    sc_in< sc_lv<4> > cc_V;
    sc_out< sc_lv<5> > ap_return;


    // Module declarations
    conv3x3b(sc_module_name name);
    SC_HAS_PROCESS(conv3x3b);

    ~conv3x3b();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<4> > cc_V_read_reg_941;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<11> > sub_ln79_fu_343_p2;
    sc_signal< sc_lv<11> > sub_ln79_reg_946;
    sc_signal< sc_lv<11> > zext_ln79_3_fu_349_p1;
    sc_signal< sc_lv<11> > zext_ln79_3_reg_953;
    sc_signal< sc_lv<11> > zext_ln79_7_fu_370_p1;
    sc_signal< sc_lv<11> > zext_ln79_7_reg_964;
    sc_signal< sc_lv<1> > conv_params_m_V_offs_reg_975;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<11> > add_ln79_1_fu_385_p2;
    sc_signal< sc_lv<11> > add_ln79_1_reg_986;
    sc_signal< sc_lv<11> > zext_ln79_11_fu_497_p1;
    sc_signal< sc_lv<11> > zext_ln79_11_reg_997;
    sc_signal< sc_lv<3> > add_ln700_fu_511_p2;
    sc_signal< sc_lv<3> > add_ln700_reg_1008;
    sc_signal< sc_lv<11> > add_ln79_5_fu_522_p2;
    sc_signal< sc_lv<11> > add_ln79_5_reg_1013;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<11> > add_ln79_8_fu_536_p2;
    sc_signal< sc_lv<11> > add_ln79_8_reg_1023;
    sc_signal< sc_lv<11> > add_ln79_11_fu_550_p2;
    sc_signal< sc_lv<11> > add_ln79_11_reg_1033;
    sc_signal< sc_lv<4> > add_ln700_4_fu_658_p2;
    sc_signal< sc_lv<4> > add_ln700_4_reg_1038;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<3> > add_ln700_5_fu_762_p2;
    sc_signal< sc_lv<3> > add_ln700_5_reg_1053;
    sc_signal< sc_lv<1> > conv_params_m_0_0_11_reg_1058;
    sc_signal< sc_lv<1> > conv_params_m_0_0_12_reg_1063;
    sc_signal< sc_lv<2> > tmp_109_fu_803_p4;
    sc_signal< sc_lv<2> > tmp_109_reg_1073;
    sc_signal< sc_lv<2> > tmp_111_fu_844_p4;
    sc_signal< sc_lv<2> > tmp_111_reg_1078;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_0_0_s;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_0_0_10;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_0_1_s;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_0_1_10;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_0_2_s;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_0_2_10;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_1_0_s;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_1_0_10;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_1_1_s;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_1_1_10;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_1_2_s;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_1_2_10;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_2_0_s;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_2_0_10;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_2_1_s;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_2_1_10;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_2_2_s;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_2_2_10;
    sc_signal< sc_lv<1> > ap_port_reg_conv_params_m_V_offset;
    sc_signal< sc_lv<64> > zext_ln79_4_fu_359_p1;
    sc_signal< sc_lv<64> > zext_ln79_8_fu_380_p1;
    sc_signal< sc_lv<64> > zext_ln79_5_fu_395_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln79_12_fu_506_p1;
    sc_signal< sc_lv<64> > zext_ln79_9_fu_531_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln79_13_fu_545_p1;
    sc_signal< sc_lv<64> > zext_ln79_6_fu_664_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln79_10_fu_668_p1;
    sc_signal< sc_lv<64> > zext_ln79_14_fu_768_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<4> > tmp_fu_297_p3;
    sc_signal< sc_lv<5> > zext_ln79_fu_309_p1;
    sc_signal< sc_lv<5> > zext_ln79_cast_fu_305_p1;
    sc_signal< sc_lv<5> > add_ln79_fu_313_p2;
    sc_signal< sc_lv<10> > tmp_94_fu_319_p3;
    sc_signal< sc_lv<6> > tmp_95_fu_331_p3;
    sc_signal< sc_lv<11> > zext_ln79_1_fu_327_p1;
    sc_signal< sc_lv<11> > zext_ln79_2_fu_339_p1;
    sc_signal< sc_lv<11> > add_ln79_3_fu_353_p2;
    sc_signal< sc_lv<4> > add_ln1353_fu_364_p2;
    sc_signal< sc_lv<11> > add_ln79_6_fu_374_p2;
    sc_signal< sc_lv<11> > add_ln79_4_fu_390_p2;
    sc_signal< sc_lv<1> > trunc_ln215_fu_400_p1;
    sc_signal< sc_lv<1> > select_ln215_fu_404_p3;
    sc_signal< sc_lv<1> > and_ln1355_fu_412_p2;
    sc_signal< sc_lv<1> > tmp_96_fu_418_p3;
    sc_signal< sc_lv<1> > xor_ln841_fu_426_p2;
    sc_signal< sc_lv<2> > tmp_97_fu_432_p4;
    sc_signal< sc_lv<1> > trunc_ln215_1_fu_446_p1;
    sc_signal< sc_lv<1> > select_ln215_1_fu_450_p3;
    sc_signal< sc_lv<1> > and_ln1355_1_fu_458_p2;
    sc_signal< sc_lv<1> > tmp_98_fu_464_p3;
    sc_signal< sc_lv<1> > xor_ln841_1_fu_472_p2;
    sc_signal< sc_lv<2> > tmp_99_fu_478_p4;
    sc_signal< sc_lv<4> > add_ln1353_14_fu_492_p2;
    sc_signal< sc_lv<11> > add_ln79_9_fu_501_p2;
    sc_signal< sc_lv<3> > sext_ln1353_fu_442_p1;
    sc_signal< sc_lv<3> > sext_ln1353_1_fu_488_p1;
    sc_signal< sc_lv<11> > add_ln79_2_fu_517_p2;
    sc_signal< sc_lv<11> > add_ln79_7_fu_527_p2;
    sc_signal< sc_lv<11> > add_ln79_10_fu_541_p2;
    sc_signal< sc_lv<1> > trunc_ln215_2_fu_555_p1;
    sc_signal< sc_lv<1> > select_ln215_2_fu_559_p3;
    sc_signal< sc_lv<1> > and_ln1355_2_fu_566_p2;
    sc_signal< sc_lv<1> > tmp_100_fu_572_p3;
    sc_signal< sc_lv<1> > xor_ln841_2_fu_580_p2;
    sc_signal< sc_lv<2> > tmp_101_fu_586_p4;
    sc_signal< sc_lv<1> > trunc_ln215_3_fu_600_p1;
    sc_signal< sc_lv<1> > select_ln215_3_fu_604_p3;
    sc_signal< sc_lv<1> > and_ln1355_3_fu_611_p2;
    sc_signal< sc_lv<1> > tmp_102_fu_617_p3;
    sc_signal< sc_lv<1> > xor_ln841_3_fu_625_p2;
    sc_signal< sc_lv<2> > tmp_103_fu_631_p4;
    sc_signal< sc_lv<3> > sext_ln79_fu_596_p1;
    sc_signal< sc_lv<3> > sext_ln79_1_fu_641_p1;
    sc_signal< sc_lv<3> > add_ln700_3_fu_648_p2;
    sc_signal< sc_lv<4> > sext_ln700_2_fu_654_p1;
    sc_signal< sc_lv<4> > sext_ln700_1_fu_645_p1;
    sc_signal< sc_lv<1> > trunc_ln215_4_fu_672_p1;
    sc_signal< sc_lv<1> > select_ln215_4_fu_676_p3;
    sc_signal< sc_lv<1> > and_ln1355_4_fu_683_p2;
    sc_signal< sc_lv<1> > tmp_104_fu_689_p3;
    sc_signal< sc_lv<1> > xor_ln841_4_fu_697_p2;
    sc_signal< sc_lv<2> > tmp_105_fu_703_p4;
    sc_signal< sc_lv<1> > trunc_ln215_5_fu_717_p1;
    sc_signal< sc_lv<1> > select_ln215_5_fu_721_p3;
    sc_signal< sc_lv<1> > and_ln1355_5_fu_728_p2;
    sc_signal< sc_lv<1> > tmp_106_fu_734_p3;
    sc_signal< sc_lv<1> > xor_ln841_5_fu_742_p2;
    sc_signal< sc_lv<2> > tmp_107_fu_748_p4;
    sc_signal< sc_lv<3> > sext_ln79_2_fu_713_p1;
    sc_signal< sc_lv<3> > sext_ln79_3_fu_758_p1;
    sc_signal< sc_lv<1> > trunc_ln215_6_fu_772_p1;
    sc_signal< sc_lv<1> > select_ln215_6_fu_776_p3;
    sc_signal< sc_lv<1> > and_ln1355_6_fu_783_p2;
    sc_signal< sc_lv<1> > tmp_108_fu_789_p3;
    sc_signal< sc_lv<1> > xor_ln841_6_fu_797_p2;
    sc_signal< sc_lv<1> > trunc_ln215_7_fu_813_p1;
    sc_signal< sc_lv<1> > select_ln215_7_fu_817_p3;
    sc_signal< sc_lv<1> > and_ln1355_7_fu_824_p2;
    sc_signal< sc_lv<1> > tmp_110_fu_830_p3;
    sc_signal< sc_lv<1> > xor_ln841_7_fu_838_p2;
    sc_signal< sc_lv<1> > trunc_ln215_8_fu_860_p1;
    sc_signal< sc_lv<1> > select_ln215_8_fu_864_p3;
    sc_signal< sc_lv<1> > and_ln1355_8_fu_869_p2;
    sc_signal< sc_lv<1> > tmp_112_fu_875_p3;
    sc_signal< sc_lv<1> > xor_ln841_8_fu_883_p2;
    sc_signal< sc_lv<2> > tmp_113_fu_889_p4;
    sc_signal< sc_lv<3> > sext_ln79_5_fu_857_p1;
    sc_signal< sc_lv<3> > sext_ln700_fu_899_p1;
    sc_signal< sc_lv<3> > add_ln700_6_fu_909_p2;
    sc_signal< sc_lv<4> > sext_ln700_5_fu_915_p1;
    sc_signal< sc_lv<4> > sext_ln79_4_fu_854_p1;
    sc_signal< sc_lv<4> > add_ln700_7_fu_919_p2;
    sc_signal< sc_lv<5> > sext_ln700_6_fu_925_p1;
    sc_signal< sc_lv<5> > sext_ln700_4_fu_906_p1;
    sc_signal< sc_lv<5> > add_ln700_8_fu_929_p2;
    sc_signal< sc_lv<5> > sext_ln700_3_fu_903_p1;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0_1to1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage2;
    static const sc_lv<5> ap_ST_fsm_pp0_stage3;
    static const sc_lv<5> ap_ST_fsm_pp0_stage4;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<11> ap_const_lv11_A;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<11> ap_const_lv11_14;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1353_14_fu_492_p2();
    void thread_add_ln1353_fu_364_p2();
    void thread_add_ln700_3_fu_648_p2();
    void thread_add_ln700_4_fu_658_p2();
    void thread_add_ln700_5_fu_762_p2();
    void thread_add_ln700_6_fu_909_p2();
    void thread_add_ln700_7_fu_919_p2();
    void thread_add_ln700_8_fu_929_p2();
    void thread_add_ln700_fu_511_p2();
    void thread_add_ln79_10_fu_541_p2();
    void thread_add_ln79_11_fu_550_p2();
    void thread_add_ln79_1_fu_385_p2();
    void thread_add_ln79_2_fu_517_p2();
    void thread_add_ln79_3_fu_353_p2();
    void thread_add_ln79_4_fu_390_p2();
    void thread_add_ln79_5_fu_522_p2();
    void thread_add_ln79_6_fu_374_p2();
    void thread_add_ln79_7_fu_527_p2();
    void thread_add_ln79_8_fu_536_p2();
    void thread_add_ln79_9_fu_501_p2();
    void thread_add_ln79_fu_313_p2();
    void thread_and_ln1355_1_fu_458_p2();
    void thread_and_ln1355_2_fu_566_p2();
    void thread_and_ln1355_3_fu_611_p2();
    void thread_and_ln1355_4_fu_683_p2();
    void thread_and_ln1355_5_fu_728_p2();
    void thread_and_ln1355_6_fu_783_p2();
    void thread_and_ln1355_7_fu_824_p2();
    void thread_and_ln1355_8_fu_869_p2();
    void thread_and_ln1355_fu_412_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_idle_pp0_1to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_line_buffer_m_V_address0();
    void thread_line_buffer_m_V_address1();
    void thread_line_buffer_m_V_ce0();
    void thread_line_buffer_m_V_ce1();
    void thread_select_ln215_1_fu_450_p3();
    void thread_select_ln215_2_fu_559_p3();
    void thread_select_ln215_3_fu_604_p3();
    void thread_select_ln215_4_fu_676_p3();
    void thread_select_ln215_5_fu_721_p3();
    void thread_select_ln215_6_fu_776_p3();
    void thread_select_ln215_7_fu_817_p3();
    void thread_select_ln215_8_fu_864_p3();
    void thread_select_ln215_fu_404_p3();
    void thread_sext_ln1353_1_fu_488_p1();
    void thread_sext_ln1353_fu_442_p1();
    void thread_sext_ln700_1_fu_645_p1();
    void thread_sext_ln700_2_fu_654_p1();
    void thread_sext_ln700_3_fu_903_p1();
    void thread_sext_ln700_4_fu_906_p1();
    void thread_sext_ln700_5_fu_915_p1();
    void thread_sext_ln700_6_fu_925_p1();
    void thread_sext_ln700_fu_899_p1();
    void thread_sext_ln79_1_fu_641_p1();
    void thread_sext_ln79_2_fu_713_p1();
    void thread_sext_ln79_3_fu_758_p1();
    void thread_sext_ln79_4_fu_854_p1();
    void thread_sext_ln79_5_fu_857_p1();
    void thread_sext_ln79_fu_596_p1();
    void thread_sub_ln79_fu_343_p2();
    void thread_tmp_100_fu_572_p3();
    void thread_tmp_101_fu_586_p4();
    void thread_tmp_102_fu_617_p3();
    void thread_tmp_103_fu_631_p4();
    void thread_tmp_104_fu_689_p3();
    void thread_tmp_105_fu_703_p4();
    void thread_tmp_106_fu_734_p3();
    void thread_tmp_107_fu_748_p4();
    void thread_tmp_108_fu_789_p3();
    void thread_tmp_109_fu_803_p4();
    void thread_tmp_110_fu_830_p3();
    void thread_tmp_111_fu_844_p4();
    void thread_tmp_112_fu_875_p3();
    void thread_tmp_113_fu_889_p4();
    void thread_tmp_94_fu_319_p3();
    void thread_tmp_95_fu_331_p3();
    void thread_tmp_96_fu_418_p3();
    void thread_tmp_97_fu_432_p4();
    void thread_tmp_98_fu_464_p3();
    void thread_tmp_99_fu_478_p4();
    void thread_tmp_fu_297_p3();
    void thread_trunc_ln215_1_fu_446_p1();
    void thread_trunc_ln215_2_fu_555_p1();
    void thread_trunc_ln215_3_fu_600_p1();
    void thread_trunc_ln215_4_fu_672_p1();
    void thread_trunc_ln215_5_fu_717_p1();
    void thread_trunc_ln215_6_fu_772_p1();
    void thread_trunc_ln215_7_fu_813_p1();
    void thread_trunc_ln215_8_fu_860_p1();
    void thread_trunc_ln215_fu_400_p1();
    void thread_xor_ln841_1_fu_472_p2();
    void thread_xor_ln841_2_fu_580_p2();
    void thread_xor_ln841_3_fu_625_p2();
    void thread_xor_ln841_4_fu_697_p2();
    void thread_xor_ln841_5_fu_742_p2();
    void thread_xor_ln841_6_fu_797_p2();
    void thread_xor_ln841_7_fu_838_p2();
    void thread_xor_ln841_8_fu_883_p2();
    void thread_xor_ln841_fu_426_p2();
    void thread_zext_ln79_10_fu_668_p1();
    void thread_zext_ln79_11_fu_497_p1();
    void thread_zext_ln79_12_fu_506_p1();
    void thread_zext_ln79_13_fu_545_p1();
    void thread_zext_ln79_14_fu_768_p1();
    void thread_zext_ln79_1_fu_327_p1();
    void thread_zext_ln79_2_fu_339_p1();
    void thread_zext_ln79_3_fu_349_p1();
    void thread_zext_ln79_4_fu_359_p1();
    void thread_zext_ln79_5_fu_395_p1();
    void thread_zext_ln79_6_fu_664_p1();
    void thread_zext_ln79_7_fu_370_p1();
    void thread_zext_ln79_8_fu_380_p1();
    void thread_zext_ln79_9_fu_531_p1();
    void thread_zext_ln79_cast_fu_305_p1();
    void thread_zext_ln79_fu_309_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
