head	1.3;
access;
symbols
	OMAP4-0_60:1.3
	OMAP4-0_59-1_52_2_3:1.3
	OMAP4-0_59:1.3
	OMAP4-0_58:1.3
	OMAP4-0_57:1.3
	OMAP4-0_56:1.3
	OMAP4-0_55:1.3
	OMAP4-0_54-1_52_2_2:1.3
	OMAP4-0_54:1.3
	OMAP4-0_53:1.3
	OMAP4-0_52-1_52_2_1:1.3
	SMP:1.3.0.2
	SMP_bp:1.3
	OMAP4-0_52:1.3
	OMAP4-0_51:1.3
	OMAP4-0_50:1.3
	OMAP4-0_49:1.3
	OMAP4-0_48:1.3
	OMAP4-0_47:1.3
	OMAP4-0_46:1.3
	OMAP4-0_45:1.2
	OMAP4-0_44:1.2
	OMAP4-0_43:1.2
	OMAP4-0_42:1.2
	OMAP4-0_41:1.1;
locks; strict;
comment	@# @;


1.3
date	2015.08.14.22.15.35;	author jlee;	state Exp;
branches;
next	1.2;
commitid	cyCuyL8v262tQhxy;

1.2
date	2015.01.17.14.24.00;	author jlee;	state Exp;
branches;
next	1.1;
commitid	2zKob2Sl1vecXn6y;

1.1
date	2015.01.11.23.15.07;	author jlee;	state Exp;
branches;
next	;
commitid	vaUEn7syNuKk5F5y;


desc
@@


1.3
log
@Add additional memory barriers
Detail:
  s/SDMA - Add extra memory barriers to DMA code, ready for when the default NCB memory cache policy is changed from Device to Normal, non-cacheable (increased risk of out-of-order accesses)
  s/PL310 - Add DMB ST implementation that also deals with PL310 synchronisation
Admin:
  Tested on PandaBoard


Version 0.46. Tagged as 'OMAP4-0_46'
@
text
@; Copyright 2015 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
        GET     Hdr:ListOpts
        GET     Hdr:Macros
        GET     Hdr:System
        $GetIO
        GET     Hdr:OSEntries
        GET     Hdr:HALEntries
        GET     Hdr:HALDevice
        GET     Hdr:PL310

        GET     hdr.omap4430
        GET     hdr.StaticWS
        GET     hdr.omap4_reg

        EXPORT  PL310_InitDevice
        EXPORT  dmb_st

        IMPORT  memcpy

; Basic PL310 HAL device

        AREA    |Asm$$Code|, CODE, READONLY, PIC

        MACRO
        PL310Sync $regs, $temp
        ; Errata 753970 requires us to write to a different location when
        ; performing a sync operation for r3p0
        LDR     $temp, [$regs, #PL310_REG0_CACHE_ID]
        AND     $temp, $temp, #&3f
        TEQ     $temp, #PL310_R3P0
        MOV     $temp, #0
        STREQ   $temp, [$regs, #PL310_REG7_CACHE_SYNC_753970]
        STRNE   $temp, [$regs, #PL310_REG7_CACHE_SYNC]
10
        LDR     $temp, [$regs, #PL310_REG7_CACHE_SYNC]
        TST     $temp, #1
        BNE     %BT10
        MEND

PL310_InitDevice ROUT
        Push    "lr"

        ADRL    a1, PL310Device
        ADR     a2, PL310Template
        MOV     a3, #HALDeviceSize
        BL      memcpy

        LDR     a2, L4_Per_Log
        LDR     a3, =MPU_PL310-L4_Per
        ADD     a2, a2, a3
        STR     a2, [a1, #HALDevice_Address]

        ; Register the device
        MOV     a2, a1
        MOV     a1, #0
        CallOS  OS_AddDevice

        ; Leave the OS to decide when to enable it - it will need to be ready
        ; to start performing maintenance ops

        Pull    "pc"

PL310Template
        DCW     HALDeviceType_SysPeri + HALDeviceSysPeri_CacheC
        DCW     HALDeviceID_CacheC_PL310
        DCD     HALDeviceBus_Sys + HALDeviceSysBus_AXI
        DCD     0                       ; API version
        DCD     PL310Desc
        DCD     0                       ; Address - Filled in at runtime
        %       12                      ; Reserved
        DCD     PL310Activate
        DCD     PL310Deactivate
        DCD     PL310Reset
        DCD     PL310Sleep
        DCD     OMAP44XX_IRQ_L2_CACHE
        DCD     0
        %       8
        ASSERT  (.-PL310Template) = HALDeviceSize
          
PL310Desc
        DCB     "PL310 L2 cache controller", 0
        ALIGN

PL310Activate
        Push    "v1-v5, sb, v7-v8, lr"
        ; The PL310 L2CC control registers aren't writable from non secure
        ; modes, so call the OMAP4 HLOS support function (see TRM 27.5.1) to
        ; get it enabled
        LDR     ip, =0x102      ; write control register
        MOV     a1, #1          ; L2 cache enable
        DSB     SY
        SMC     #0
        MOV     a1, #1
        Pull    "v1-v5, sb, v7-v8, pc"

PL310Deactivate
PL310Reset
        Push    "v1-v5, sb, v7-v8, lr"
        ; Clean cache before disabling it
        LDR     a2, [a1, #HALDevice_Address]
        LDR     a1, [a2, #PL310_REG1_AUX_CONTROL]
        TST     a1, #1<<16
        MOV     a1, #&FF
        ORRNE   a1, a1, #&FF00          ; Mask of all ways
        STR     a1, [a2, #PL310_REG7_CLEAN_WAY]
10
        LDR     a1, [a2, #PL310_REG7_CLEAN_WAY]
        TEQ     a1, #0
        BNE     %BT10
        PL310Sync a2, a1
        ; Now disable the cache        
        LDR     ip, =0x102      ; write control register
        MOV     a1, #0          ; L2 cache disable
        DSB     SY
        SMC     #0
        Pull    "v1-v5, sb, v7-v8, pc"

PL310Sleep
        MOV     a1, #0                  ; Previously at full power
        MOV     pc, lr

dmb_st
        Push    "a1, lr"
        ; Perform an ARM + PL310 DMB ST
        ADRL    a1, PL310Device
        LDR     a1, [a1, #HALDevice_Address]
        TEQ     a1, #0 ; Just in case we're called before PL310_InitDevice
        DMB     ST
        BEQ     %FT10
        PL310Sync a1, lr
10
        Pull    "a1, pc"

        END

@


1.2
log
@Implement PL310 device disable & reset entries
Detail:
  s/PL310 - Implemented PL310 disable & reset entries, to allow the L2 cache to be turned off as well as on. Fix potential register corruption from Activate entry (OMAP ROM code may corrupt r0-r12, lr)
Admin:
  Tested on Pandaboard
  Fixes crash on *Cache Off (in conjunction with Kernel-5_35-4_79_2_254)


Version 0.42. Tagged as 'OMAP4-0_42'
@
text
@d29 1
d135 12
@


1.1
log
@Add HAL device implementation for PL310 L2 cache controller
Detail:
  s/PL310 - Add basic HAL device for the PL310 cache controller. Reports the base address to the OS and handles basic cache initialisation.
  Makefile - Include PL310 code
  hdr/StaticWS - Allocate workspace for HAL device
  s/Boot - Remove L2 cache initialisation from HAL_Init. Register PL310 device during HAL_InitDevices.
Admin:
  Tested on rev A6 Pandaboard
  Requires Kernel-5_35-4_79_2_252


Version 0.41. Tagged as 'OMAP4-0_41'
@
text
@d22 1
d36 16
d97 1
a97 1
        Push    "v4-v5, sb, v7-v8, lr"
d106 1
a106 1
        Pull    "v4-v5, sb, v7-v8, pc"
d110 19
a128 2
        ; Deactivate & reset not implemented
        MOV     pc, lr
@

