[{"id":"2412.02156","title":"Compromising the Intelligence of Modern DNNs: On the Effectiveness of\n  Targeted RowPress","authorsParsed":[["Zhou","Ranyang",""],["Liu","Jacqueline T.",""],["Ahmed","Sabbir",""],["Angizi","Shaahin",""],["Rakin","Adnan Siraj",""]],"timestamp":1733200318000,"metadataBlobId":"2lg6_rwq4nmDR3AcGiIvswHVx7Sd2FetgFsKSD8DlWg"},{"id":"2412.03553","title":"BinSparX: Sparsified Binary Neural Networks for Reduced Hardware\n  Non-Idealities in Xbar Arrays","authorsParsed":[["Malhotra","Akul",""],["Gupta","Sumeet Kumar",""]],"timestamp":1733338212000,"metadataBlobId":"s9-1-nVB4OJk9qcWUTEVbG_eYij7v_H9bAiIJAlvaTA"},{"id":"2412.04372","title":"Distributed Inference with Minimal Off-Chip Traffic for Transformers on\n  Low-Power MCUs","authorsParsed":[["Bochem","Severin",""],["Jung","Victor J. B.",""],["Prasad","Arpan",""],["Conti","Francesco",""],["Benini","Luca",""]],"timestamp":1733420950000,"metadataBlobId":"JCi3oIRa454vixnTSCnv3XuOaV5x35KOv2QFvryu-zU"},{"id":"2412.04569","title":"Towards Performance-Aware Allocation for Accelerated Machine Learning on\n  GPU-SSD Systems","authorsParsed":[["Gundawar","Ayush",""],["Chung","Euijun",""],["Kim","Hyesoon",""]],"timestamp":1733426790000,"metadataBlobId":"rcGwKZ3jRAraaamEW6CmF7FbQxiDf9Y6VvvgliRCuPk"},{"id":"2412.04485","title":"EDA-Aware RTL Generation with Large Language Models","authorsParsed":[["Islam","Mubashir ul",""],["Sami","Humza",""],["Gaillardon","Pierre-Emmanuel",""],["Tenace","Valerio",""]],"timestamp":1732149471000,"metadataBlobId":"pEUHTF3JvKsBr5i8FrYsb91v91QFr6jPzIwRWCmzSwQ"},{"id":"2412.05301","title":"DocEDA: Automated Extraction and Design of Analog Circuits from\n  Documents with Large Language Model","authorsParsed":[["Chen","Hong Cai",""],["Wu","Longchang",""],["Gao","Ming",""],["Shen","Lingrui",""],["Zhong","Jiarui",""],["Xu","Yipin",""]],"timestamp":1732549303000,"metadataBlobId":"srA7ZyTH6bvjmA_xDKQL6jYohqdBHRvtlrRHsSogaIY"},{"id":"2412.05311","title":"DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous\n  Agent","authorsParsed":[["Chang","Chen-Chia",""],["Ho","Chia-Tung",""],["Li","Yaguang",""],["Chen","Yiran",""],["Ren","Haoxing",""]],"timestamp":1732768157000,"metadataBlobId":"X4PEkU-OYxxa--nOKymiHDLSewjFyiJ1PfHw1zTHBSo"},{"id":"2412.05320","title":"The Tiny Median Filter: A Small Size, Flexible Arbitrary Percentile\n  Finder Scheme Suitable for FPGA Implementation","authorsParsed":[["Wu","Jinyuan","","Fermilab"]],"timestamp":1733250532000,"metadataBlobId":"bF-6lb2aWAKeeYmJD3PpFZG_uAz3XFWmkF3dNC6jiiE"},{"id":"2412.05327","title":"IMPACT:InMemory ComPuting Architecture Based on Y-FlAsh Technology for\n  Coalesced Tsetlin Machine Inference","authorsParsed":[["Ghazal","Omar",""],["Wang","Wei",""],["Kvatinsky","Shahar",""],["Merchant","Farhad",""],["Yakovlev","Alex",""],["Shafik","Rishad",""]],"timestamp":1733314972000,"metadataBlobId":"VG6PNV-L21FEeVaMgLwSzCQBRMEpb6qSR3RYEmJWNZc"},{"id":"2412.05784","title":"ASC-Hook: fast and transparent system call hook for Arm","authorsParsed":[["Shen","Yang","","National University of Defense Technology"],["Xie","Min","","National University of Defense Technology"],["Zhang","Wenzhe","","National\n  University of Defense Technology"],["Wu","Tao","","Changsha University of Science\n  and Technology"]],"timestamp":1733625023000,"metadataBlobId":"JXjYO4WgSXpjf69tWuuj5_vHrYhWMbs35i-fYb9yeXs"},{"id":"2412.05877","title":"Signal Prediction for Digital Circuits by Sigmoidal Approximations using\n  Neural Networks","authorsParsed":[["Salzmann","Josef",""],["Schmid","Ulrich",""]],"timestamp":1733651223000,"metadataBlobId":"zPRrYXPQzpyk_MkQBBrqhjkkzbTc0Afmcn5Qb1uV3NQ"},{"id":"2412.06947","title":"PyraNet: A Large Scale Hierarchical Verilog Dataset","authorsParsed":[["Nadimi","Bardia",""],["Boutaib","Ghali Omar",""],["Zheng","Hao",""]],"timestamp":1733773554000,"metadataBlobId":"IOPtoegBePxVRfNwKg-25Tn3J8Q8fq7Zxlrjd2xqOpQ"},{"id":"2412.07822","title":"MAGE: A Multi-Agent Engine for Automated RTL Code Generation","authorsParsed":[["Zhao","Yujie",""],["Zhang","Hejia",""],["Huang","Hanxian",""],["Yu","Zhongming",""],["Zhao","Jishen",""]],"timestamp":1733867635000,"metadataBlobId":"sqQMro_gD0uu-Kv3Cwtb4VEWo9NtBT6rnJiaUwUZoTM"},{"id":"2412.08137","title":"Enhancing CGRA Efficiency Through Aligned Compute and Communication\n  Provisioning","authorsParsed":[["Li","Zhaoying",""],["Dangi","Pranav",""],["Yin","Chenyang",""],["Bandara","Thilini Kaushalya",""],["Juneja","Rohan",""],["Tan","Cheng",""],["Bai","Zhenyu",""],["Mitra","Tulika",""]],"timestamp":1733899903000,"metadataBlobId":"o6dJYFlc7A9ZY-SZMN_xtT-0JxZPPY1hmmgzNvoD0OA"},{"id":"2412.08602","title":"Empirical Measurements of AI Training Power Demand on a GPU-Accelerated\n  Node","authorsParsed":[["Latif","Imran",""],["Newkirk","Alex C.",""],["Carbone","Matthew R.",""],["Munir","Arslan",""],["Lin","Yuewei",""],["Koomey","Jonathan",""],["Yu","Xi",""],["Dong","Zhiuha",""]],"timestamp":1733941147000,"metadataBlobId":"tGYDvumukNf9h1CwlGOxOmqJTj6SwBHvbH1NtAjRb-I"},{"id":"2412.09709","title":"DiP: A Scalable, Energy-Efficient Systolic Array for Matrix\n  Multiplication Acceleration","authorsParsed":[["Abdelmaksoud","Ahmed J.",""],["Agwa","Shady",""],["Prodromakis","Themis",""]],"timestamp":1734034005000,"metadataBlobId":"3exxlCZUOPjVFwrzSmoHOd1-YmIlj_5iQq63DVdZRmc"},{"id":"2412.09745","title":"AiEDA: Agentic AI Design Framework for Digital ASIC System Design","authorsParsed":[["Patra","Aditya",""],["Rout","Saroj",""],["Ravindran","Arun",""]],"timestamp":1734042483000,"metadataBlobId":"w87KRk-mETQ5L4dvQNdGgFCxAyNmVxCFNBfQmn1jGiU"},{"id":"2412.10059","title":"Panacea: Novel DNN Accelerator using Accuracy-Preserving Asymmetric\n  Quantization and Energy-Saving Bit-Slice Sparsity","authorsParsed":[["Kam","Dongyun",""],["Yun","Myeongji",""],["Yoo","Sunwoo",""],["Hong","Seungwoo",""],["Zhang","Zhengya",""],["Lee","Youngjoo",""]],"timestamp":1734090249000,"metadataBlobId":"FFPgOiDqKdE1blekLItfF9pO3o-oqWHbJCveUtrjxs8"},{"id":"2412.10187","title":"Neuro-Photonix: Enabling Near-Sensor Neuro-Symbolic AI Computing on\n  Silicon Photonics Substrate","authorsParsed":[["Najafi","Deniz",""],["Barkam","Hamza Errahmouni",""],["Morsali","Mehrdad",""],["Jeong","SungHeon",""],["Das","Tamoghno",""],["Roohi","Arman",""],["Nikdast","Mahdi",""],["Imani","Mohsen",""],["Angizi","Shaahin",""]],"timestamp":1734101802000,"metadataBlobId":"xU0Zg4s6KR4MrC5aoHGJUm6JrekDQs8dPXUESQbZ1X0"},{"id":"2412.11702","title":"Flex-PE: Flexible and SIMD Multi-Precision Processing Element for AI\n  Workloads","authorsParsed":[["Lokhande","Mukul",""],["Raut","Gopal",""],["Vishvakarma","Santosh Kumar",""]],"timestamp":1734351957000,"metadataBlobId":"ncZ4nSntmX9V0i9tsB4BAoU7umQmT2lApMKXY5qyTYI"},{"id":"2412.11854","title":"Towards Understanding Systems Trade-offs in Retrieval-Augmented\n  Generation Model Inference","authorsParsed":[["Shen","Michael",""],["Umar","Muhammad",""],["Maeng","Kiwan",""],["Suh","G. Edward",""],["Gupta","Udit",""]],"timestamp":1734361973000,"metadataBlobId":"dTVp-uRrcQhZ17B48AaZzeaRY8vqhKa8-XB1OVoaYCM"},{"id":"2412.12481","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","authorsParsed":[["Butt","Shahzad Ahmad",""],["Reynolds","Benjamin",""],["Ramamurthy","Veeraraghavan",""],["Xiao","Xiao",""],["Chu","Pohrong",""],["Sharifian","Setareh",""],["Gribok","Sergey",""],["Pasca","Bogdan",""]],"timestamp":1734402932000,"metadataBlobId":"X2OWO8opgduZyGEtvuMKYKki2EMc9PyoGt-IB3uA7mU"},{"id":"2412.12443","title":"Design and Performance Analysis of an Ultra-Low Power Integrate-and-Fire\n  Neuron Circuit Using Nanoscale Side-contacted Field Effect Diode Technology","authorsParsed":[["Motaman","Seyedmohamadjavad",""],["Sharif","Sarah",""],["Banad","Yaser",""]],"timestamp":1734397943000,"metadataBlobId":"TrUddsKo4lzrOGf9Yqfq7tMMG5rl0Kgymsir2R7rCaM"},{"id":"2412.15140","title":"Relaxed exception semantics for Arm-A (extended version)","authorsParsed":[["Simner","Ben",""],["Armstrong","Alasdair",""],["Bauereiss","Thomas",""],["Campbell","Brian",""],["Kammar","Ohad",""],["Pichon-Pharabod","Jean",""],["Sewell","and Peter",""]],"timestamp":1734632682000,"metadataBlobId":"tKHyh9_OfLjQv74IlEesHBI63AiKhAsO74xF5XjyrKs"},{"id":"2412.15548","title":"Polaris: Multi-Fidelity Design Space Exploration of Deep Learning\n  Accelerators","authorsParsed":[["Sakhuja","Chirag",""],["Hong","Charles",""],["Lin","Calvin",""]],"timestamp":1734668083000,"metadataBlobId":"tXv7rDtfMqakzqe_cGC9TrqhCcGBOJGLuBWmIOxg6A4"},{"id":"2412.16432","title":"DFModel: Design Space Optimization of Large-Scale Systems Exploiting\n  Dataflow Mappings","authorsParsed":[["Ko","Sho",""],["Zhang","Nathan",""],["Hsu","Olivia",""],["Pedram","Ardavan",""],["Olukotun","Kunle",""]],"timestamp":1734745079000,"metadataBlobId":"6G1AkZksRRtOojcE9HsAFBLD629BabJZYrbi-as7g6E"},{"id":"2412.17203","title":"Agile TLB Prefetching and Prediction Replacement Policy","authorsParsed":[["Mersha","Melkamu",""],["Abay","Tsion",""],["Bitewa","Mingziem",""],["Bloom","Gedare",""]],"timestamp":1734914813000,"metadataBlobId":"lb-_nIebOd6bj_gxo0fugX3tVSgdnPqStz-dvJlv534"},{"id":"2412.18579","title":"ReducedLUT: Table Decomposition with \"Don't Care\" Conditions","authorsParsed":[["Cassidy","Oliver",""],["Andronic","Marta",""],["Coward","Samuel",""],["Constantinides","George A.",""]],"timestamp":1735063861000,"metadataBlobId":"2HpGROLGY-r1LcT0trbevS-zsP8TFDphrq6kQATJcqU"},{"id":"2412.19234","title":"Evolution, Challenges, and Optimization in Computer Architecture: The\n  Role of Reconfigurable Systems","authorsParsed":[["Ederhion","Jefferson",""],["Zindozin","Festus",""],["Owusu","Hillary",""],["Ozoemezim","Chukwurimazu",""],["Okere","Mmeri",""],["Owolabi","Opeyemi",""],["Fagbo","Olalekan",""],["Oluwatosin","Oyetubo",""]],"timestamp":1735223179000,"metadataBlobId":"XbBdFCTbxEtFZo96DUEoKCw8kT6VQ_k25QOC6cGzF14"},{"id":"2412.19275","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","authorsParsed":[["Mutlu","Onur",""],["Olgun","Ataberk",""],["Oliveira","Geraldo F.",""],["Yuksel","Ismail Emir",""]],"timestamp":1735230700000,"metadataBlobId":"k0U5dpM6eMunqIwhzUnfpmbnH6xFJU8DsSmtpEE4ki0"},{"id":"2412.19630","title":"IMTP: Search-based Code Generation for In-memory Tensor Programs","authorsParsed":[["Shin","Yongwon",""],["Kang","Dookyung",""],["Sung","Hyojin",""]],"timestamp":1735305575000,"metadataBlobId":"JJgODoUU8tpgP1ZEBTYK_YHi0aLLejpQfvF40FWHBs8"},{"id":"2412.19824","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating\n  Circuit Design Expertise into Large Language Models","authorsParsed":[["Zhang","Haoyi",""],["Sun","Shizhao",""],["Lin","Yibo",""],["Wang","Runsheng",""],["Bian","Jiang",""]],"timestamp":1734426488000,"metadataBlobId":"evsHT98mwgWtQOsKihnyy4taNvhaIQcl721wRN8Tp40"},{"id":"2412.19819","title":"ChipAlign: Instruction Alignment in Large Language Models for Chip\n  Design via Geodesic Interpolation","authorsParsed":[["Deng","Chenhui",""],["Bai","Yunsheng",""],["Ren","Haoxing",""]],"timestamp":1734236484000,"metadataBlobId":"0Ezk5lLv2tWv7Wx-qxDhw7EtXDrc1q4wfQIkGNmylWQ"},{"id":"2412.19869","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog\n  Computing without ADCs","authorsParsed":[["Dang","Peng",""],["Li","Huawei",""],["Wang","Wei",""]],"timestamp":1735292299000,"metadataBlobId":"WLsYh4afvLDAElt7P7XotE-SQ0RkeBFXlEe_HqvGOuw"},{"id":"2412.19924","title":"Non-interfering On-line and In-field SoC Testing","authorsParsed":[["Strauch","Tobias",""]],"timestamp":1735334246000,"metadataBlobId":"ojBKdwlg4RKEc8sQnLuUy5EZC90YRe4Ktp5p4aXzT_s"},{"id":"2412.20322","title":"GreenLLM: Disaggregating Large Language Model Serving on Heterogeneous\n  GPUs for Lower Carbon Emissions","authorsParsed":[["Shi","Tianyao",""],["Wu","Yanran",""],["Liu","Sihang",""],["Ding","Yi",""]],"timestamp":1735438833000,"metadataBlobId":"HT4rXmmaYLjquyrZtMG-BBPw1Wn6WHZn-UFgp031mIo"},{"id":"2412.20351","title":"Wavelet Based Frequency Detection Using FPGAs","authorsParsed":[["Hill","Caleb",""],["Perera","Darshika G.",""]],"timestamp":1735447713000,"metadataBlobId":"nq479JobTrAm-SQtTbJgc3AZlEKG0OTmzDQuqg6hdw4"},{"id":"2412.20393","title":"A Novel FPGA-based CNN Hardware Accelerator: Optimization for\n  Convolutional Layers using Karatsuba Ofman Multiplier","authorsParsed":[["Sarkar","Amit",""]],"timestamp":1735459775000,"metadataBlobId":"PqtsEj9zWwfOdmuGlnu5pQoa2pPVCFh0oND6O3tCNvQ"},{"id":"2412.20954","title":"AGON: Automated Design Framework for Customizing Processors from ISA\n  Documents","authorsParsed":[["Li","Chongxiao",""],["Huang","Di",""],["Jin","Pengwei",""],["Ma","Tianyun",""],["Han","Husheng",""],["Cheng","Shuyao",""],["Hao","Yifan",""],["Zhao","Yongwei",""],["Xu","Guanglin",""],["Du","Zidong",""],["Zhang","Rui",""],["Li","Xiaqing",""],["Wen","Yuanbo",""],["Hu","Xing",""],["Guo","Qi",""]],"timestamp":1735566620000,"metadataBlobId":"rghLrPtWsmqbrRhd5RA1e33vjD4fso3lAf-A6YgadKg"}]