<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SSS Orbital: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SSS Orbital
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_defs_i.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
&#160;

<h3><a id="index_i" name="index_i"></a>- i -</h3><ul>
<li>I2C1&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">stm32l476xx.h</a></li>
<li>I2C1_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">stm32l476xx.h</a></li>
<li>I2C2&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">stm32l476xx.h</a></li>
<li>I2C2_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">stm32l476xx.h</a></li>
<li>I2C3&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda">stm32l476xx.h</a></li>
<li>I2C3_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">stm32l476xx.h</a></li>
<li>I2C_CR1_ADDRIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec">stm32l476xx.h</a></li>
<li>I2C_CR1_ADDRIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f">stm32l476xx.h</a></li>
<li>I2C_CR1_ADDRIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a96e487d4a9ece218e3ebbb805a0491">stm32l476xx.h</a></li>
<li>I2C_CR1_ALERTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762">stm32l476xx.h</a></li>
<li>I2C_CR1_ALERTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99">stm32l476xx.h</a></li>
<li>I2C_CR1_ALERTEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ac4b2a3abdba26286c5a097d25055d">stm32l476xx.h</a></li>
<li>I2C_CR1_ANFOFF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289">stm32l476xx.h</a></li>
<li>I2C_CR1_ANFOFF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9">stm32l476xx.h</a></li>
<li>I2C_CR1_ANFOFF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05ac4fd3b4e54f94b3060b72df13b168">stm32l476xx.h</a></li>
<li>I2C_CR1_DNF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6">stm32l476xx.h</a></li>
<li>I2C_CR1_DNF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933">stm32l476xx.h</a></li>
<li>I2C_CR1_DNF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6e1d618bee79c5c11437517409ce1ab">stm32l476xx.h</a></li>
<li>I2C_CR1_ERRIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956">stm32l476xx.h</a></li>
<li>I2C_CR1_ERRIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41">stm32l476xx.h</a></li>
<li>I2C_CR1_ERRIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d50d5bde73807289d1e0995cf78fd5d">stm32l476xx.h</a></li>
<li>I2C_CR1_GCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c">stm32l476xx.h</a></li>
<li>I2C_CR1_GCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162">stm32l476xx.h</a></li>
<li>I2C_CR1_GCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab724dbc59e49c500bf7ae1d5aae10e2a">stm32l476xx.h</a></li>
<li>I2C_CR1_NACKIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18">stm32l476xx.h</a></li>
<li>I2C_CR1_NACKIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4">stm32l476xx.h</a></li>
<li>I2C_CR1_NACKIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga658618a45a681d786f458a90e292d3e9">stm32l476xx.h</a></li>
<li>I2C_CR1_NOSTRETCH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">stm32l476xx.h</a></li>
<li>I2C_CR1_NOSTRETCH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">stm32l476xx.h</a></li>
<li>I2C_CR1_NOSTRETCH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2">stm32l476xx.h</a></li>
<li>I2C_CR1_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">stm32l476xx.h</a></li>
<li>I2C_CR1_PE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">stm32l476xx.h</a></li>
<li>I2C_CR1_PE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14">stm32l476xx.h</a></li>
<li>I2C_CR1_PECEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5">stm32l476xx.h</a></li>
<li>I2C_CR1_PECEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4">stm32l476xx.h</a></li>
<li>I2C_CR1_PECEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51dc1b71239d8c29a557adcbe01e9d8a">stm32l476xx.h</a></li>
<li>I2C_CR1_RXDMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea">stm32l476xx.h</a></li>
<li>I2C_CR1_RXDMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4">stm32l476xx.h</a></li>
<li>I2C_CR1_RXDMAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga104ff6658fd793e162a156b2517c2181">stm32l476xx.h</a></li>
<li>I2C_CR1_RXIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80">stm32l476xx.h</a></li>
<li>I2C_CR1_RXIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32">stm32l476xx.h</a></li>
<li>I2C_CR1_RXIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22c11e015740a9c541983171469cf858">stm32l476xx.h</a></li>
<li>I2C_CR1_SBC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2">stm32l476xx.h</a></li>
<li>I2C_CR1_SBC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8">stm32l476xx.h</a></li>
<li>I2C_CR1_SBC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d1ada16ff415341e018fcb28ae3a5f">stm32l476xx.h</a></li>
<li>I2C_CR1_SMBDEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263">stm32l476xx.h</a></li>
<li>I2C_CR1_SMBDEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb">stm32l476xx.h</a></li>
<li>I2C_CR1_SMBDEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a423076644a3c84a2850d3e1c8bb9">stm32l476xx.h</a></li>
<li>I2C_CR1_SMBHEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b">stm32l476xx.h</a></li>
<li>I2C_CR1_SMBHEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c">stm32l476xx.h</a></li>
<li>I2C_CR1_SMBHEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c36c967ddfe1c5e9b0adfa943703eab">stm32l476xx.h</a></li>
<li>I2C_CR1_STOPIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166">stm32l476xx.h</a></li>
<li>I2C_CR1_STOPIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3">stm32l476xx.h</a></li>
<li>I2C_CR1_STOPIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78d523fe80ade14583f592b7c210ba77">stm32l476xx.h</a></li>
<li>I2C_CR1_SWRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">stm32l476xx.h</a></li>
<li>I2C_CR1_SWRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">stm32l476xx.h</a></li>
<li>I2C_CR1_SWRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f26e1407449ae64fade6b92a5e85bc9">stm32l476xx.h</a></li>
<li>I2C_CR1_TCIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f">stm32l476xx.h</a></li>
<li>I2C_CR1_TCIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b">stm32l476xx.h</a></li>
<li>I2C_CR1_TCIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c0630dea37366c87269b46e58b7a32b">stm32l476xx.h</a></li>
<li>I2C_CR1_TXDMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650">stm32l476xx.h</a></li>
<li>I2C_CR1_TXDMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef">stm32l476xx.h</a></li>
<li>I2C_CR1_TXDMAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae98f66350195b4d9e12028a92418d0bf">stm32l476xx.h</a></li>
<li>I2C_CR1_TXIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4">stm32l476xx.h</a></li>
<li>I2C_CR1_TXIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74">stm32l476xx.h</a></li>
<li>I2C_CR1_TXIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5709c819485012d8a25da27532ca5682">stm32l476xx.h</a></li>
<li>I2C_CR1_WUPEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75">stm32l476xx.h</a></li>
<li>I2C_CR1_WUPEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62">stm32l476xx.h</a></li>
<li>I2C_CR1_WUPEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7266529618030580952f062b4996649d">stm32l476xx.h</a></li>
<li>I2C_CR2_ADD10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674">stm32l476xx.h</a></li>
<li>I2C_CR2_ADD10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57">stm32l476xx.h</a></li>
<li>I2C_CR2_ADD10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6727029dc8d7d75240f89ad9b6f20efa">stm32l476xx.h</a></li>
<li>I2C_CR2_AUTOEND&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54">stm32l476xx.h</a></li>
<li>I2C_CR2_AUTOEND_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57">stm32l476xx.h</a></li>
<li>I2C_CR2_AUTOEND_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40a52e70fef6b2511cf4abf851f3de35">stm32l476xx.h</a></li>
<li>I2C_CR2_HEAD10R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377">stm32l476xx.h</a></li>
<li>I2C_CR2_HEAD10R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db">stm32l476xx.h</a></li>
<li>I2C_CR2_HEAD10R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62fa6bb2f4f0e8abdec315854b82fadf">stm32l476xx.h</a></li>
<li>I2C_CR2_NACK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f">stm32l476xx.h</a></li>
<li>I2C_CR2_NACK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1">stm32l476xx.h</a></li>
<li>I2C_CR2_NACK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa111bdbf7119c6016d079f11e056e2b3">stm32l476xx.h</a></li>
<li>I2C_CR2_NBYTES&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69">stm32l476xx.h</a></li>
<li>I2C_CR2_NBYTES_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc">stm32l476xx.h</a></li>
<li>I2C_CR2_NBYTES_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga543bf3506a45a9d3bd2f07a7381a27d0">stm32l476xx.h</a></li>
<li>I2C_CR2_PECBYTE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7">stm32l476xx.h</a></li>
<li>I2C_CR2_PECBYTE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3">stm32l476xx.h</a></li>
<li>I2C_CR2_PECBYTE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae64def9753ec76fce7f32c36cff0fc8a">stm32l476xx.h</a></li>
<li>I2C_CR2_RD_WRN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697">stm32l476xx.h</a></li>
<li>I2C_CR2_RD_WRN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61">stm32l476xx.h</a></li>
<li>I2C_CR2_RD_WRN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga163b3a97f88712d6315c82a9bf90bb9a">stm32l476xx.h</a></li>
<li>I2C_CR2_RELOAD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb">stm32l476xx.h</a></li>
<li>I2C_CR2_RELOAD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2">stm32l476xx.h</a></li>
<li>I2C_CR2_RELOAD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d609383e8211f61b5156c96fc893fde">stm32l476xx.h</a></li>
<li>I2C_CR2_SADD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c">stm32l476xx.h</a></li>
<li>I2C_CR2_SADD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186">stm32l476xx.h</a></li>
<li>I2C_CR2_SADD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga345042d0c459945eeb995572d09d7eb8">stm32l476xx.h</a></li>
<li>I2C_CR2_START&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">stm32l476xx.h</a></li>
<li>I2C_CR2_START_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3">stm32l476xx.h</a></li>
<li>I2C_CR2_START_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2275a40bdbf9fb2d79479145dac82b40">stm32l476xx.h</a></li>
<li>I2C_CR2_STOP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2">stm32l476xx.h</a></li>
<li>I2C_CR2_STOP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be">stm32l476xx.h</a></li>
<li>I2C_CR2_STOP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga281936f6a82953273129d4b49c3fa18b">stm32l476xx.h</a></li>
<li>I2C_ICR_ADDRCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92">stm32l476xx.h</a></li>
<li>I2C_ICR_ADDRCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c">stm32l476xx.h</a></li>
<li>I2C_ICR_ADDRCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab129239058f702e7f5d09e908818fce2">stm32l476xx.h</a></li>
<li>I2C_ICR_ALERTCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3">stm32l476xx.h</a></li>
<li>I2C_ICR_ALERTCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3">stm32l476xx.h</a></li>
<li>I2C_ICR_ALERTCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8fc03c41ac87ab9194dcbc24a9a0cc6">stm32l476xx.h</a></li>
<li>I2C_ICR_ARLOCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d">stm32l476xx.h</a></li>
<li>I2C_ICR_ARLOCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89">stm32l476xx.h</a></li>
<li>I2C_ICR_ARLOCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga118063279b7e54a6842bf411c15019a4">stm32l476xx.h</a></li>
<li>I2C_ICR_BERRCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416">stm32l476xx.h</a></li>
<li>I2C_ICR_BERRCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be">stm32l476xx.h</a></li>
<li>I2C_ICR_BERRCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0852a41941609bf61e426d49e0918e5b">stm32l476xx.h</a></li>
<li>I2C_ICR_NACKCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472">stm32l476xx.h</a></li>
<li>I2C_ICR_NACKCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495">stm32l476xx.h</a></li>
<li>I2C_ICR_NACKCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee92451db537602ee8e474003979350c">stm32l476xx.h</a></li>
<li>I2C_ICR_OVRCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021">stm32l476xx.h</a></li>
<li>I2C_ICR_OVRCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc">stm32l476xx.h</a></li>
<li>I2C_ICR_OVRCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1cfbc8eb9a81dd42f0df9a3fa5292c8">stm32l476xx.h</a></li>
<li>I2C_ICR_PECCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d">stm32l476xx.h</a></li>
<li>I2C_ICR_PECCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734">stm32l476xx.h</a></li>
<li>I2C_ICR_PECCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa003c1a5e54eb65f3e95c8337657f8fb">stm32l476xx.h</a></li>
<li>I2C_ICR_STOPCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f">stm32l476xx.h</a></li>
<li>I2C_ICR_STOPCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38">stm32l476xx.h</a></li>
<li>I2C_ICR_STOPCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga843a4a9e565f4cfdfd2e493f2077b4e1">stm32l476xx.h</a></li>
<li>I2C_ICR_TIMOUTCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136">stm32l476xx.h</a></li>
<li>I2C_ICR_TIMOUTCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69">stm32l476xx.h</a></li>
<li>I2C_ICR_TIMOUTCF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6838048cdfcde822e12ab95b17396c3">stm32l476xx.h</a></li>
<li>I2C_ISR_ADDCODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80">stm32l476xx.h</a></li>
<li>I2C_ISR_ADDCODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4">stm32l476xx.h</a></li>
<li>I2C_ISR_ADDCODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga276e6692440e4c8afeafc013e56fa2bb">stm32l476xx.h</a></li>
<li>I2C_ISR_ADDR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07">stm32l476xx.h</a></li>
<li>I2C_ISR_ADDR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e">stm32l476xx.h</a></li>
<li>I2C_ISR_ADDR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa70d48ac9eb5511d487beea822c90ff0">stm32l476xx.h</a></li>
<li>I2C_ISR_ALERT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec">stm32l476xx.h</a></li>
<li>I2C_ISR_ALERT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983">stm32l476xx.h</a></li>
<li>I2C_ISR_ALERT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a2a6c5a1a734ffd4721225862ce4216">stm32l476xx.h</a></li>
<li>I2C_ISR_ARLO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3">stm32l476xx.h</a></li>
<li>I2C_ISR_ARLO_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228">stm32l476xx.h</a></li>
<li>I2C_ISR_ARLO_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga265ab05a2e4da2a90a67c45951d5bcf5">stm32l476xx.h</a></li>
<li>I2C_ISR_BERR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07">stm32l476xx.h</a></li>
<li>I2C_ISR_BERR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431">stm32l476xx.h</a></li>
<li>I2C_ISR_BERR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0a6bc21622903130514a30c1d379491">stm32l476xx.h</a></li>
<li>I2C_ISR_BUSY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886">stm32l476xx.h</a></li>
<li>I2C_ISR_BUSY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf">stm32l476xx.h</a></li>
<li>I2C_ISR_BUSY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga985490b4fc13a6741e2a56f4cb0a8dc6">stm32l476xx.h</a></li>
<li>I2C_ISR_DIR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa">stm32l476xx.h</a></li>
<li>I2C_ISR_DIR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f">stm32l476xx.h</a></li>
<li>I2C_ISR_DIR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993072971fbd0407698aca55c6d22ad7">stm32l476xx.h</a></li>
<li>I2C_ISR_NACKF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77">stm32l476xx.h</a></li>
<li>I2C_ISR_NACKF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3">stm32l476xx.h</a></li>
<li>I2C_ISR_NACKF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca2cb2a1182484457c4f36df7689fa2d">stm32l476xx.h</a></li>
<li>I2C_ISR_OVR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914">stm32l476xx.h</a></li>
<li>I2C_ISR_OVR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30">stm32l476xx.h</a></li>
<li>I2C_ISR_OVR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadee97d76c661455b9abbe4e722d9659e">stm32l476xx.h</a></li>
<li>I2C_ISR_PECERR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281">stm32l476xx.h</a></li>
<li>I2C_ISR_PECERR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab">stm32l476xx.h</a></li>
<li>I2C_ISR_PECERR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcf07263f18f4aa830949c0c08ec8d79">stm32l476xx.h</a></li>
<li>I2C_ISR_RXNE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022">stm32l476xx.h</a></li>
<li>I2C_ISR_RXNE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63">stm32l476xx.h</a></li>
<li>I2C_ISR_RXNE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea0670926d93f117848dd6d0ba0305b3">stm32l476xx.h</a></li>
<li>I2C_ISR_STOPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7">stm32l476xx.h</a></li>
<li>I2C_ISR_STOPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008">stm32l476xx.h</a></li>
<li>I2C_ISR_STOPF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7fecaffd6b9412766724e78b6f5636f">stm32l476xx.h</a></li>
<li>I2C_ISR_TC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d">stm32l476xx.h</a></li>
<li>I2C_ISR_TC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb">stm32l476xx.h</a></li>
<li>I2C_ISR_TC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dbc14227b3e6166444fb20b688ca88d">stm32l476xx.h</a></li>
<li>I2C_ISR_TCR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd">stm32l476xx.h</a></li>
<li>I2C_ISR_TCR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74">stm32l476xx.h</a></li>
<li>I2C_ISR_TCR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga449c7f963e50ef2197ba6b4368d1ce5f">stm32l476xx.h</a></li>
<li>I2C_ISR_TIMEOUT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574">stm32l476xx.h</a></li>
<li>I2C_ISR_TIMEOUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156">stm32l476xx.h</a></li>
<li>I2C_ISR_TIMEOUT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52d9983842806eee20110d73be4c9671">stm32l476xx.h</a></li>
<li>I2C_ISR_TXE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351">stm32l476xx.h</a></li>
<li>I2C_ISR_TXE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437">stm32l476xx.h</a></li>
<li>I2C_ISR_TXE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0009385c4ff0c3e9959b870b9e7ace8">stm32l476xx.h</a></li>
<li>I2C_ISR_TXIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5">stm32l476xx.h</a></li>
<li>I2C_ISR_TXIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b">stm32l476xx.h</a></li>
<li>I2C_ISR_TXIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69d68fcf5699e9efac110d08866c1c05">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f23a5d38cdfb657316843f2eb593779">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8494e091aa7d42612bd6405080b591">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1MODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1MODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1MODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga131fb64dd60dc481c8f08653bbb1cf0a">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42e2cc2537de174ba963e10465839429">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4ad64522f818be53e2296d7935b3aa4">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK01&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK01_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK01_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57d97d3acf2bd80942e357f3f475b014">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK02&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK02_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK02_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12b324eb77eca7f482335a4c487baea2">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK03&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK03_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK03_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf376675c38ba759a190b4622f07f28ca">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK04&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK04_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK04_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga710efe1da20e12551125232f7bec0692">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK05&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK05_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK05_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7f6ac5e62c1d502500e70539bdac9e">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK06&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK06_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK06_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK07&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK07_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK07_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec5df2a98928a3a49e21b16e2ab38a0">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MSK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MSK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MSK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga174c52a1a52ea230c1df9deaaeb225a6">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2NOMASK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6">stm32l476xx.h</a></li>
<li>I2C_PECR_PEC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89">stm32l476xx.h</a></li>
<li>I2C_PECR_PEC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b">stm32l476xx.h</a></li>
<li>I2C_PECR_PEC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5158d6e1bd0cd0436d01bacda80c52eb">stm32l476xx.h</a></li>
<li>I2C_RXDR_RXDATA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff">stm32l476xx.h</a></li>
<li>I2C_RXDR_RXDATA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27">stm32l476xx.h</a></li>
<li>I2C_RXDR_RXDATA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea8788580dee5f72df6ced4f43314a">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TEXTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TEXTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TEXTEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcfb74e08645d90f4cd0a9794443ab6d">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIDLE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIDLE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIDLE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4ce8be1057bbab05b36f95f9f1f3e93">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMEOUTA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMEOUTA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMEOUTA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8106d20526ae7331a81e6f55befd4b">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMEOUTB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMEOUTB_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMEOUTB_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7f58db7b232337697e4eb77a6c3506">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMOUTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMOUTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMOUTEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ff5f73dc497548fc6d1f007a092e2a7">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_PRESC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_PRESC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_PRESC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1331841a70ef826b762e9d96df38703b">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLDEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLDEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLDEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga161f0eb0b81cabc49a410634c104269e">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76876f2b0ee371ae51c7edaf49b7908e">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30e63a7bc531a8a74283dd0db04d82f8">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SDADEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SDADEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SDADEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb99d8fff5aaa5694f8f73dd80ca911">stm32l476xx.h</a></li>
<li>I2C_TXDR_TXDATA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787">stm32l476xx.h</a></li>
<li>I2C_TXDR_TXDATA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae">stm32l476xx.h</a></li>
<li>I2C_TXDR_TXDATA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab77ec5257c4f0f54f2836ca6bcfd0943">stm32l476xx.h</a></li>
<li>IMU_ADDR&#160;:&#160;<a class="el" href="main_8c.html#ae98ccb48a054fa01c6d69ca72f0fc894">main.c</a></li>
<li>IMU_FS_1000_dps&#160;:&#160;<a class="el" href="main_8c.html#aaca2605ad5eb01dd9bb9ada00a318b6c">main.c</a></li>
<li>IMU_FS_125_dps&#160;:&#160;<a class="el" href="main_8c.html#a064b42fbd0c838e2f2bcfdf4b062e2c3">main.c</a></li>
<li>IMU_FS_16_g&#160;:&#160;<a class="el" href="main_8c.html#a67a801dbcc2c22b2a44b80c6129c5c39">main.c</a></li>
<li>IMU_FS_2000_dps&#160;:&#160;<a class="el" href="main_8c.html#a6bbd86f51e89f69beaf54fc40a431979">main.c</a></li>
<li>IMU_FS_250_dps&#160;:&#160;<a class="el" href="main_8c.html#ab439e20c9e23fa4c7f255af27663ed64">main.c</a></li>
<li>IMU_FS_2_g&#160;:&#160;<a class="el" href="main_8c.html#aef6e2d505db5517b568efce8cb05879d">main.c</a></li>
<li>IMU_FS_4000_dps&#160;:&#160;<a class="el" href="main_8c.html#a3fb973ec378c1c7911befeba0edf6cef">main.c</a></li>
<li>IMU_FS_4_g&#160;:&#160;<a class="el" href="main_8c.html#a94b396ea3736a8fa58fc86daf93f9551">main.c</a></li>
<li>IMU_FS_500_dps&#160;:&#160;<a class="el" href="main_8c.html#ad1763f428e8da3ce1241589ecc460afe">main.c</a></li>
<li>IMU_FS_8_g&#160;:&#160;<a class="el" href="main_8c.html#af7c7ecad498a71d5bc8300a48768a87d">main.c</a></li>
<li>IMU_ODR_104_Hz&#160;:&#160;<a class="el" href="main_8c.html#af8818517bb4387d11c1aa351986daa13">main.c</a></li>
<li>IMU_ODR_12_5_Hz&#160;:&#160;<a class="el" href="main_8c.html#ac4c71591d92b7af29c4fb58a76a6da76">main.c</a></li>
<li>IMU_ODR_1667_Hz&#160;:&#160;<a class="el" href="main_8c.html#aeaeaab02bdcb7b7987e15605f51e5788">main.c</a></li>
<li>IMU_ODR_208_Hz&#160;:&#160;<a class="el" href="main_8c.html#a8c4f0f82a100b5ab1239a42d0b2f3486">main.c</a></li>
<li>IMU_ODR_26_Hz&#160;:&#160;<a class="el" href="main_8c.html#aad0fbf3bbe3ffad1fd868a89ced7dc77">main.c</a></li>
<li>IMU_ODR_3333_Hz&#160;:&#160;<a class="el" href="main_8c.html#a38286cf0f566da9c34862cb10bd409f8">main.c</a></li>
<li>IMU_ODR_417_Hz&#160;:&#160;<a class="el" href="main_8c.html#ad41e9fe2524a7bf94622b699d6de2ed9">main.c</a></li>
<li>IMU_ODR_52_Hz&#160;:&#160;<a class="el" href="main_8c.html#a797eddcf748fd9b4b6f7b9560cc5427e">main.c</a></li>
<li>IMU_ODR_6667_Hz&#160;:&#160;<a class="el" href="main_8c.html#a3e8500237c4e8d675fbb2dec0004d9ce">main.c</a></li>
<li>IMU_ODR_833_Hz&#160;:&#160;<a class="el" href="main_8c.html#a463470fff48ff52644c83e00acaf7055">main.c</a></li>
<li>IMU_ODR_OFF&#160;:&#160;<a class="el" href="main_8c.html#ae0f0ce3654f7ea46b4792192a6beaa1d">main.c</a></li>
<li>IPSR_ISR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">core_cm4.h</a></li>
<li>IPSR_ISR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">core_cm4.h</a></li>
<li>IS_ADC_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23">stm32l476xx.h</a></li>
<li>IS_ADC_COMMON_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2">stm32l476xx.h</a></li>
<li>IS_ADC_MULTIMODE_MASTER_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga26b4e299ac54d09082645a70f889c143">stm32l476xx.h</a></li>
<li>IS_CAN_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga974dd363bcb2a5f48ec032509fd4ece3">stm32l476xx.h</a></li>
<li>IS_COMP_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gaefa161742156617f25fb34aec6354427">stm32l476xx.h</a></li>
<li>IS_COMP_COMMON_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gaa7c8a0729f6b2a35ce000556078fa737">stm32l476xx.h</a></li>
<li>IS_COMP_WINDOWMODE_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gab7f78e841f84bf7ec834748ca685fbc0">stm32l476xx.h</a></li>
<li>IS_CRC_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1">stm32l476xx.h</a></li>
<li>IS_DAC_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga94426b97cc5f1644d67f291cbcdba6d8">stm32l476xx.h</a></li>
<li>IS_DFSDM_CHANNEL_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga38fc52c62795f2146ee2d6def3fb6666">stm32l476xx.h</a></li>
<li>IS_DFSDM_FILTER_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gaad5f82d5d122fc729740ab55aeeaf24e">stm32l476xx.h</a></li>
<li>IS_DMA_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga40beb02b397c5f47e22a83fc28034afe">stm32l476xx.h</a></li>
<li>IS_FUNCTIONAL_STATE&#160;:&#160;<a class="el" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">stm32l4xx.h</a></li>
<li>IS_GPIO_AF_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga9d2e0c4bb80b983730a3a5d98d56f535">stm32l476xx.h</a></li>
<li>IS_GPIO_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga783626dd2431afebea836a102e318957">stm32l476xx.h</a></li>
<li>IS_GPIO_LOCK_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gaa84537785f7bf8425db6e392187ea2e6">stm32l476xx.h</a></li>
<li>IS_HCD_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga6696ebd1aea007a19e831517f3e1f497">stm32l476xx.h</a></li>
<li>IS_I2C_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2">stm32l476xx.h</a></li>
<li>IS_I2C_WAKEUP_FROMSTOP_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gadf692bda16bac3264bccff7f59ddaab9">stm32l476xx.h</a></li>
<li>IS_IRDA_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429">stm32l476xx.h</a></li>
<li>IS_IWDG_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39">stm32l476xx.h</a></li>
<li>IS_LCD_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gab7d694aaa5c10f07fdfd6be38b526076">stm32l476xx.h</a></li>
<li>IS_LPTIM_ENCODER_INTERFACE_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gab1ff4023b7203725591b34e0cfa00f19">stm32l476xx.h</a></li>
<li>IS_LPTIM_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga61a90af30828ab8e254ea2a3c27e8077">stm32l476xx.h</a></li>
<li>IS_LPUART_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gabe1d97ef8a001d77efa0d7633e7a42de">stm32l476xx.h</a></li>
<li>IS_OPAMP_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gae5b0e32617bd58801736b0d18218df98">stm32l476xx.h</a></li>
<li>IS_OPAMP_COMMON_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gac0fc14c0073103622ba7145f16303182">stm32l476xx.h</a></li>
<li>IS_PCD_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gadaf663c55446f04fa69ee912b8890b32">stm32l476xx.h</a></li>
<li>IS_QSPI_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gadf18e01137acb818a55d8d5342b36bab">stm32l476xx.h</a></li>
<li>IS_RNG_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga7369db258c1b8931b427262d0673751f">stm32l476xx.h</a></li>
<li>IS_RTC_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce">stm32l476xx.h</a></li>
<li>IS_SAI_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga15b86b76ac837e1e08e615e24b073ff3">stm32l476xx.h</a></li>
<li>IS_SDMMC_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga7b8bb582109f814e11fc15b718453166">stm32l476xx.h</a></li>
<li>IS_SMARTCARD_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gab2734c105403831749ccb34eeb058988">stm32l476xx.h</a></li>
<li>IS_SMBUS_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gaf492fcfe71eab8d1dadf4d837b840af6">stm32l476xx.h</a></li>
<li>IS_SPI_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c">stm32l476xx.h</a></li>
<li>IS_SWPMI_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gacb6c41c3a2a4b15a829a2f9b7663cc9c">stm32l476xx.h</a></li>
<li>IS_TIM_32B_COUNTER_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gac41867bf288927ff8ff10a85e67a591b">stm32l476xx.h</a></li>
<li>IS_TIM_ADVANCED_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga7e85353dbe9dc9d80ad06f0b935c12e1">stm32l476xx.h</a></li>
<li>IS_TIM_BKIN2_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga64ee0eb39ee44221618c397a8f74c7b8">stm32l476xx.h</a></li>
<li>IS_TIM_BREAK_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d">stm32l476xx.h</a></li>
<li>IS_TIM_BREAKSOURCE_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga99d4e13b270b8dba4bce38dc3dd32e1f">stm32l476xx.h</a></li>
<li>IS_TIM_CC1_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464">stm32l476xx.h</a></li>
<li>IS_TIM_CC2_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c">stm32l476xx.h</a></li>
<li>IS_TIM_CC3_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e">stm32l476xx.h</a></li>
<li>IS_TIM_CC4_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07">stm32l476xx.h</a></li>
<li>IS_TIM_CC5_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga792dfa11e701c0e2dad3ed9e6b32fdff">stm32l476xx.h</a></li>
<li>IS_TIM_CC6_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga41866b98e60d00f42889a97271d2fefa">stm32l476xx.h</a></li>
<li>IS_TIM_CCDMA_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga8111ef18a809cd882ef327399fdbfc8f">stm32l476xx.h</a></li>
<li>IS_TIM_CCX_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e">stm32l476xx.h</a></li>
<li>IS_TIM_CCXN_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga7181cfd1649c4e65e24b7c863e94a54f">stm32l476xx.h</a></li>
<li>IS_TIM_CLOCK_DIVISION_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a">stm32l476xx.h</a></li>
<li>IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga0ca20886f56bf7611ad511433b9caade">stm32l476xx.h</a></li>
<li>IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga7beb8f84094e6a1567d10177cc4fdae9">stm32l476xx.h</a></li>
<li>IS_TIM_CLOCKSOURCE_ITRX_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df">stm32l476xx.h</a></li>
<li>IS_TIM_CLOCKSOURCE_TIX_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gacbd23fd1f9f73dc249b16c89131a671c">stm32l476xx.h</a></li>
<li>IS_TIM_COMBINED3PHASEPWM_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga51daa1c0bd3d45064f3e7a77ca35bc1d">stm32l476xx.h</a></li>
<li>IS_TIM_COMMUTATION_EVENT_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga5f61206c3c8b20784f9d237dce300afd">stm32l476xx.h</a></li>
<li>IS_TIM_COUNTER_MODE_SELECT_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be">stm32l476xx.h</a></li>
<li>IS_TIM_DMA_CC_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gad80a186286ce3daa92249a8d52111aaf">stm32l476xx.h</a></li>
<li>IS_TIM_DMA_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371">stm32l476xx.h</a></li>
<li>IS_TIM_DMABURST_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e">stm32l476xx.h</a></li>
<li>IS_TIM_ENCODER_INTERFACE_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gacb14170c4996e004849647d8cb626402">stm32l476xx.h</a></li>
<li>IS_TIM_ETR_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gac71942c3817f1a893ef84fefe69496b7">stm32l476xx.h</a></li>
<li>IS_TIM_ETRSEL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gad7e5f47436a6e962b6f5d9e0599e0ecb">stm32l476xx.h</a></li>
<li>IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga979ea18ba0931f5ed15cc2f3ac84794b">stm32l476xx.h</a></li>
<li>IS_TIM_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98">stm32l476xx.h</a></li>
<li>IS_TIM_MASTER_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga98104b1522d066b0c20205ca179d0eba">stm32l476xx.h</a></li>
<li>IS_TIM_OCXREF_CLEAR_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga7bf2abf939c55a4c8284c184735accdc">stm32l476xx.h</a></li>
<li>IS_TIM_REMAP_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9">stm32l476xx.h</a></li>
<li>IS_TIM_REPETITION_COUNTER_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga3b470612fd4c4e29fb985247056b1e07">stm32l476xx.h</a></li>
<li>IS_TIM_SLAVE_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14">stm32l476xx.h</a></li>
<li>IS_TIM_TRGO2_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga68305c0173caf4e109020403624d252f">stm32l476xx.h</a></li>
<li>IS_TIM_XOR_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga6e06388143bb7bb111c78a3686dd753a">stm32l476xx.h</a></li>
<li>IS_TSC_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gaf29af2609f6b7748104a965262e95475">stm32l476xx.h</a></li>
<li>IS_UART_DRIVER_ENABLE_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga98f122ffe4d77f03a13f682301e2d596">stm32l476xx.h</a></li>
<li>IS_UART_HALFDUPLEX_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">stm32l476xx.h</a></li>
<li>IS_UART_HWFLOW_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad">stm32l476xx.h</a></li>
<li>IS_UART_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gacbd2efab4cd39d4867c4dbeacb87e84b">stm32l476xx.h</a></li>
<li>IS_UART_LIN_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga7d2763df993c77cfa6e249ec7bc80482">stm32l476xx.h</a></li>
<li>IS_UART_WAKEUP_FROMSTOP_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga6303097822ab1977cc83f05319a10f1e">stm32l476xx.h</a></li>
<li>IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#ga4130cef42f8cada5a91c38b85f76939e">stm32l476xx.h</a></li>
<li>IS_USART_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gafbce654f84a7c994817453695ac91cbe">stm32l476xx.h</a></li>
<li>IS_WWDG_ALL_INSTANCE&#160;:&#160;<a class="el" href="group___exported__macros.html#gac2a8aaec233e19987232455643a04d6f">stm32l476xx.h</a></li>
<li>ITM&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">core_cm4.h</a></li>
<li>ITM_BASE&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e">core_cm4.h</a></li>
<li>ITM_LSR_Access_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37">core_cm4.h</a></li>
<li>ITM_LSR_Access_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0">core_cm4.h</a></li>
<li>ITM_LSR_ByteAcc_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4">core_cm4.h</a></li>
<li>ITM_LSR_ByteAcc_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e">core_cm4.h</a></li>
<li>ITM_LSR_Present_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017">core_cm4.h</a></li>
<li>ITM_LSR_Present_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d">core_cm4.h</a></li>
<li>ITM_RXBUFFER_EMPTY&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">core_cm4.h</a></li>
<li>ITM_TCR_BUSY_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f">core_cm4.h</a></li>
<li>ITM_TCR_BUSY_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484">core_cm4.h</a></li>
<li>ITM_TCR_DWTENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70">core_cm4.h</a></li>
<li>ITM_TCR_DWTENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e">core_cm4.h</a></li>
<li>ITM_TCR_GTSFREQ_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gade862cf009827f7f6748fc44c541b067">core_cm4.h</a></li>
<li>ITM_TCR_GTSFREQ_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1">core_cm4.h</a></li>
<li>ITM_TCR_ITMENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">core_cm4.h</a></li>
<li>ITM_TCR_ITMENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d">core_cm4.h</a></li>
<li>ITM_TCR_SWOENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a">core_cm4.h</a></li>
<li>ITM_TCR_SWOENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5">core_cm4.h</a></li>
<li>ITM_TCR_SYNCENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb">core_cm4.h</a></li>
<li>ITM_TCR_SYNCENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e">core_cm4.h</a></li>
<li>ITM_TCR_TraceBusID_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga60c20bd9649d1da5a2be8e656ba19a60">core_cm4.h</a></li>
<li>ITM_TCR_TraceBusID_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gaca0281de867f33114aac0636f7ce65d3">core_cm4.h</a></li>
<li>ITM_TCR_TSENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65">core_cm4.h</a></li>
<li>ITM_TCR_TSENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1">core_cm4.h</a></li>
<li>ITM_TCR_TSPrescale_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">core_cm4.h</a></li>
<li>ITM_TCR_TSPrescale_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473">core_cm4.h</a></li>
<li>ITM_TPR_PRIVMASK_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b">core_cm4.h</a></li>
<li>ITM_TPR_PRIVMASK_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8">core_cm4.h</a></li>
<li>IWDG&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">stm32l476xx.h</a></li>
<li>IWDG_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">stm32l476xx.h</a></li>
<li>IWDG_KR_KEY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">stm32l476xx.h</a></li>
<li>IWDG_KR_KEY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">stm32l476xx.h</a></li>
<li>IWDG_KR_KEY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c">stm32l476xx.h</a></li>
<li>IWDG_PR_PR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">stm32l476xx.h</a></li>
<li>IWDG_PR_PR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">stm32l476xx.h</a></li>
<li>IWDG_PR_PR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">stm32l476xx.h</a></li>
<li>IWDG_PR_PR_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">stm32l476xx.h</a></li>
<li>IWDG_PR_PR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">stm32l476xx.h</a></li>
<li>IWDG_PR_PR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">stm32l476xx.h</a></li>
<li>IWDG_RLR_RL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">stm32l476xx.h</a></li>
<li>IWDG_RLR_RL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">stm32l476xx.h</a></li>
<li>IWDG_RLR_RL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618">stm32l476xx.h</a></li>
<li>IWDG_SR_PVU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">stm32l476xx.h</a></li>
<li>IWDG_SR_PVU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">stm32l476xx.h</a></li>
<li>IWDG_SR_PVU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1">stm32l476xx.h</a></li>
<li>IWDG_SR_RVU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">stm32l476xx.h</a></li>
<li>IWDG_SR_RVU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">stm32l476xx.h</a></li>
<li>IWDG_SR_RVU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec">stm32l476xx.h</a></li>
<li>IWDG_SR_WVU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5">stm32l476xx.h</a></li>
<li>IWDG_SR_WVU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe">stm32l476xx.h</a></li>
<li>IWDG_SR_WVU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeaa2fb81a2cb62943ad2ef07503f40e">stm32l476xx.h</a></li>
<li>IWDG_WINR_WIN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d">stm32l476xx.h</a></li>
<li>IWDG_WINR_WIN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34">stm32l476xx.h</a></li>
<li>IWDG_WINR_WIN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga501905060a7f7c4c8a7735b679eecee8">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
