--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml lab5dpath.twx lab5dpath.ncd -o lab5dpath.twr lab5dpath.pcf

Design file:              lab5dpath.ncd
Physical constraint file: lab5dpath.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
din<0>      |    7.771(R)|   -4.441(R)|clk_BUFGP         |   0.000|
din<1>      |    7.473(R)|   -4.203(R)|clk_BUFGP         |   0.000|
din<2>      |    7.171(R)|   -3.961(R)|clk_BUFGP         |   0.000|
din<3>      |    7.449(R)|   -4.184(R)|clk_BUFGP         |   0.000|
din<4>      |    7.481(R)|   -4.209(R)|clk_BUFGP         |   0.000|
din<5>      |    7.864(R)|   -4.516(R)|clk_BUFGP         |   0.000|
din<6>      |    7.242(R)|   -4.018(R)|clk_BUFGP         |   0.000|
din<7>      |    7.236(R)|   -4.013(R)|clk_BUFGP         |   0.000|
din<8>      |    7.221(R)|   -4.001(R)|clk_BUFGP         |   0.000|
din<9>      |    8.553(R)|   -3.798(R)|clk_BUFGP         |   0.000|
irdy        |    3.066(R)|    0.594(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dout<0>     |    6.715(R)|clk_BUFGP         |   0.000|
dout<1>     |    7.400(R)|clk_BUFGP         |   0.000|
dout<2>     |    7.754(R)|clk_BUFGP         |   0.000|
dout<3>     |    7.835(R)|clk_BUFGP         |   0.000|
dout<4>     |    7.188(R)|clk_BUFGP         |   0.000|
dout<5>     |    7.352(R)|clk_BUFGP         |   0.000|
dout<6>     |    7.193(R)|clk_BUFGP         |   0.000|
dout<7>     |    7.331(R)|clk_BUFGP         |   0.000|
dout<8>     |    7.468(R)|clk_BUFGP         |   0.000|
dout<9>     |    6.663(R)|clk_BUFGP         |   0.000|
ordy        |    7.679(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.660|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Sep 26 15:31:30 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



