

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 04:32:28 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  197129332|  197129995|  1.971 sec|  1.971 sec|  197129332|  197129995|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv3_Pipeline_IN_K_L_fu_474  |conv3_Pipeline_IN_K_L  |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
        |grp_conv3_Pipeline_KR_KC_fu_483   |conv3_Pipeline_KR_KC   |       85|       85|  0.850 us|  0.850 us|   85|   85|       no|
        |grp_conv3_Pipeline_RELU_fu_498    |conv3_Pipeline_RELU    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_conv3_Pipeline_4_fu_506       |conv3_Pipeline_4       |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_conv3_Pipeline_RELU4_fu_516   |conv3_Pipeline_RELU4   |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_conv3_Pipeline_6_fu_524       |conv3_Pipeline_6       |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_conv3_Pipeline_BW_fu_534      |conv3_Pipeline_BW      |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_conv3_Pipeline_BW5_fu_541     |conv3_Pipeline_BW5     |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_conv3_Pipeline_BW6_fu_548     |conv3_Pipeline_BW6     |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+
        |               |    Latency (cycles)   |     Iteration     |  Initiation Interval  |  Trip |          |
        |   Loop Name   |    min    |    max    |      Latency      |  achieved |   target  | Count | Pipelined|
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+
        |- TILE_ROW     |  197129331|  197129994|  3865281 ~ 3865294|          -|          -|     51|        no|
        | + LOAD_INPUT  |     227008|     227008|               7094|          -|          -|     32|        no|
        |  ++ BH        |       7092|       7092|                788|          -|          -|      9|        no|
        |   +++ PAD     |          2|          2|                  1|          -|          -|      2|        no|
        |   +++ BH.2    |        765|        765|                  3|          -|          -|    255|        no|
        | + IN_ROW_COL  |    3631200|    3631200|                 89|          -|          -|  40800|        no|
        | + BH          |       4701|       4709|               1567|          -|          -|      3|        no|
        | + BH          |       1554|       1557|                777|          -|          -|      2|        no|
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1233|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     730|   1535|    -|
|Memory           |      144|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1278|    -|
|Register         |        -|    -|    1013|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      144|    1|    1743|   4046|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       33|   ~0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+----+-----+-----+-----+
    |             Instance             |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-----------------------+---------+----+-----+-----+-----+
    |grp_conv3_Pipeline_4_fu_506       |conv3_Pipeline_4       |        0|   0|   46|   97|    0|
    |grp_conv3_Pipeline_6_fu_524       |conv3_Pipeline_6       |        0|   0|   46|   97|    0|
    |grp_conv3_Pipeline_BW_fu_534      |conv3_Pipeline_BW      |        0|   0|   10|   75|    0|
    |grp_conv3_Pipeline_BW5_fu_541     |conv3_Pipeline_BW5     |        0|   0|   10|   75|    0|
    |grp_conv3_Pipeline_BW6_fu_548     |conv3_Pipeline_BW6     |        0|   0|   10|   75|    0|
    |grp_conv3_Pipeline_IN_K_L_fu_474  |conv3_Pipeline_IN_K_L  |        0|   0|   66|  289|    0|
    |grp_conv3_Pipeline_KR_KC_fu_483   |conv3_Pipeline_KR_KC   |        0|   1|  228|  293|    0|
    |grp_conv3_Pipeline_RELU_fu_498    |conv3_Pipeline_RELU    |        0|   0|  157|  236|    0|
    |grp_conv3_Pipeline_RELU4_fu_516   |conv3_Pipeline_RELU4   |        0|   0|  157|  236|    0|
    |mul_10ns_10ns_17_1_1_U239         |mul_10ns_10ns_17_1_1   |        0|   0|    0|   62|    0|
    +----------------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                             |                       |        0|   1|  730| 1535|    0|
    +----------------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory        |                 Module                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_fm_buffer_U     |conv3_input_fm_buffer_RAM_AUTO_1R1W     |      138|  0|   0|    0|  74592|   32|     1|      2386944|
    |output_fm_buffer_0_U  |conv3_output_fm_buffer_0_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1275|   32|     1|        40800|
    |weight_buffer_0_U     |conv3_weight_buffer_0_RAM_AUTO_1R1W     |        2|  0|   0|    0|    800|   32|     1|        25600|
    +----------------------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                 |                                        |      144|  0|   0|    0|  76667|   96|     3|      2453344|
    +----------------------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln125_fu_1282_p2              |         +|   0|  0|  10|           3|           2|
    |add_ln128_1_fu_1172_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln128_2_fu_1197_p2            |         +|   0|  0|  16|           9|           9|
    |add_ln128_3_fu_1236_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln128_fu_1133_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln33_fu_1384_p2               |         +|   0|  0|  15|           8|           3|
    |add_ln40_1_fu_925_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln40_fu_931_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln42_1_fu_1044_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln42_fu_977_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln43_fu_1038_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln53_1_fu_1093_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln53_fu_1075_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln65_1_fu_1348_p2             |         +|   0|  0|  10|           3|           2|
    |add_ln65_2_fu_1378_p2             |         +|   0|  0|  10|           3|           2|
    |add_ln65_fu_1323_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln80_1_fu_601_p2              |         +|   0|  0|  30|          23|          18|
    |add_ln80_fu_635_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln81_fu_670_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln84_1_fu_686_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln84_fu_676_p2                |         +|   0|  0|  12|           4|           3|
    |add_ln86_1_fu_770_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln86_fu_765_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln87_fu_795_p2                |         +|   0|  0|  71|          64|          10|
    |add_ln90_fu_853_p2                |         +|   0|  0|   9|           2|           1|
    |add_ln92_1_fu_649_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln92_2_fu_833_p2              |         +|   0|  0|  24|          17|          17|
    |add_ln92_fu_623_p2                |         +|   0|  0|  17|          10|          10|
    |add_ln93_1_fu_869_p2              |         +|   0|  0|  24|          17|          17|
    |add_ln93_fu_859_p2                |         +|   0|  0|  16|           9|           9|
    |arrayidx36612_sum_i_fu_895_p2     |         +|   0|  0|  16|           9|           2|
    |empty_59_fu_889_p2                |         +|   0|  0|  15|           8|           1|
    |empty_61_fu_905_p2                |         +|   0|  0|  24|          17|          17|
    |empty_64_fu_1027_p2               |         +|   0|  0|  17|          11|          11|
    |empty_63_fu_1017_p2               |         -|   0|  0|  17|          11|          11|
    |sub_ln128_1_fu_1226_p2            |         -|   0|  0|  27|          20|          20|
    |sub_ln128_fu_1162_p2              |         -|   0|  0|  27|          20|          20|
    |sub_ln131_2_fu_1261_p2            |         -|   0|  0|  18|          11|          11|
    |sub_ln131_fu_1122_p2              |         -|   0|  0|  18|          11|          11|
    |sub_ln69_1_fu_1341_p2             |         -|   0|  0|  18|          11|          11|
    |sub_ln69_2_fu_1366_p2             |         -|   0|  0|  18|          11|          11|
    |sub_ln69_fu_1316_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln86_fu_755_p2                |         -|   0|  0|  27|          20|          20|
    |and_ln40_fu_971_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state49                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state61_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |exitcond257_fu_883_p2             |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln125_1_fu_1268_p2           |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln125_fu_1104_p2             |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln33_fu_587_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln40_fu_919_p2               |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln42_fu_937_p2               |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln43_fu_965_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln56_fu_699_p2               |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln65_1_fu_1372_p2            |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln65_fu_1298_p2              |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln80_fu_629_p2               |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln81_fu_664_p2               |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln90_fu_847_p2               |      icmp|   0|  0|  10|           2|           3|
    |or_ln128_fu_1187_p2               |        or|   0|  0|   3|           3|           1|
    |or_ln42_fu_983_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_721_p2                 |        or|   0|  0|   2|           1|           1|
    |hclamp_fu_727_p3                  |    select|   0|  0|  10|           1|          10|
    |select_ln40_1_fu_951_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln40_fu_943_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln42_1_fu_997_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln42_2_fu_1050_p3          |    select|   0|  0|  10|           1|           1|
    |select_ln42_fu_989_p3             |    select|   0|  0|   8|           1|           1|
    |select_ln55_fu_713_p3             |    select|   0|  0|   8|           1|           1|
    |xor_ln40_fu_959_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1233|         805|         670|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  273|         64|    1|         64|
    |bh_1_reg_450                 |    9|          2|    3|          6|
    |bh_reg_362                   |    9|          2|    4|          8|
    |bin_reg_340                  |    9|          2|    6|         12|
    |c_reg_439                    |    9|          2|    8|         16|
    |grp_fu_1675_ce               |   20|          4|    1|          4|
    |grp_fu_1675_p0               |   20|          4|   32|        128|
    |grp_fu_1675_p1               |   20|          4|   32|        128|
    |grp_fu_1679_ce               |    9|          2|    1|          2|
    |grp_fu_1683_ce               |   14|          3|    1|          3|
    |grp_fu_1683_opcode           |   14|          3|    5|         15|
    |grp_fu_1683_p0               |   14|          3|   32|         96|
    |grp_fu_1683_p1               |   14|          3|   32|         96|
    |h_2_fu_212                   |    9|          2|    8|         16|
    |h_reg_462                    |    9|          2|    3|          6|
    |i3_blk_n_AR                  |    9|          2|    1|          2|
    |i3_blk_n_R                   |    9|          2|    1|          2|
    |i_reg_406                    |    9|          2|    6|         12|
    |indvar_flatten27_reg_417     |    9|          2|   11|         22|
    |indvar_flatten42_reg_395     |    9|          2|   16|         32|
    |input_fm_buffer_address0     |   20|          4|   17|         68|
    |input_fm_buffer_ce0          |   14|          3|    1|          3|
    |input_fm_buffer_d0           |   14|          3|   32|         96|
    |loop_index_i_reg_384         |    9|          2|    8|         16|
    |m_axi_i3_ARADDR              |   14|          3|   64|        192|
    |m_axi_i3_ARLEN               |   14|          3|   32|         96|
    |m_axi_o_AWADDR               |   26|          5|   64|        320|
    |m_axi_o_AWBURST              |   14|          3|    2|          6|
    |m_axi_o_AWCACHE              |   14|          3|    4|         12|
    |m_axi_o_AWID                 |   14|          3|    1|          3|
    |m_axi_o_AWLEN                |   20|          4|   32|        128|
    |m_axi_o_AWLOCK               |   14|          3|    2|          6|
    |m_axi_o_AWPROT               |   14|          3|    3|          9|
    |m_axi_o_AWQOS                |   14|          3|    4|         12|
    |m_axi_o_AWREGION             |   14|          3|    4|         12|
    |m_axi_o_AWSIZE               |   14|          3|    3|          9|
    |m_axi_o_AWUSER               |   14|          3|    1|          3|
    |m_axi_o_AWVALID              |   20|          4|    1|          4|
    |m_axi_o_BREADY               |   20|          4|    1|          4|
    |m_axi_o_WDATA                |   14|          3|   32|         96|
    |m_axi_o_WID                  |   14|          3|    1|          3|
    |m_axi_o_WLAST                |   14|          3|    1|          3|
    |m_axi_o_WSTRB                |   14|          3|    4|         12|
    |m_axi_o_WUSER                |   14|          3|    1|          3|
    |m_axi_o_WVALID               |   14|          3|    1|          3|
    |m_axi_w3_ARADDR              |   14|          3|   64|        192|
    |m_axi_w3_ARBURST             |    9|          2|    2|          4|
    |m_axi_w3_ARCACHE             |    9|          2|    4|          8|
    |m_axi_w3_ARID                |    9|          2|    1|          2|
    |m_axi_w3_ARLEN               |   14|          3|   32|         96|
    |m_axi_w3_ARLOCK              |    9|          2|    2|          4|
    |m_axi_w3_ARPROT              |    9|          2|    3|          6|
    |m_axi_w3_ARQOS               |    9|          2|    4|          8|
    |m_axi_w3_ARREGION            |    9|          2|    4|          8|
    |m_axi_w3_ARSIZE              |    9|          2|    3|          6|
    |m_axi_w3_ARUSER              |    9|          2|    1|          2|
    |m_axi_w3_ARVALID             |   14|          3|    1|          3|
    |m_axi_w3_RREADY              |    9|          2|    1|          2|
    |o_blk_n_AW                   |    9|          2|    1|          2|
    |o_blk_n_B                    |    9|          2|    1|          2|
    |output_fm_buffer_0_address0  |   54|         10|   11|        110|
    |output_fm_buffer_0_ce0       |   49|          9|    1|          9|
    |output_fm_buffer_0_d0        |   37|          7|   32|        224|
    |output_fm_buffer_0_we0       |   37|          7|    1|          7|
    |p_reg_373                    |    9|          2|    2|          4|
    |phi_mul_reg_351              |    9|          2|   23|         46|
    |r_reg_428                    |    9|          2|    3|          6|
    |w3_blk_n_AR                  |    9|          2|    1|          2|
    |weight_buffer_0_address0     |   14|          3|   10|         30|
    |weight_buffer_0_ce0          |   14|          3|    1|          3|
    |weight_buffer_0_we0          |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 1278|        274|  730|       2577|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln125_reg_1638                             |   3|   0|    3|          0|
    |add_ln128_3_reg_1613                           |  64|   0|   64|          0|
    |add_ln40_1_reg_1535                            |  16|   0|   16|          0|
    |add_ln43_reg_1565                              |   8|   0|    8|          0|
    |add_ln53_1_reg_1580                            |   9|   0|    9|          0|
    |add_ln53_reg_1575                              |  10|   0|   10|          0|
    |add_ln65_2_reg_1670                            |   3|   0|    3|          0|
    |add_ln80_1_reg_1451                            |  23|   0|   23|          0|
    |add_ln80_reg_1464                              |   6|   0|    6|          0|
    |add_ln81_reg_1484                              |   4|   0|    4|          0|
    |add_ln92_reg_1456                              |  10|   0|   10|          0|
    |ap_CS_fsm                                      |  63|   0|   63|          0|
    |bh_1_reg_450                                   |   3|   0|    3|          0|
    |bh_reg_362                                     |   4|   0|    4|          0|
    |bin_reg_340                                    |   6|   0|    6|          0|
    |c_reg_439                                      |   8|   0|    8|          0|
    |empty_59_reg_1522                              |   8|   0|    8|          0|
    |empty_61_reg_1527                              |  17|   0|   17|          0|
    |grp_conv3_Pipeline_4_fu_506_ap_start_reg       |   1|   0|    1|          0|
    |grp_conv3_Pipeline_6_fu_524_ap_start_reg       |   1|   0|    1|          0|
    |grp_conv3_Pipeline_BW5_fu_541_ap_start_reg     |   1|   0|    1|          0|
    |grp_conv3_Pipeline_BW6_fu_548_ap_start_reg     |   1|   0|    1|          0|
    |grp_conv3_Pipeline_BW_fu_534_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv3_Pipeline_IN_K_L_fu_474_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv3_Pipeline_KR_KC_fu_483_ap_start_reg   |   1|   0|    1|          0|
    |grp_conv3_Pipeline_RELU4_fu_516_ap_start_reg   |   1|   0|    1|          0|
    |grp_conv3_Pipeline_RELU_fu_498_ap_start_reg    |   1|   0|    1|          0|
    |h_2_fu_212                                     |   8|   0|    8|          0|
    |h_reg_462                                      |   3|   0|    3|          0|
    |i3_addr_1_reg_1495                             |  64|   0|   64|          0|
    |i3_addr_reg_1489                               |  64|   0|   64|          0|
    |i_reg_406                                      |   6|   0|    6|          0|
    |icmp_ln125_reg_1590                            |   1|   0|    1|          0|
    |icmp_ln65_reg_1648                             |   1|   0|    1|          0|
    |indvar_flatten27_reg_417                       |  11|   0|   11|          0|
    |indvar_flatten42_reg_395                       |  16|   0|   16|          0|
    |left_reg_1501                                  |  32|   0|   32|          0|
    |loop_index_i_reg_384                           |   8|   0|    8|          0|
    |mul_ln81_reg_1474                              |  17|   0|   17|          0|
    |or_ln128_reg_1606                              |   2|   0|    3|          1|
    |output_fm_buffer_0_addr_reg_1560               |  11|   0|   11|          0|
    |output_fm_buffer_0_load_reg_1585               |  32|   0|   32|          0|
    |p_reg_373                                      |   2|   0|    2|          0|
    |phi_mul_reg_351                                |  23|   0|   23|          0|
    |r_reg_428                                      |   3|   0|    3|          0|
    |reg_555                                        |  32|   0|   32|          0|
    |right_reg_1506                                 |  32|   0|   32|          0|
    |select_ln40_1_reg_1540                         |   6|   0|    6|          0|
    |select_ln42_1_reg_1554                         |   3|   0|    3|          0|
    |select_ln42_2_reg_1570                         |  11|   0|   11|          0|
    |select_ln42_reg_1549                           |   8|   0|    8|          0|
    |sub_ln131_2_reg_1623                           |  10|   0|   11|          1|
    |sub_ln131_reg_1594                             |  11|   0|   11|          0|
    |sub_ln69_1_reg_1657                            |  11|   0|   11|          0|
    |sub_ln69_2_reg_1662                            |  11|   0|   11|          0|
    |sub_ln69_reg_1652                              |  11|   0|   11|          0|
    |trunc_ln138_1_reg_1632                         |  62|   0|   62|          0|
    |trunc_ln6_reg_1600                             |  62|   0|   62|          0|
    |trunc_ln_reg_1424                              |  62|   0|   62|          0|
    |w3_addr_reg_1429                               |  64|   0|   64|          0|
    |zext_ln121_1_reg_1445                          |   8|   0|    9|          1|
    |zext_ln121_reg_1440                            |   8|   0|   10|          2|
    |zext_ln81_reg_1469                             |  23|   0|   64|         41|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |1013|   0| 1059|         46|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_340_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_340_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_340_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_340_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_340_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_344_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_344_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_344_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_344_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_348_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_348_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_348_p_opcode   |  out|    5|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_348_p_dout0    |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_348_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|m_axi_i3_AWVALID      |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWREADY      |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWADDR       |  out|   64|       m_axi|                    i3|       pointer|
|m_axi_i3_AWID         |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWLEN        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_AWSIZE       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_AWBURST      |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_AWLOCK       |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_AWCACHE      |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWPROT       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_AWQOS        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWREGION     |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWUSER       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WVALID       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WREADY       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WDATA        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_WSTRB        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_WLAST        |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WID          |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WUSER        |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARVALID      |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARREADY      |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARADDR       |  out|   64|       m_axi|                    i3|       pointer|
|m_axi_i3_ARID         |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARLEN        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_ARSIZE       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_ARBURST      |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_ARLOCK       |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_ARCACHE      |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARPROT       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_ARQOS        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARREGION     |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARUSER       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RVALID       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RREADY       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RDATA        |   in|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_RLAST        |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RID          |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RFIFONUM     |   in|   13|       m_axi|                    i3|       pointer|
|m_axi_i3_RUSER        |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RRESP        |   in|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_BVALID       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BREADY       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BRESP        |   in|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_BID          |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BUSER        |   in|    1|       m_axi|                    i3|       pointer|
|input_ftmap           |   in|   64|     ap_none|           input_ftmap|        scalar|
|m_axi_w3_AWVALID      |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWREADY      |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWADDR       |  out|   64|       m_axi|                    w3|       pointer|
|m_axi_w3_AWID         |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWLEN        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_AWSIZE       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_AWBURST      |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_AWLOCK       |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_AWCACHE      |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWPROT       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_AWQOS        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWREGION     |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWUSER       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WVALID       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WREADY       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WDATA        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_WSTRB        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_WLAST        |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WID          |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WUSER        |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARVALID      |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARREADY      |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARADDR       |  out|   64|       m_axi|                    w3|       pointer|
|m_axi_w3_ARID         |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARLEN        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_ARSIZE       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_ARBURST      |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_ARLOCK       |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_ARCACHE      |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARPROT       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_ARQOS        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARREGION     |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARUSER       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RVALID       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RREADY       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RDATA        |   in|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_RLAST        |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RID          |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RFIFONUM     |   in|   13|       m_axi|                    w3|       pointer|
|m_axi_w3_RUSER        |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RRESP        |   in|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_BVALID       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BREADY       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BRESP        |   in|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_BID          |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BUSER        |   in|    1|       m_axi|                    w3|       pointer|
|conv3_weights         |   in|   64|     ap_none|         conv3_weights|        scalar|
|conv3_biases_0_0_val  |   in|   32|     ap_none|  conv3_biases_0_0_val|        scalar|
|m_axi_o_AWVALID       |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWREADY       |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWADDR        |  out|   64|       m_axi|                     o|       pointer|
|m_axi_o_AWID          |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWLEN         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_AWSIZE        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_AWBURST       |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_AWLOCK        |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_AWCACHE       |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWPROT        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_AWQOS         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWREGION      |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWUSER        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WVALID        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WREADY        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_WDATA         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_WSTRB         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_WLAST         |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WID           |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WUSER         |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARVALID       |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARREADY       |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARADDR        |  out|   64|       m_axi|                     o|       pointer|
|m_axi_o_ARID          |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARLEN         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_ARSIZE        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_ARBURST       |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_ARLOCK        |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_ARCACHE       |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARPROT        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_ARQOS         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARREGION      |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARUSER        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_RVALID        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RREADY        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_RDATA         |   in|   32|       m_axi|                     o|       pointer|
|m_axi_o_RLAST         |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RID           |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RFIFONUM      |   in|   13|       m_axi|                     o|       pointer|
|m_axi_o_RUSER         |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RRESP         |   in|    2|       m_axi|                     o|       pointer|
|m_axi_o_BVALID        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_BREADY        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_BRESP         |   in|    2|       m_axi|                     o|       pointer|
|m_axi_o_BID           |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_BUSER         |   in|    1|       m_axi|                     o|       pointer|
|output_ftmap          |   in|   64|     ap_none|          output_ftmap|        scalar|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 15 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 4 
25 --> 26 
26 --> 24 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 41 
38 --> 39 
39 --> 40 
40 --> 37 
41 --> 42 49 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 58 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 41 
58 --> 59 61 
59 --> 60 
60 --> 61 
61 --> 62 2 
62 --> 63 
63 --> 58 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%h_2 = alloca i32 1"   --->   Operation 64 'alloca' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 65 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val"   --->   Operation 66 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights"   --->   Operation 67 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 68 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 69 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_25, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_5, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_26, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 73 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i62 %trunc_ln" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 74 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln108" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 75 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln33 = store i8 0, i8 %h_2" [src/conv3.cpp:33]   --->   Operation 76 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln33 = br void %TILE_IN" [src/conv3.cpp:33]   --->   Operation 77 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h_2" [src/conv3.cpp:33]   --->   Operation 78 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.76ns)   --->   "%icmp_ln33 = icmp_eq  i8 %h_3, i8 255" [src/conv3.cpp:33]   --->   Operation 79 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %TILE_IN.split, void %for.end76" [src/conv3.cpp:33]   --->   Operation 80 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %h_3" [src/conv3.cpp:121->src/conv3.cpp:58]   --->   Operation 81 'zext' 'zext_ln121' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i8 %h_3" [src/conv3.cpp:121->src/conv3.cpp:58]   --->   Operation 82 'zext' 'zext_ln121_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:33]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv3.cpp:33]   --->   Operation 84 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln80 = br void %BH.i" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 85 'br' 'br_ln80' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [src/conv3.cpp:61]   --->   Operation 86 'ret' 'ret_ln61' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.92>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%bin = phi i6 %add_ln80, void %for.inc45.i, i6 0, void %TILE_IN.split" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 87 'phi' 'bin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%phi_mul = phi i23 %add_ln80_1, void %for.inc45.i, i23 0, void %TILE_IN.split" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 88 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.92ns)   --->   "%add_ln80_1 = add i23 %phi_mul, i23 260100" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 89 'add' 'add_ln80_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i6 %bin" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 90 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %bin, i3 0" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 91 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i9 %tmp_s" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 92 'zext' 'zext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.77ns)   --->   "%add_ln92 = add i10 %zext_ln92_1, i10 %zext_ln92" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 93 'add' 'add_ln92' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.78ns)   --->   "%icmp_ln80 = icmp_eq  i6 %bin, i6 32" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 94 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln80 = add i6 %bin, i6 1" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 95 'add' 'add_ln80' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %BH.i.split, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 96 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 98 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i23 %phi_mul" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 99 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.42ns)   --->   "%br_ln81 = br void %PAD.i" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 100 'br' 'br_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%bh = phi i4 %add_ln81, void %for.inc42.i, i4 0, void %BH.i.split" [src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 101 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i4 %bh" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 102 'zext' 'zext_ln92_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln92_1 = add i10 %add_ln92, i10 %zext_ln92_2" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 103 'add' 'add_ln92_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i10 %add_ln92_1" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 104 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.11ns)   --->   "%mul_ln81 = mul i17 %zext_ln81_1, i17 259" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 105 'mul' 'mul_ln81' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.79ns)   --->   "%icmp_ln81 = icmp_eq  i4 %bh, i4 9" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 106 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.79ns)   --->   "%add_ln81 = add i4 %bh, i4 1" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 107 'add' 'add_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %PAD.i.split, void %for.inc45.i" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 108 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln84 = add i4 %bh, i4 14" [src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 109 'add' 'add_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i4 %add_ln84" [src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 110 'sext' 'sext_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.76ns)   --->   "%add_ln84_1 = add i10 %sext_ln84, i10 %zext_ln121" [src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 111 'add' 'add_ln84_1' <Predicate = (!icmp_ln81)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln84_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 112 'bitselect' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln84_1, i10 254" [src/srcnn.cpp:56->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 113 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln81)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln84_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 114 'bitselect' 'tmp_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_2, i10 0, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 115 'select' 'select_ln55' <Predicate = (!icmp_ln81)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 116 'or' 'or_ln55' <Predicate = (!icmp_ln81)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln84_1" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 117 'select' 'hclamp' <Predicate = (!icmp_ln81)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln86_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 119 'bitconcatenate' 'shl_ln86_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i12 %shl_ln86_1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 120 'sext' 'sext_ln86' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.89ns)   --->   "%sub_ln86 = sub i20 %shl_ln, i20 %sext_ln86" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 121 'sub' 'sub_ln86' <Predicate = (!icmp_ln81)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i20 %sub_ln86" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 122 'sext' 'sext_ln86_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln86 = add i64 %sext_ln86_2, i64 %input_ftmap_read" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 123 'add' 'add_ln86' <Predicate = (!icmp_ln81)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln86_1 = add i64 %add_ln86, i64 %zext_ln81" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 124 'add' 'add_ln86_1' <Predicate = (!icmp_ln81)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln86_1, i32 2, i32 63" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 125 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i62 %trunc_ln4" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 126 'sext' 'sext_ln86_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln86_1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 127 'getelementptr' 'i3_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.08ns)   --->   "%add_ln87 = add i64 %add_ln86_1, i64 1016" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 128 'add' 'add_ln87' <Predicate = (!icmp_ln81)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln87, i32 2, i32 63" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 129 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i62 %trunc_ln5" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 130 'sext' 'sext_ln87' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln87" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 131 'getelementptr' 'i3_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln80 = br void %BH.i" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 132 'br' 'br_ln80' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 133 [8/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 133 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 134 [7/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 134 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 135 [8/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 135 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 136 [6/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 136 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 137 [7/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 137 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 138 [5/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 138 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 139 [6/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 139 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 140 [4/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 140 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 141 [5/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 141 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 142 [3/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 142 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 143 [4/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 143 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 144 [2/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 144 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 145 [3/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 145 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 146 [1/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 146 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 147 [2/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 147 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 148 [1/1] (7.30ns)   --->   "%i3_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %i3_addr" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 148 'read' 'i3_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 149 [1/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 149 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 151 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i3_addr_read_1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 152 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (7.30ns)   --->   "%i3_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %i3_addr_1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 153 'read' 'i3_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i3_addr_1_read" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 154 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln90 = br void %for.inc.i" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 155 'br' 'br_ln90' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.87>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%p = phi i2 %add_ln90, void %for.inc.i.split, i2 0, void %PAD.i.split" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 156 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln92_3 = zext i2 %p" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 157 'zext' 'zext_ln92_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.86ns)   --->   "%add_ln92_2 = add i17 %mul_ln81, i17 %zext_ln92_3" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 158 'add' 'add_ln92_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln92_4 = zext i17 %add_ln92_2" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 159 'zext' 'zext_ln92_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln92_4" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 160 'getelementptr' 'input_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i2 %p" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 161 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.54ns)   --->   "%icmp_ln90 = icmp_eq  i2 %p, i2 2" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 162 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.54ns)   --->   "%add_ln90 = add i2 %p, i2 1" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 163 'add' 'add_ln90' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc.i.split, void %for.end.i" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 164 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 166 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln92 = store i32 %left, i17 %input_fm_buffer_addr" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 167 'store' 'store_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_15 : Operation 168 [1/1] (0.77ns)   --->   "%add_ln93 = add i9 %zext_ln90, i9 257" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 168 'add' 'add_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i9 %add_ln93" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 169 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.86ns)   --->   "%add_ln93_1 = add i17 %mul_ln81, i17 %zext_ln93" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 170 'add' 'add_ln93_1' <Predicate = (!icmp_ln90)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i17 %add_ln93_1" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 171 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln93_1" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 172 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 %right, i17 %input_fm_buffer_addr_1" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 173 'store' 'store_ln93' <Predicate = (!icmp_ln90)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc.i" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 174 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 175 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 176 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 177 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 178 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 179 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 180 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 181 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 182 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 183 [1/1] (0.42ns)   --->   "%br_ln97 = br void %load-store-loop.i" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 183 'br' 'br_ln97' <Predicate = true> <Delay = 0.42>

State 24 <SV = 23> <Delay = 1.62>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_59, void %load-store-loop.i.split"   --->   Operation 184 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 185 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.76ns)   --->   "%exitcond257 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 186 'icmp' 'exitcond257' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 187 [1/1] (0.76ns)   --->   "%empty_59 = add i8 %loop_index_i, i8 1"   --->   Operation 187 'add' 'empty_59' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond257, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 188 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 2"   --->   Operation 189 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond257)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast180 = zext i9 %arrayidx36612_sum_i"   --->   Operation 190 'zext' 'arrayidx36612_sum_i_cast180' <Predicate = (!exitcond257)> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.86ns)   --->   "%empty_61 = add i17 %mul_ln81, i17 %arrayidx36612_sum_i_cast180" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 191 'add' 'empty_61' <Predicate = (!exitcond257)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln81 = br void %PAD.i" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 192 'br' 'br_ln81' <Predicate = (exitcond257)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 193 [1/1] (7.30ns)   --->   "%i3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %i3_addr" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 193 'read' 'i3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%empty_60 = bitcast i32 %i3_addr_read" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 195 'bitcast' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%p_cast185 = zext i17 %empty_61" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 196 'zext' 'p_cast185' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast185" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 197 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %empty_60, i17 %input_fm_buffer_addr_2" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 198 'store' 'store_ln86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 199 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 27 <SV = 3> <Delay = 7.30>
ST_27 : Operation 200 [8/8] (7.30ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 200 'readreq' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 4> <Delay = 7.30>
ST_28 : Operation 201 [7/8] (7.30ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 201 'readreq' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 5> <Delay = 7.30>
ST_29 : Operation 202 [6/8] (7.30ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 202 'readreq' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 6> <Delay = 7.30>
ST_30 : Operation 203 [5/8] (7.30ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 203 'readreq' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 7> <Delay = 7.30>
ST_31 : Operation 204 [4/8] (7.30ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 204 'readreq' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 8> <Delay = 7.30>
ST_32 : Operation 205 [3/8] (7.30ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 205 'readreq' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 9> <Delay = 7.30>
ST_33 : Operation 206 [2/8] (7.30ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 206 'readreq' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 10> <Delay = 7.30>
ST_34 : Operation 207 [1/8] (7.30ns)   --->   "%empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 207 'readreq' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 11> <Delay = 0.00>
ST_35 : Operation 208 [2/2] (0.00ns)   --->   "%call_ln108 = call void @conv3_Pipeline_IN_K_L, i32 %w3, i62 %trunc_ln, i32 %weight_buffer_0" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 208 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 12> <Delay = 0.42>
ST_36 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln108 = call void @conv3_Pipeline_IN_K_L, i32 %w3, i62 %trunc_ln, i32 %weight_buffer_0" [src/conv3.cpp:108->src/conv3.cpp:37]   --->   Operation 209 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 210 [1/1] (0.42ns)   --->   "%br_ln40 = br void %KR" [src/conv3.cpp:40]   --->   Operation 210 'br' 'br_ln40' <Predicate = true> <Delay = 0.42>

State 37 <SV = 13> <Delay = 4.03>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i16 %add_ln40_1, void %for.inc62, i16 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:40]   --->   Operation 211 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%i = phi i6 %select_ln40_1, void %for.inc62, i6 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:40]   --->   Operation 212 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i11 %select_ln42_2, void %for.inc62, i11 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:42]   --->   Operation 213 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%r = phi i3 %select_ln42_1, void %for.inc62, i3 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:42]   --->   Operation 214 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%c = phi i8 %add_ln43, void %for.inc62, i8 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:43]   --->   Operation 215 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.85ns)   --->   "%icmp_ln40 = icmp_eq  i16 %indvar_flatten42, i16 40800" [src/conv3.cpp:40]   --->   Operation 216 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 217 [1/1] (0.85ns)   --->   "%add_ln40_1 = add i16 %indvar_flatten42, i16 1" [src/conv3.cpp:40]   --->   Operation 217 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc62, void %RELU.0.i.preheader" [src/conv3.cpp:40]   --->   Operation 218 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 219 [1/1] (0.78ns)   --->   "%add_ln40 = add i6 %i, i6 1" [src/conv3.cpp:40]   --->   Operation 219 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 220 [1/1] (0.79ns)   --->   "%icmp_ln42 = icmp_eq  i11 %indvar_flatten27, i11 1275" [src/conv3.cpp:42]   --->   Operation 220 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 221 [1/1] (0.20ns)   --->   "%select_ln40 = select i1 %icmp_ln42, i3 0, i3 %r" [src/conv3.cpp:40]   --->   Operation 221 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 222 [1/1] (0.38ns)   --->   "%select_ln40_1 = select i1 %icmp_ln42, i6 %add_ln40, i6 %i" [src/conv3.cpp:40]   --->   Operation 222 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %icmp_ln42, i1 1" [src/conv3.cpp:40]   --->   Operation 223 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 224 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i8 %c, i8 255" [src/conv3.cpp:43]   --->   Operation 224 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 225 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %icmp_ln43, i1 %xor_ln40" [src/conv3.cpp:40]   --->   Operation 225 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 226 [1/1] (0.67ns)   --->   "%add_ln42 = add i3 %select_ln40, i3 1" [src/conv3.cpp:42]   --->   Operation 226 'add' 'add_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%or_ln42 = or i1 %and_ln40, i1 %icmp_ln42" [src/conv3.cpp:42]   --->   Operation 227 'or' 'or_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 228 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %or_ln42, i8 0, i8 %c" [src/conv3.cpp:42]   --->   Operation 228 'select' 'select_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 229 [1/1] (0.20ns)   --->   "%select_ln42_1 = select i1 %and_ln40, i3 %add_ln42, i3 %select_ln40" [src/conv3.cpp:42]   --->   Operation 229 'select' 'select_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 230 [1/1] (0.00ns)   --->   "%select_ln42_1_cast = zext i3 %select_ln42_1" [src/conv3.cpp:42]   --->   Operation 230 'zext' 'select_ln42_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 231 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %select_ln42_1, i8 0" [src/conv3.cpp:42]   --->   Operation 231 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_63 = sub i11 %p_shl1, i11 %select_ln42_1_cast" [src/conv3.cpp:42]   --->   Operation 232 'sub' 'empty_63' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 233 [1/1] (0.00ns)   --->   "%select_ln42_cast = zext i8 %select_ln42" [src/conv3.cpp:42]   --->   Operation 233 'zext' 'select_ln42_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 234 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_64 = add i11 %empty_63, i11 %select_ln42_cast" [src/conv3.cpp:42]   --->   Operation 234 'add' 'empty_64' <Predicate = (!icmp_ln40)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 235 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_64" [src/conv3.cpp:42]   --->   Operation 235 'zext' 'p_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 236 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast" [src/conv3.cpp:42]   --->   Operation 236 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 237 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i11 %output_fm_buffer_0_addr" [src/conv3.cpp:53]   --->   Operation 237 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_37 : Operation 238 [1/1] (0.76ns)   --->   "%add_ln43 = add i8 %select_ln42, i8 1" [src/conv3.cpp:43]   --->   Operation 238 'add' 'add_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 239 [1/1] (0.79ns)   --->   "%add_ln42_1 = add i11 %indvar_flatten27, i11 1" [src/conv3.cpp:42]   --->   Operation 239 'add' 'add_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 240 [1/1] (0.38ns)   --->   "%select_ln42_2 = select i1 %icmp_ln42, i11 1, i11 %add_ln42_1" [src/conv3.cpp:42]   --->   Operation 240 'select' 'select_ln42_2' <Predicate = (!icmp_ln40)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 241 [1/1] (0.42ns)   --->   "%br_ln125 = br void %RELU.0.i" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 241 'br' 'br_ln125' <Predicate = (icmp_ln40)> <Delay = 0.42>

State 38 <SV = 14> <Delay = 4.60>
ST_38 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i6 %select_ln40_1" [src/conv3.cpp:53]   --->   Operation 242 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln53_7 = zext i6 %select_ln40_1" [src/conv3.cpp:53]   --->   Operation 243 'zext' 'zext_ln53_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln40_1, i3 0" [src/conv3.cpp:53]   --->   Operation 244 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln53_8 = zext i9 %tmp_3" [src/conv3.cpp:53]   --->   Operation 245 'zext' 'zext_ln53_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 246 [1/1] (0.77ns)   --->   "%add_ln53 = add i10 %zext_ln53_8, i10 %zext_ln53_7" [src/conv3.cpp:53]   --->   Operation 246 'add' 'add_ln53' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln40_1, i2 0" [src/conv3.cpp:53]   --->   Operation 247 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln53_9 = zext i8 %tmp_4" [src/conv3.cpp:53]   --->   Operation 248 'zext' 'zext_ln53_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 249 [1/1] (0.76ns)   --->   "%add_ln53_1 = add i9 %zext_ln53_9, i9 %zext_ln53" [src/conv3.cpp:53]   --->   Operation 249 'add' 'add_ln53_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 250 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i11 %output_fm_buffer_0_addr" [src/conv3.cpp:53]   --->   Operation 250 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_38 : Operation 251 [2/2] (3.36ns)   --->   "%call_ln53 = call void @conv3_Pipeline_KR_KC, i32 %output_fm_buffer_0_load, i9 %add_ln53_1, i3 %select_ln42_1, i10 %add_ln53, i8 %select_ln42, i32 %p_loc, i32 %weight_buffer_0, i32 %input_fm_buffer" [src/conv3.cpp:53]   --->   Operation 251 'call' 'call_ln53' <Predicate = true> <Delay = 3.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 15> <Delay = 0.00>
ST_39 : Operation 252 [1/2] (0.00ns)   --->   "%call_ln53 = call void @conv3_Pipeline_KR_KC, i32 %output_fm_buffer_0_load, i9 %add_ln53_1, i3 %select_ln42_1, i10 %add_ln53, i8 %select_ln42, i32 %p_loc, i32 %weight_buffer_0, i32 %input_fm_buffer" [src/conv3.cpp:53]   --->   Operation 252 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 16> <Delay = 1.23>
ST_40 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 253 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40800, i64 40800, i64 40800"   --->   Operation 254 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 255 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:43]   --->   Operation 256 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 257 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 257 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 258 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %p_loc_load, i11 %output_fm_buffer_0_addr" [src/conv3.cpp:53]   --->   Operation 258 'store' 'store_ln53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_40 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln43 = br void %KR" [src/conv3.cpp:43]   --->   Operation 259 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 41 <SV = 14> <Delay = 2.83>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%bh_1 = phi i3 %add_ln125, void %for.body8.1.i.preheader, i3 0, void %RELU.0.i.preheader" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 260 'phi' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 261 [1/1] (0.67ns)   --->   "%icmp_ln125 = icmp_ult  i3 %bh_1, i3 5" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 261 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 262 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i3 %bh_1" [src/conv3.cpp:131->src/conv3.cpp:58]   --->   Operation 263 'zext' 'zext_ln131' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %bh_1, i8 0" [src/conv3.cpp:131->src/conv3.cpp:58]   --->   Operation 264 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 265 [1/1] (0.79ns)   --->   "%sub_ln131 = sub i11 %tmp_5, i11 %zext_ln131" [src/conv3.cpp:131->src/conv3.cpp:58]   --->   Operation 265 'sub' 'sub_ln131' <Predicate = (icmp_ln125)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i3 %bh_1" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 266 'zext' 'zext_ln125' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 267 [2/2] (2.03ns)   --->   "%call_ln131 = call void @conv3_Pipeline_RELU, i11 %sub_ln131, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:131->src/conv3.cpp:58]   --->   Operation 267 'call' 'call_ln131' <Predicate = (icmp_ln125)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 268 [1/1] (0.76ns)   --->   "%add_ln128 = add i9 %zext_ln125, i9 %zext_ln121_1" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 268 'add' 'add_ln128' <Predicate = (icmp_ln125)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln128, i10 0" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 269 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i19 %shl_ln1" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 270 'zext' 'zext_ln128' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln128_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln128, i2 0" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 271 'bitconcatenate' 'shl_ln128_1' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i11 %shl_ln128_1" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 272 'zext' 'zext_ln128_1' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 273 [1/1] (0.88ns)   --->   "%sub_ln128 = sub i20 %zext_ln128, i20 %zext_ln128_1" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 273 'sub' 'sub_ln128' <Predicate = (icmp_ln125)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i20 %sub_ln128" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 274 'sext' 'sext_ln128' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 275 [1/1] (1.08ns)   --->   "%add_ln128_1 = add i64 %sext_ln128, i64 %output_ftmap_read" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 275 'add' 'add_ln128_1' <Predicate = (icmp_ln125)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln128_1, i32 2, i32 63" [src/conv3.cpp:138->src/conv3.cpp:58]   --->   Operation 276 'partselect' 'trunc_ln6' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 277 [1/1] (0.00ns)   --->   "%or_ln128 = or i3 %bh_1, i3 1" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 277 'or' 'or_ln128' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln128_2 = zext i3 %or_ln128" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 278 'zext' 'zext_ln128_2' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 279 [1/1] (0.76ns)   --->   "%add_ln128_2 = add i9 %zext_ln128_2, i9 %zext_ln121_1" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 279 'add' 'add_ln128_2' <Predicate = (icmp_ln125)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln128_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln128_2, i10 0" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 280 'bitconcatenate' 'shl_ln128_2' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln128_3 = zext i19 %shl_ln128_2" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 281 'zext' 'zext_ln128_3' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln128_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln128_2, i2 0" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 282 'bitconcatenate' 'shl_ln128_3' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln128_4 = zext i11 %shl_ln128_3" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 283 'zext' 'zext_ln128_4' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (0.88ns)   --->   "%sub_ln128_1 = sub i20 %zext_ln128_3, i20 %zext_ln128_4" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 284 'sub' 'sub_ln128_1' <Predicate = (icmp_ln125)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln128_1 = sext i20 %sub_ln128_1" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 285 'sext' 'sext_ln128_1' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_41 : Operation 286 [1/1] (1.08ns)   --->   "%add_ln128_3 = add i64 %sext_ln128_1, i64 %output_ftmap_read" [src/conv3.cpp:128->src/conv3.cpp:58]   --->   Operation 286 'add' 'add_ln128_3' <Predicate = (icmp_ln125)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 7.30>
ST_42 : Operation 287 [1/2] (0.00ns)   --->   "%call_ln131 = call void @conv3_Pipeline_RELU, i11 %sub_ln131, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:131->src/conv3.cpp:58]   --->   Operation 287 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i62 %trunc_ln6" [src/conv3.cpp:138->src/conv3.cpp:58]   --->   Operation 288 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 289 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln138" [src/conv3.cpp:138->src/conv3.cpp:58]   --->   Operation 289 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 290 [1/1] (7.30ns)   --->   "%empty_65 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr, i32 255" [src/conv3.cpp:138->src/conv3.cpp:58]   --->   Operation 290 'writereq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 16> <Delay = 2.03>
ST_43 : Operation 291 [2/2] (2.03ns)   --->   "%call_ln138 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln6, i11 %sub_ln131, i32 %output_fm_buffer_0" [src/conv3.cpp:138->src/conv3.cpp:58]   --->   Operation 291 'call' 'call_ln138' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 17> <Delay = 0.00>
ST_44 : Operation 292 [1/2] (0.00ns)   --->   "%call_ln138 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln6, i11 %sub_ln131, i32 %output_fm_buffer_0" [src/conv3.cpp:138->src/conv3.cpp:58]   --->   Operation 292 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 18> <Delay = 7.30>
ST_45 : Operation 293 [5/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 293 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 19> <Delay = 7.30>
ST_46 : Operation 294 [4/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 294 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 20> <Delay = 7.30>
ST_47 : Operation 295 [3/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 295 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 21> <Delay = 7.30>
ST_48 : Operation 296 [2/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 296 'writeresp' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 22> <Delay = 7.30>
ST_49 : Operation 297 [1/1] (0.00ns)   --->   "%speclooptripcount_ln125 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 297 'speclooptripcount' 'speclooptripcount_ln125' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_49 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 298 'specloopname' 'specloopname_ln125' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_49 : Operation 299 [1/5] (7.30ns)   --->   "%empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 299 'writeresp' 'empty_66' <Predicate = (icmp_ln125)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln131_8 = zext i3 %or_ln128" [src/conv3.cpp:131->src/conv3.cpp:58]   --->   Operation 300 'zext' 'zext_ln131_8' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_49 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %or_ln128, i8 0" [src/conv3.cpp:131->src/conv3.cpp:58]   --->   Operation 301 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_49 : Operation 302 [1/1] (0.79ns)   --->   "%sub_ln131_2 = sub i11 %tmp_6, i11 %zext_ln131_8" [src/conv3.cpp:131->src/conv3.cpp:58]   --->   Operation 302 'sub' 'sub_ln131_2' <Predicate = (icmp_ln125)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 303 [1/1] (0.67ns)   --->   "%icmp_ln125_1 = icmp_ult  i3 %or_ln128, i3 5" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 303 'icmp' 'icmp_ln125_1' <Predicate = (icmp_ln125)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 304 'br' 'br_ln125' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_49 : Operation 305 [2/2] (2.03ns)   --->   "%call_ln131 = call void @conv3_Pipeline_RELU4, i11 %sub_ln131_2, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:131->src/conv3.cpp:58]   --->   Operation 305 'call' 'call_ln131' <Predicate = (icmp_ln125 & icmp_ln125_1)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln138_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln128_3, i32 2, i32 63" [src/conv3.cpp:138->src/conv3.cpp:58]   --->   Operation 306 'partselect' 'trunc_ln138_1' <Predicate = (icmp_ln125 & icmp_ln125_1)> <Delay = 0.00>
ST_49 : Operation 307 [1/1] (0.67ns)   --->   "%add_ln125 = add i3 %bh_1, i3 2" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 307 'add' 'add_ln125' <Predicate = (icmp_ln125 & icmp_ln125_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 308 [1/1] (0.42ns)   --->   "%br_ln65 = br void %BW.0.i.i" [src/conv3.cpp:65->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 308 'br' 'br_ln65' <Predicate = (!icmp_ln125_1) | (!icmp_ln125)> <Delay = 0.42>

State 50 <SV = 23> <Delay = 7.30>
ST_50 : Operation 309 [1/2] (0.00ns)   --->   "%call_ln131 = call void @conv3_Pipeline_RELU4, i11 %sub_ln131_2, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:131->src/conv3.cpp:58]   --->   Operation 309 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i62 %trunc_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:58]   --->   Operation 310 'sext' 'sext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 311 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:58]   --->   Operation 311 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 312 [1/1] (7.30ns)   --->   "%empty_67 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr_1, i32 255" [src/conv3.cpp:138->src/conv3.cpp:58]   --->   Operation 312 'writereq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 24> <Delay = 2.03>
ST_51 : Operation 313 [2/2] (2.03ns)   --->   "%call_ln138 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln138_1, i11 %sub_ln131_2, i32 %output_fm_buffer_0" [src/conv3.cpp:138->src/conv3.cpp:58]   --->   Operation 313 'call' 'call_ln138' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 25> <Delay = 0.00>
ST_52 : Operation 314 [1/2] (0.00ns)   --->   "%call_ln138 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln138_1, i11 %sub_ln131_2, i32 %output_fm_buffer_0" [src/conv3.cpp:138->src/conv3.cpp:58]   --->   Operation 314 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 26> <Delay = 7.30>
ST_53 : Operation 315 [5/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 315 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 27> <Delay = 7.30>
ST_54 : Operation 316 [4/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 316 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 28> <Delay = 7.30>
ST_55 : Operation 317 [3/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 317 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 29> <Delay = 7.30>
ST_56 : Operation 318 [2/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 318 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 30> <Delay = 7.30>
ST_57 : Operation 319 [1/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 319 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln125 = br void %RELU.0.i" [src/conv3.cpp:125->src/conv3.cpp:58]   --->   Operation 320 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>

State 58 <SV = 23> <Delay = 2.83>
ST_58 : Operation 321 [1/1] (0.00ns)   --->   "%h = phi i3 %add_ln65_2, void %for.inc.2.i.i.preheader, i3 0, void %for.end50.i" [src/conv3.cpp:65->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 321 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 322 [1/1] (0.67ns)   --->   "%icmp_ln65 = icmp_ult  i3 %h, i3 5" [src/conv3.cpp:65->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 322 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %BW.0.i.i.split" [src/conv3.cpp:65->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 323 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %h" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 324 'zext' 'zext_ln69' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_58 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %h, i8 0" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 325 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_58 : Operation 326 [1/1] (0.79ns)   --->   "%sub_ln69 = sub i11 %tmp_7, i11 %zext_ln69" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 326 'sub' 'sub_ln69' <Predicate = (icmp_ln65)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 327 [2/2] (2.03ns)   --->   "%call_ln69 = call void @conv3_Pipeline_BW, i11 %sub_ln69, i32 %output_fm_buffer_0" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 327 'call' 'call_ln69' <Predicate = (icmp_ln65)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 24> <Delay = 0.00>
ST_59 : Operation 328 [1/2] (0.00ns)   --->   "%call_ln69 = call void @conv3_Pipeline_BW, i11 %sub_ln69, i32 %output_fm_buffer_0" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 328 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 25> <Delay = 3.50>
ST_60 : Operation 329 [1/1] (0.67ns)   --->   "%add_ln65 = add i3 %h, i3 1" [src/conv3.cpp:65->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 329 'add' 'add_ln65' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln69_4 = zext i3 %add_ln65" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 330 'zext' 'zext_ln69_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %add_ln65, i8 0" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 331 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 332 [1/1] (0.79ns)   --->   "%sub_ln69_1 = sub i11 %tmp_8, i11 %zext_ln69_4" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 332 'sub' 'sub_ln69_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 333 [2/2] (2.03ns)   --->   "%call_ln69 = call void @conv3_Pipeline_BW5, i11 %sub_ln69_1, i32 %output_fm_buffer_0" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 333 'call' 'call_ln69' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 26> <Delay = 1.77>
ST_61 : Operation 334 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:65->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 334 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_61 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv3.cpp:65->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 335 'specloopname' 'specloopname_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_61 : Operation 336 [1/2] (0.00ns)   --->   "%call_ln69 = call void @conv3_Pipeline_BW5, i11 %sub_ln69_1, i32 %output_fm_buffer_0" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 336 'call' 'call_ln69' <Predicate = (icmp_ln65)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 337 [1/1] (0.67ns)   --->   "%add_ln65_1 = add i3 %h, i3 2" [src/conv3.cpp:65->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 337 'add' 'add_ln65_1' <Predicate = (icmp_ln65)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln69_5 = zext i3 %add_ln65_1" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 338 'zext' 'zext_ln69_5' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_61 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %add_ln65_1, i8 0" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 339 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_61 : Operation 340 [1/1] (0.79ns)   --->   "%sub_ln69_2 = sub i11 %tmp_9, i11 %zext_ln69_5" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 340 'sub' 'sub_ln69_2' <Predicate = (icmp_ln65)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 341 [1/1] (0.67ns)   --->   "%icmp_ln65_1 = icmp_ult  i3 %add_ln65_1, i3 5" [src/conv3.cpp:65->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 341 'icmp' 'icmp_ln65_1' <Predicate = (icmp_ln65)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65_1, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %for.inc.2.i.i.preheader" [src/conv3.cpp:65->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 342 'br' 'br_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_61 : Operation 343 [1/1] (0.67ns)   --->   "%add_ln65_2 = add i3 %h, i3 3" [src/conv3.cpp:65->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 343 'add' 'add_ln65_2' <Predicate = (icmp_ln65 & icmp_ln65_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 344 [1/1] (0.76ns)   --->   "%add_ln33 = add i8 %h_3, i8 5" [src/conv3.cpp:33]   --->   Operation 344 'add' 'add_ln33' <Predicate = (!icmp_ln65_1) | (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 345 [1/1] (0.42ns)   --->   "%store_ln33 = store i8 %add_ln33, i8 %h_2" [src/conv3.cpp:33]   --->   Operation 345 'store' 'store_ln33' <Predicate = (!icmp_ln65_1) | (!icmp_ln65)> <Delay = 0.42>
ST_61 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln33 = br void %TILE_IN" [src/conv3.cpp:33]   --->   Operation 346 'br' 'br_ln33' <Predicate = (!icmp_ln65_1) | (!icmp_ln65)> <Delay = 0.00>

State 62 <SV = 27> <Delay = 2.03>
ST_62 : Operation 347 [2/2] (2.03ns)   --->   "%call_ln69 = call void @conv3_Pipeline_BW6, i11 %sub_ln69_2, i32 %output_fm_buffer_0" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 347 'call' 'call_ln69' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 28> <Delay = 0.00>
ST_63 : Operation 348 [1/2] (0.00ns)   --->   "%call_ln69 = call void @conv3_Pipeline_BW6, i11 %sub_ln69_2, i32 %output_fm_buffer_0" [src/conv3.cpp:69->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 348 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln65 = br void %BW.0.i.i" [src/conv3.cpp:65->src/conv3.cpp:141->src/conv3.cpp:58]   --->   Operation 349 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ weight_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h_2                         (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111]
output_ftmap_read           (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
conv3_biases_0_0_val_read   (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
conv3_weights_read          (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
input_ftmap_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
p_loc                       (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                    (partselect       ) [ 0011111111111111111111111111111111111111111111111111111111111111]
sext_ln108                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
w3_addr                     (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111111111111]
store_ln33                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln33                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
h_3                         (load             ) [ 0001111111111111111111111111111111111111111111111111111111111111]
icmp_ln33                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln33                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln121                  (zext             ) [ 0001111111111111111111111110000000000000000000000000000000000000]
zext_ln121_1                (zext             ) [ 0001111111111111111111111111111111111111111111111111111111000000]
speclooptripcount_ln33      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln33           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln80                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
ret_ln61                    (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bin                         (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000]
phi_mul                     (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000]
add_ln80_1                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
zext_ln92                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_s                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln92_1                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln92                    (add              ) [ 0000111111111111111111111110000000000000000000000000000000000000]
icmp_ln80                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln80                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln80                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln80      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln80           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln81                   (zext             ) [ 0000111111111111111111111110000000000000000000000000000000000000]
br_ln81                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
bh                          (phi              ) [ 0000100000000000000000000000000000000000000000000000000000000000]
zext_ln92_2                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln92_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln81_1                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mul_ln81                    (mul              ) [ 0000011111111111111111111110000000000000000000000000000000000000]
icmp_ln81                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln81                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln81                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln84                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln84                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln84_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp                         (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln56                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_2                       (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln55                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
or_ln55                     (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
hclamp                      (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln86_1                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln86                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln86                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln86_2                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln86                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln86_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln86_1                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
i3_addr                     (getelementptr    ) [ 0000011111111111111111111110000000000000000000000000000000000000]
add_ln87                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln87                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
i3_addr_1                   (getelementptr    ) [ 0000011111111110000000000000000000000000000000000000000000000000]
br_ln80                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
i3_load_req                 (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
i3_addr_read_1              (read             ) [ 0000000000000010000000000000000000000000000000000000000000000000]
i3_load_1_req               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln81      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln81           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
left                        (bitcast          ) [ 0000000000000001000000000000000000000000000000000000000000000000]
i3_addr_1_read              (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
right                       (bitcast          ) [ 0000000000000001000000000000000000000000000000000000000000000000]
br_ln90                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
p                           (phi              ) [ 0000000000000001000000000000000000000000000000000000000000000000]
zext_ln92_3                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln92_2                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln92_4                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln90                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln90                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln90                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln90                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln90      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln90           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln92                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln93                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln93                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln93_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln93_1                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln93                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln90                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
empty                       (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln97                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
loop_index_i                (phi              ) [ 0000000000000000000000001000000000000000000000000000000000000000]
loop_index_i_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
exitcond257                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
empty_59                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln0                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
arrayidx36612_sum_i         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
arrayidx36612_sum_i_cast180 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_61                    (add              ) [ 0000000000000000000000000110000000000000000000000000000000000000]
br_ln81                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
i3_addr_read                (read             ) [ 0000000000000000000000000010000000000000000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_60                    (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_cast185                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_2      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln86                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                      (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
empty_62                    (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln108                  (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln40                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
indvar_flatten42            (phi              ) [ 0000000000000000000000000000000000000100000000000000000000000000]
i                           (phi              ) [ 0000000000000000000000000000000000000100000000000000000000000000]
indvar_flatten27            (phi              ) [ 0000000000000000000000000000000000000100000000000000000000000000]
r                           (phi              ) [ 0000000000000000000000000000000000000100000000000000000000000000]
c                           (phi              ) [ 0000000000000000000000000000000000000100000000000000000000000000]
icmp_ln40                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln40_1                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln40                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln40                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln42                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln40                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln40_1               (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111]
xor_ln40                    (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
and_ln40                    (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln42                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
or_ln42                     (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln42                 (select           ) [ 0000000000000000000000000000000000000011000000000000000000000000]
select_ln42_1               (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111]
select_ln42_1_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_shl1                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_63                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln42_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_64                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_cast                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr     (getelementptr    ) [ 0000000000000000000000000000000000000011100000000000000000000000]
add_ln43                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln42_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln42_2               (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln125                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
zext_ln53                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln53_7                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_3                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln53_8                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln53                    (add              ) [ 0000000000000000000000000000000000000001000000000000000000000000]
tmp_4                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln53_9                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln53_1                  (add              ) [ 0000000000000000000000000000000000000001000000000000000000000000]
output_fm_buffer_0_load     (load             ) [ 0000000000000000000000000000000000000001000000000000000000000000]
call_ln53                   (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln43           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_loc_load                  (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln53                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln43                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
bh_1                        (phi              ) [ 0000000000000000000000000000000000000000011111111100000000000000]
icmp_ln125                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln125                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln131                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_5                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln131                   (sub              ) [ 0000000000000000000000000000000000000000001110000000000000000000]
zext_ln125                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln128                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln1                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln128                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln128_1                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln128_1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln128                   (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln128                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln128_1                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6                   (partselect       ) [ 0000000000000000000000000000000000000000001110000000000000000000]
or_ln128                    (or               ) [ 0000000000000000000000000000000000000000001111111100000000000000]
zext_ln128_2                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln128_2                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln128_2                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln128_3                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln128_3                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln128_4                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln128_1                 (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln128_1                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln128_3                 (add              ) [ 0000000000000000000000000000000000000000001111111100000000000000]
call_ln131                  (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln138                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
o_addr                      (getelementptr    ) [ 0011111111111111111111111111111111111111110111111111111111111111]
empty_65                    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln138                  (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln125     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln125          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_66                    (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln131_8                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_6                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln131_2                 (sub              ) [ 0000000000000000000000000000000000000000000000000011100000000000]
icmp_ln125_1                (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln125                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln138_1               (partselect       ) [ 0000000000000000000000000000000000000000000000000011100000000000]
add_ln125                   (add              ) [ 0011111111111111111111111111111111111111110000000011111111111111]
br_ln65                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
call_ln131                  (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln138_1                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
o_addr_1                    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000001111111000000]
empty_67                    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln138                  (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_68                    (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln125                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
h                           (phi              ) [ 0000000000000000000000000000000000000000000000000000000000111100]
icmp_ln65                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln65                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln69                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_7                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln69                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000010000]
call_ln69                   (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln65                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln69_4                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_8                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln69_1                  (sub              ) [ 0011111111111111111111111111111111111111111111111111111111100111]
speclooptripcount_ln65      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln65           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln69                   (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln65_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln69_5                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_9                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln69_2                  (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000011]
icmp_ln65_1                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln65                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln65_2                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111100011]
add_ln33                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln33                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln33                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln69                   (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln65                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_IN_K_L"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_KR_KC"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU4"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_BW5"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_BW6"/></StgValue>
</bind>
</comp>

<comp id="212" class="1004" name="h_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_loc_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="output_ftmap_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv3_biases_0_0_val_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="conv3_weights_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_ftmap_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_readreq_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="0" index="2" bw="9" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i3_load_req/5 empty/16 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_readreq_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i3_load_1_req/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="9"/>
<pin id="261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i3_addr_read_1/13 i3_addr_read/25 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i3_addr_1_read_read_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="10"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i3_addr_1_read/14 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_readreq_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="3"/>
<pin id="274" dir="0" index="2" bw="11" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_62/27 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_writeresp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="9" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_65/42 empty_66/45 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_writeresp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="9" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_67/50 empty_68/53 "/>
</bind>
</comp>

<comp id="294" class="1004" name="input_fm_buffer_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="17" slack="0"/>
<pin id="298" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/15 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="17" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="0"/>
<pin id="306" dir="0" index="4" bw="17" slack="1"/>
<pin id="307" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="309" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/15 store_ln93/15 store_ln86/26 "/>
</bind>
</comp>

<comp id="311" class="1004" name="input_fm_buffer_addr_1_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="17" slack="0"/>
<pin id="315" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_1/15 "/>
</bind>
</comp>

<comp id="319" class="1004" name="input_fm_buffer_addr_2_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="17" slack="0"/>
<pin id="323" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_2/26 "/>
</bind>
</comp>

<comp id="327" class="1004" name="output_fm_buffer_0_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="11" slack="0"/>
<pin id="331" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr/37 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_0_load/37 store_ln53/40 "/>
</bind>
</comp>

<comp id="340" class="1005" name="bin_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="1"/>
<pin id="342" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bin (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="bin_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bin/3 "/>
</bind>
</comp>

<comp id="351" class="1005" name="phi_mul_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="23" slack="1"/>
<pin id="353" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="phi_mul_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="23" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="bh_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="bh_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/4 "/>
</bind>
</comp>

<comp id="373" class="1005" name="p_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="1"/>
<pin id="375" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/15 "/>
</bind>
</comp>

<comp id="384" class="1005" name="loop_index_i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="loop_index_i_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i/24 "/>
</bind>
</comp>

<comp id="395" class="1005" name="indvar_flatten42_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="1"/>
<pin id="397" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten42 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="indvar_flatten42_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="1" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten42/37 "/>
</bind>
</comp>

<comp id="406" class="1005" name="i_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="1"/>
<pin id="408" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="i_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="1" slack="1"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/37 "/>
</bind>
</comp>

<comp id="417" class="1005" name="indvar_flatten27_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="1"/>
<pin id="419" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten27 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="indvar_flatten27_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="1" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten27/37 "/>
</bind>
</comp>

<comp id="428" class="1005" name="r_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="1"/>
<pin id="430" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="r_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="0"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="1" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/37 "/>
</bind>
</comp>

<comp id="439" class="1005" name="c_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="1"/>
<pin id="441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="c_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="1" slack="1"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/37 "/>
</bind>
</comp>

<comp id="450" class="1005" name="bh_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="1"/>
<pin id="452" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh_1 (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="bh_1_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="1" slack="1"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh_1/41 "/>
</bind>
</comp>

<comp id="462" class="1005" name="h_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="1"/>
<pin id="464" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="h_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="1" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/58 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_conv3_Pipeline_IN_K_L_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="0" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="62" slack="11"/>
<pin id="478" dir="0" index="3" bw="32" slack="0"/>
<pin id="479" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln108/35 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_conv3_Pipeline_KR_KC_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="0" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="9" slack="0"/>
<pin id="487" dir="0" index="3" bw="3" slack="1"/>
<pin id="488" dir="0" index="4" bw="10" slack="0"/>
<pin id="489" dir="0" index="5" bw="8" slack="1"/>
<pin id="490" dir="0" index="6" bw="32" slack="14"/>
<pin id="491" dir="0" index="7" bw="32" slack="0"/>
<pin id="492" dir="0" index="8" bw="32" slack="0"/>
<pin id="493" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/38 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_conv3_Pipeline_RELU_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="0" slack="0"/>
<pin id="500" dir="0" index="1" bw="11" slack="0"/>
<pin id="501" dir="0" index="2" bw="32" slack="14"/>
<pin id="502" dir="0" index="3" bw="32" slack="0"/>
<pin id="503" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln131/41 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_conv3_Pipeline_4_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="0" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="62" slack="2"/>
<pin id="510" dir="0" index="3" bw="11" slack="2"/>
<pin id="511" dir="0" index="4" bw="32" slack="0"/>
<pin id="512" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/43 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_conv3_Pipeline_RELU4_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="0" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="0"/>
<pin id="519" dir="0" index="2" bw="32" slack="22"/>
<pin id="520" dir="0" index="3" bw="32" slack="0"/>
<pin id="521" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln131/49 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_conv3_Pipeline_6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="0" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="62" slack="2"/>
<pin id="528" dir="0" index="3" bw="11" slack="2"/>
<pin id="529" dir="0" index="4" bw="32" slack="0"/>
<pin id="530" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/51 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_conv3_Pipeline_BW_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="0" slack="0"/>
<pin id="536" dir="0" index="1" bw="11" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="0"/>
<pin id="538" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/58 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_conv3_Pipeline_BW5_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="0" slack="0"/>
<pin id="543" dir="0" index="1" bw="11" slack="0"/>
<pin id="544" dir="0" index="2" bw="32" slack="0"/>
<pin id="545" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/60 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_conv3_Pipeline_BW6_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="0" slack="0"/>
<pin id="550" dir="0" index="1" bw="11" slack="1"/>
<pin id="551" dir="0" index="2" bw="32" slack="0"/>
<pin id="552" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/62 "/>
</bind>
</comp>

<comp id="555" class="1005" name="reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_addr_read_1 i3_addr_read "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="62" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="0" index="2" bw="3" slack="0"/>
<pin id="563" dir="0" index="3" bw="7" slack="0"/>
<pin id="564" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln108_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="62" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="w3_addr_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="0"/>
<pin id="575" dir="0" index="1" bw="64" slack="0"/>
<pin id="576" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln33_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="h_3_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="1"/>
<pin id="586" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln33_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln121_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln121_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="1" index="1" bw="9" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_1/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln80_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="23" slack="0"/>
<pin id="603" dir="0" index="1" bw="19" slack="0"/>
<pin id="604" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln92_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="0"/>
<pin id="609" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_s_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="0"/>
<pin id="613" dir="0" index="1" bw="6" slack="0"/>
<pin id="614" dir="0" index="2" bw="1" slack="0"/>
<pin id="615" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln92_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="9" slack="0"/>
<pin id="621" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln92_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="0"/>
<pin id="625" dir="0" index="1" bw="6" slack="0"/>
<pin id="626" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="icmp_ln80_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="0"/>
<pin id="631" dir="0" index="1" bw="6" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln80_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln81_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="23" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln92_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_2/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln92_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="1"/>
<pin id="651" dir="0" index="1" bw="4" slack="0"/>
<pin id="652" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln81_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="0"/>
<pin id="656" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_1/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="mul_ln81_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="10" slack="0"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="1" index="2" bw="17" slack="11"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln81/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln81_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="0" index="1" bw="4" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln81_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln84_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="0" index="1" bw="2" slack="0"/>
<pin id="679" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sext_ln84_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln84_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="0"/>
<pin id="688" dir="0" index="1" bw="8" slack="2"/>
<pin id="689" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="10" slack="0"/>
<pin id="694" dir="0" index="2" bw="5" slack="0"/>
<pin id="695" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln56_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="0"/>
<pin id="701" dir="0" index="1" bw="10" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="10" slack="0"/>
<pin id="708" dir="0" index="2" bw="5" slack="0"/>
<pin id="709" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln55_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="10" slack="0"/>
<pin id="716" dir="0" index="2" bw="10" slack="0"/>
<pin id="717" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="or_ln55_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="hclamp_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="10" slack="0"/>
<pin id="730" dir="0" index="2" bw="10" slack="0"/>
<pin id="731" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hclamp/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="shl_ln_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="20" slack="0"/>
<pin id="737" dir="0" index="1" bw="10" slack="0"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="743" class="1004" name="shl_ln86_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="12" slack="0"/>
<pin id="745" dir="0" index="1" bw="10" slack="0"/>
<pin id="746" dir="0" index="2" bw="1" slack="0"/>
<pin id="747" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln86_1/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln86_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="12" slack="0"/>
<pin id="753" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sub_ln86_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="20" slack="0"/>
<pin id="757" dir="0" index="1" bw="12" slack="0"/>
<pin id="758" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln86/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln86_2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="20" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_2/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln86_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="20" slack="0"/>
<pin id="767" dir="0" index="1" bw="64" slack="3"/>
<pin id="768" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln86_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="0"/>
<pin id="772" dir="0" index="1" bw="23" slack="1"/>
<pin id="773" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="trunc_ln4_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="62" slack="0"/>
<pin id="777" dir="0" index="1" bw="64" slack="0"/>
<pin id="778" dir="0" index="2" bw="3" slack="0"/>
<pin id="779" dir="0" index="3" bw="7" slack="0"/>
<pin id="780" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sext_ln86_1_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="62" slack="0"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_1/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="i3_addr_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="0"/>
<pin id="791" dir="0" index="1" bw="64" slack="0"/>
<pin id="792" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln87_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="64" slack="0"/>
<pin id="797" dir="0" index="1" bw="11" slack="0"/>
<pin id="798" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln5_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="62" slack="0"/>
<pin id="803" dir="0" index="1" bw="64" slack="0"/>
<pin id="804" dir="0" index="2" bw="3" slack="0"/>
<pin id="805" dir="0" index="3" bw="7" slack="0"/>
<pin id="806" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sext_ln87_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="62" slack="0"/>
<pin id="813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="i3_addr_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="64" slack="0"/>
<pin id="817" dir="0" index="1" bw="64" slack="0"/>
<pin id="818" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_1/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="left_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="left/14 "/>
</bind>
</comp>

<comp id="825" class="1004" name="right_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="right/14 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln92_3_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="2" slack="0"/>
<pin id="831" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_3/15 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln92_2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="17" slack="11"/>
<pin id="835" dir="0" index="1" bw="2" slack="0"/>
<pin id="836" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_2/15 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln92_4_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="17" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_4/15 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln90_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="2" slack="0"/>
<pin id="845" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/15 "/>
</bind>
</comp>

<comp id="847" class="1004" name="icmp_ln90_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="0"/>
<pin id="849" dir="0" index="1" bw="2" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/15 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln90_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="2" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/15 "/>
</bind>
</comp>

<comp id="859" class="1004" name="add_ln93_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="2" slack="0"/>
<pin id="861" dir="0" index="1" bw="9" slack="0"/>
<pin id="862" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/15 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln93_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="9" slack="0"/>
<pin id="867" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/15 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln93_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="17" slack="11"/>
<pin id="871" dir="0" index="1" bw="9" slack="0"/>
<pin id="872" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/15 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln93_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="17" slack="0"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/15 "/>
</bind>
</comp>

<comp id="879" class="1004" name="loop_index_i_cast_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i_cast/24 "/>
</bind>
</comp>

<comp id="883" class="1004" name="exitcond257_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond257/24 "/>
</bind>
</comp>

<comp id="889" class="1004" name="empty_59_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_59/24 "/>
</bind>
</comp>

<comp id="895" class="1004" name="arrayidx36612_sum_i_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="3" slack="0"/>
<pin id="898" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx36612_sum_i/24 "/>
</bind>
</comp>

<comp id="901" class="1004" name="arrayidx36612_sum_i_cast180_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="9" slack="0"/>
<pin id="903" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx36612_sum_i_cast180/24 "/>
</bind>
</comp>

<comp id="905" class="1004" name="empty_61_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="17" slack="20"/>
<pin id="907" dir="0" index="1" bw="9" slack="0"/>
<pin id="908" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_61/24 "/>
</bind>
</comp>

<comp id="910" class="1004" name="empty_60_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_60/26 "/>
</bind>
</comp>

<comp id="915" class="1004" name="p_cast185_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="17" slack="2"/>
<pin id="917" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast185/26 "/>
</bind>
</comp>

<comp id="919" class="1004" name="icmp_ln40_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="0"/>
<pin id="921" dir="0" index="1" bw="16" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/37 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln40_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/37 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln40_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="6" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/37 "/>
</bind>
</comp>

<comp id="937" class="1004" name="icmp_ln42_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="11" slack="0"/>
<pin id="939" dir="0" index="1" bw="11" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/37 "/>
</bind>
</comp>

<comp id="943" class="1004" name="select_ln40_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="3" slack="0"/>
<pin id="946" dir="0" index="2" bw="3" slack="0"/>
<pin id="947" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/37 "/>
</bind>
</comp>

<comp id="951" class="1004" name="select_ln40_1_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="6" slack="0"/>
<pin id="954" dir="0" index="2" bw="6" slack="0"/>
<pin id="955" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/37 "/>
</bind>
</comp>

<comp id="959" class="1004" name="xor_ln40_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/37 "/>
</bind>
</comp>

<comp id="965" class="1004" name="icmp_ln43_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="8" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/37 "/>
</bind>
</comp>

<comp id="971" class="1004" name="and_ln40_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/37 "/>
</bind>
</comp>

<comp id="977" class="1004" name="add_ln42_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/37 "/>
</bind>
</comp>

<comp id="983" class="1004" name="or_ln42_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="1" slack="0"/>
<pin id="986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/37 "/>
</bind>
</comp>

<comp id="989" class="1004" name="select_ln42_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="8" slack="0"/>
<pin id="992" dir="0" index="2" bw="8" slack="0"/>
<pin id="993" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/37 "/>
</bind>
</comp>

<comp id="997" class="1004" name="select_ln42_1_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="3" slack="0"/>
<pin id="1000" dir="0" index="2" bw="3" slack="0"/>
<pin id="1001" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/37 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="select_ln42_1_cast_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="3" slack="0"/>
<pin id="1007" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln42_1_cast/37 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="p_shl1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="11" slack="0"/>
<pin id="1011" dir="0" index="1" bw="3" slack="0"/>
<pin id="1012" dir="0" index="2" bw="1" slack="0"/>
<pin id="1013" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/37 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="empty_63_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="11" slack="0"/>
<pin id="1019" dir="0" index="1" bw="3" slack="0"/>
<pin id="1020" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_63/37 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="select_ln42_cast_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="0"/>
<pin id="1025" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln42_cast/37 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="empty_64_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="11" slack="0"/>
<pin id="1029" dir="0" index="1" bw="8" slack="0"/>
<pin id="1030" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_64/37 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="p_cast_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="11" slack="0"/>
<pin id="1035" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/37 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="add_ln43_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/37 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="add_ln42_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="11" slack="0"/>
<pin id="1046" dir="0" index="1" bw="1" slack="0"/>
<pin id="1047" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/37 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="select_ln42_2_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="11" slack="0"/>
<pin id="1053" dir="0" index="2" bw="11" slack="0"/>
<pin id="1054" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_2/37 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln53_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="6" slack="1"/>
<pin id="1060" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/38 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="zext_ln53_7_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="6" slack="1"/>
<pin id="1063" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_7/38 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="tmp_3_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="9" slack="0"/>
<pin id="1066" dir="0" index="1" bw="6" slack="1"/>
<pin id="1067" dir="0" index="2" bw="1" slack="0"/>
<pin id="1068" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/38 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln53_8_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="9" slack="0"/>
<pin id="1073" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_8/38 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="add_ln53_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="9" slack="0"/>
<pin id="1077" dir="0" index="1" bw="6" slack="0"/>
<pin id="1078" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/38 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_4_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="8" slack="0"/>
<pin id="1084" dir="0" index="1" bw="6" slack="1"/>
<pin id="1085" dir="0" index="2" bw="1" slack="0"/>
<pin id="1086" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/38 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="zext_ln53_9_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="0"/>
<pin id="1091" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_9/38 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="add_ln53_1_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="0"/>
<pin id="1095" dir="0" index="1" bw="6" slack="0"/>
<pin id="1096" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/38 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="p_loc_load_load_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="16"/>
<pin id="1102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/40 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="icmp_ln125_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="3" slack="0"/>
<pin id="1106" dir="0" index="1" bw="3" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/41 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="zext_ln131_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="3" slack="0"/>
<pin id="1112" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/41 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp_5_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="11" slack="0"/>
<pin id="1116" dir="0" index="1" bw="3" slack="0"/>
<pin id="1117" dir="0" index="2" bw="1" slack="0"/>
<pin id="1118" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/41 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="sub_ln131_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="11" slack="0"/>
<pin id="1124" dir="0" index="1" bw="3" slack="0"/>
<pin id="1125" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln131/41 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="zext_ln125_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="3" slack="0"/>
<pin id="1131" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/41 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="add_ln128_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="3" slack="0"/>
<pin id="1135" dir="0" index="1" bw="8" slack="13"/>
<pin id="1136" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/41 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="shl_ln1_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="19" slack="0"/>
<pin id="1140" dir="0" index="1" bw="9" slack="0"/>
<pin id="1141" dir="0" index="2" bw="1" slack="0"/>
<pin id="1142" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/41 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="zext_ln128_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="19" slack="0"/>
<pin id="1148" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/41 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="shl_ln128_1_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="11" slack="0"/>
<pin id="1152" dir="0" index="1" bw="9" slack="0"/>
<pin id="1153" dir="0" index="2" bw="1" slack="0"/>
<pin id="1154" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln128_1/41 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="zext_ln128_1_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="11" slack="0"/>
<pin id="1160" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128_1/41 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="sub_ln128_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="19" slack="0"/>
<pin id="1164" dir="0" index="1" bw="11" slack="0"/>
<pin id="1165" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln128/41 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="sext_ln128_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="20" slack="0"/>
<pin id="1170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln128/41 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="add_ln128_1_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="20" slack="0"/>
<pin id="1174" dir="0" index="1" bw="64" slack="14"/>
<pin id="1175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_1/41 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="trunc_ln6_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="62" slack="0"/>
<pin id="1179" dir="0" index="1" bw="64" slack="0"/>
<pin id="1180" dir="0" index="2" bw="3" slack="0"/>
<pin id="1181" dir="0" index="3" bw="7" slack="0"/>
<pin id="1182" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/41 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="or_ln128_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="3" slack="0"/>
<pin id="1189" dir="0" index="1" bw="3" slack="0"/>
<pin id="1190" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln128/41 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="zext_ln128_2_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="3" slack="0"/>
<pin id="1195" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128_2/41 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="add_ln128_2_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="3" slack="0"/>
<pin id="1199" dir="0" index="1" bw="8" slack="13"/>
<pin id="1200" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_2/41 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="shl_ln128_2_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="19" slack="0"/>
<pin id="1204" dir="0" index="1" bw="9" slack="0"/>
<pin id="1205" dir="0" index="2" bw="1" slack="0"/>
<pin id="1206" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln128_2/41 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="zext_ln128_3_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="19" slack="0"/>
<pin id="1212" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128_3/41 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="shl_ln128_3_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="11" slack="0"/>
<pin id="1216" dir="0" index="1" bw="9" slack="0"/>
<pin id="1217" dir="0" index="2" bw="1" slack="0"/>
<pin id="1218" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln128_3/41 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="zext_ln128_4_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="11" slack="0"/>
<pin id="1224" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128_4/41 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="sub_ln128_1_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="19" slack="0"/>
<pin id="1228" dir="0" index="1" bw="11" slack="0"/>
<pin id="1229" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln128_1/41 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="sext_ln128_1_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="20" slack="0"/>
<pin id="1234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln128_1/41 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="add_ln128_3_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="20" slack="0"/>
<pin id="1238" dir="0" index="1" bw="64" slack="14"/>
<pin id="1239" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_3/41 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="sext_ln138_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="62" slack="1"/>
<pin id="1243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/42 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="o_addr_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="64" slack="0"/>
<pin id="1246" dir="0" index="1" bw="64" slack="0"/>
<pin id="1247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr/42 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="zext_ln131_8_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="3" slack="8"/>
<pin id="1253" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_8/49 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="tmp_6_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="11" slack="0"/>
<pin id="1256" dir="0" index="1" bw="3" slack="8"/>
<pin id="1257" dir="0" index="2" bw="1" slack="0"/>
<pin id="1258" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/49 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="sub_ln131_2_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="11" slack="0"/>
<pin id="1263" dir="0" index="1" bw="3" slack="0"/>
<pin id="1264" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln131_2/49 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="icmp_ln125_1_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="3" slack="8"/>
<pin id="1270" dir="0" index="1" bw="3" slack="0"/>
<pin id="1271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125_1/49 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="trunc_ln138_1_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="62" slack="0"/>
<pin id="1275" dir="0" index="1" bw="64" slack="8"/>
<pin id="1276" dir="0" index="2" bw="3" slack="0"/>
<pin id="1277" dir="0" index="3" bw="7" slack="0"/>
<pin id="1278" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln138_1/49 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="add_ln125_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="3" slack="8"/>
<pin id="1284" dir="0" index="1" bw="3" slack="0"/>
<pin id="1285" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/49 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="sext_ln138_1_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="62" slack="1"/>
<pin id="1290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138_1/50 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="o_addr_1_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="64" slack="0"/>
<pin id="1293" dir="0" index="1" bw="64" slack="0"/>
<pin id="1294" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr_1/50 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="icmp_ln65_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="3" slack="0"/>
<pin id="1300" dir="0" index="1" bw="3" slack="0"/>
<pin id="1301" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/58 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="zext_ln69_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="3" slack="0"/>
<pin id="1306" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/58 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="tmp_7_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="11" slack="0"/>
<pin id="1310" dir="0" index="1" bw="3" slack="0"/>
<pin id="1311" dir="0" index="2" bw="1" slack="0"/>
<pin id="1312" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/58 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="sub_ln69_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="11" slack="0"/>
<pin id="1318" dir="0" index="1" bw="3" slack="0"/>
<pin id="1319" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/58 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="add_ln65_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="3" slack="2"/>
<pin id="1325" dir="0" index="1" bw="1" slack="0"/>
<pin id="1326" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/60 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="zext_ln69_4_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="3" slack="0"/>
<pin id="1331" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_4/60 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="tmp_8_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="11" slack="0"/>
<pin id="1335" dir="0" index="1" bw="3" slack="0"/>
<pin id="1336" dir="0" index="2" bw="1" slack="0"/>
<pin id="1337" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/60 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="sub_ln69_1_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="11" slack="0"/>
<pin id="1343" dir="0" index="1" bw="3" slack="0"/>
<pin id="1344" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69_1/60 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="add_ln65_1_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="3" slack="3"/>
<pin id="1350" dir="0" index="1" bw="3" slack="0"/>
<pin id="1351" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/61 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="zext_ln69_5_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="3" slack="0"/>
<pin id="1356" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_5/61 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="tmp_9_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="11" slack="0"/>
<pin id="1360" dir="0" index="1" bw="3" slack="0"/>
<pin id="1361" dir="0" index="2" bw="1" slack="0"/>
<pin id="1362" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/61 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="sub_ln69_2_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="11" slack="0"/>
<pin id="1368" dir="0" index="1" bw="3" slack="0"/>
<pin id="1369" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69_2/61 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="icmp_ln65_1_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="3" slack="0"/>
<pin id="1374" dir="0" index="1" bw="3" slack="0"/>
<pin id="1375" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/61 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="add_ln65_2_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="3" slack="3"/>
<pin id="1380" dir="0" index="1" bw="3" slack="0"/>
<pin id="1381" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_2/61 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="add_ln33_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1386" dir="0" index="1" bw="4" slack="0"/>
<pin id="1387" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/61 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="store_ln33_store_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="8" slack="0"/>
<pin id="1391" dir="0" index="1" bw="8" slack="26"/>
<pin id="1392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/61 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="h_2_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="8" slack="0"/>
<pin id="1396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="output_ftmap_read_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="64" slack="14"/>
<pin id="1403" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1407" class="1005" name="conv3_biases_0_0_val_read_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="14"/>
<pin id="1409" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="1413" class="1005" name="input_ftmap_read_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="64" slack="3"/>
<pin id="1415" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1418" class="1005" name="p_loc_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="14"/>
<pin id="1420" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="1424" class="1005" name="trunc_ln_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="62" slack="11"/>
<pin id="1426" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1429" class="1005" name="w3_addr_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="32" slack="3"/>
<pin id="1431" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w3_addr "/>
</bind>
</comp>

<comp id="1440" class="1005" name="zext_ln121_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="10" slack="2"/>
<pin id="1442" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln121 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="zext_ln121_1_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="9" slack="13"/>
<pin id="1447" dir="1" index="1" bw="9" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln121_1 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="add_ln80_1_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="23" slack="0"/>
<pin id="1453" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="add_ln80_1 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="add_ln92_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="10" slack="1"/>
<pin id="1458" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="add_ln80_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="6" slack="0"/>
<pin id="1466" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="zext_ln81_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="64" slack="1"/>
<pin id="1471" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln81 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="mul_ln81_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="17" slack="11"/>
<pin id="1476" dir="1" index="1" bw="17" slack="11"/>
</pin_list>
<bind>
<opset="mul_ln81 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="add_ln81_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="4" slack="0"/>
<pin id="1486" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="i3_addr_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="1"/>
<pin id="1491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="1495" class="1005" name="i3_addr_1_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="32" slack="2"/>
<pin id="1497" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i3_addr_1 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="left_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="1"/>
<pin id="1503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="1506" class="1005" name="right_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="1514" class="1005" name="add_ln90_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="2" slack="0"/>
<pin id="1516" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="empty_59_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="8" slack="0"/>
<pin id="1524" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_59 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="empty_61_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="17" slack="2"/>
<pin id="1529" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="empty_61 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="add_ln40_1_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="16" slack="0"/>
<pin id="1537" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40_1 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="select_ln40_1_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="6" slack="0"/>
<pin id="1542" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40_1 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="select_ln42_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="8" slack="1"/>
<pin id="1551" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln42 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="select_ln42_1_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="3" slack="0"/>
<pin id="1556" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln42_1 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="output_fm_buffer_0_addr_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="11" slack="1"/>
<pin id="1562" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr "/>
</bind>
</comp>

<comp id="1565" class="1005" name="add_ln43_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="8" slack="0"/>
<pin id="1567" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="select_ln42_2_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="11" slack="0"/>
<pin id="1572" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln42_2 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="add_ln53_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="10" slack="1"/>
<pin id="1577" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="add_ln53_1_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="9" slack="1"/>
<pin id="1582" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53_1 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="output_fm_buffer_0_load_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="32" slack="1"/>
<pin id="1587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_load "/>
</bind>
</comp>

<comp id="1590" class="1005" name="icmp_ln125_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="1" slack="8"/>
<pin id="1592" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="sub_ln131_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="11" slack="1"/>
<pin id="1596" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln131 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="trunc_ln6_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="62" slack="1"/>
<pin id="1602" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="or_ln128_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="3" slack="8"/>
<pin id="1608" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="or_ln128 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="add_ln128_3_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="64" slack="8"/>
<pin id="1615" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln128_3 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="o_addr_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="3"/>
<pin id="1620" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr "/>
</bind>
</comp>

<comp id="1623" class="1005" name="sub_ln131_2_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="11" slack="1"/>
<pin id="1625" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln131_2 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="trunc_ln138_1_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="62" slack="1"/>
<pin id="1634" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln138_1 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="add_ln125_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="3" slack="1"/>
<pin id="1640" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln125 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="o_addr_1_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="3"/>
<pin id="1645" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr_1 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="icmp_ln65_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="1" slack="3"/>
<pin id="1650" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="sub_ln69_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="11" slack="1"/>
<pin id="1654" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln69 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="sub_ln69_1_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="11" slack="1"/>
<pin id="1659" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln69_1 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="sub_ln69_2_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="11" slack="1"/>
<pin id="1664" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln69_2 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="add_ln65_2_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="3" slack="1"/>
<pin id="1672" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65_2 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="grp_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1677" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1678" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 add15_0_i/3 add15_1_i/3 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="grp_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1681" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1682" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="grp_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1685" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1686" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/7 tmp_s/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="215"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="114" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="114" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="116" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="116" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="134" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="269"><net_src comp="136" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="270"><net_src comp="142" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="276"><net_src comp="134" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="146" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="188" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="136" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="285"><net_src comp="192" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="291"><net_src comp="188" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="136" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="192" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="122" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="310"><net_src comp="294" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="122" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="311" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="122" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="319" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="332"><net_src comp="18" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="122" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="72" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="88" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="110" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="58" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="150" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="152" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="78" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="442"><net_src comp="58" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="461"><net_src comp="454" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="465"><net_src comp="78" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="473"><net_src comp="466" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="480"><net_src comp="148" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="4" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="16" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="494"><net_src comp="170" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="495"><net_src comp="334" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="496"><net_src comp="16" pin="0"/><net_sink comp="483" pin=7"/></net>

<net id="497"><net_src comp="14" pin="0"/><net_sink comp="483" pin=8"/></net>

<net id="504"><net_src comp="182" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="18" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="513"><net_src comp="190" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="10" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="18" pin="0"/><net_sink comp="506" pin=4"/></net>

<net id="522"><net_src comp="196" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="18" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="531"><net_src comp="200" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="10" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="18" pin="0"/><net_sink comp="524" pin=4"/></net>

<net id="539"><net_src comp="202" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="18" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="204" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="18" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="210" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="18" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="558"><net_src comp="258" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="52" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="232" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="54" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="56" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="572"><net_src comp="559" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="4" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="58" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="60" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="584" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="584" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="355" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="74" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="344" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="76" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="344" pin="4"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="78" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="611" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="607" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="344" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="80" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="344" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="82" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="355" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="366" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="90" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="366" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="92" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="366" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="94" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="366" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="96" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="696"><net_src comp="98" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="686" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="100" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="703"><net_src comp="686" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="102" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="98" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="686" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="100" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="718"><net_src comp="705" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="104" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="102" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="691" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="699" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="713" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="686" pin="2"/><net_sink comp="727" pin=2"/></net>

<net id="740"><net_src comp="106" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="727" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="104" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="748"><net_src comp="108" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="727" pin="3"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="110" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="754"><net_src comp="743" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="735" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="761" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="774"><net_src comp="765" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="781"><net_src comp="52" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="770" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="783"><net_src comp="54" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="784"><net_src comp="56" pin="0"/><net_sink comp="775" pin=3"/></net>

<net id="788"><net_src comp="775" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="0" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="785" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="770" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="112" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="807"><net_src comp="52" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="795" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="54" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="810"><net_src comp="56" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="814"><net_src comp="801" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="0" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="811" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="555" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="263" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="377" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="841"><net_src comp="833" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="846"><net_src comp="377" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="377" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="124" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="377" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="126" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="843" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="132" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="868"><net_src comp="859" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="869" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="882"><net_src comp="388" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="388" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="60" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="388" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="138" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="879" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="140" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="555" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="918"><net_src comp="915" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="923"><net_src comp="399" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="154" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="399" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="156" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="410" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="82" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="421" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="158" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="948"><net_src comp="937" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="78" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="432" pin="4"/><net_sink comp="943" pin=2"/></net>

<net id="956"><net_src comp="937" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="931" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="410" pin="4"/><net_sink comp="951" pin=2"/></net>

<net id="963"><net_src comp="937" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="160" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="443" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="60" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="965" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="959" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="943" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="162" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="971" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="937" pin="2"/><net_sink comp="983" pin=1"/></net>

<net id="994"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="58" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="996"><net_src comp="443" pin="4"/><net_sink comp="989" pin=2"/></net>

<net id="1002"><net_src comp="971" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="977" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1004"><net_src comp="943" pin="3"/><net_sink comp="997" pin=2"/></net>

<net id="1008"><net_src comp="997" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1014"><net_src comp="164" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="997" pin="3"/><net_sink comp="1009" pin=1"/></net>

<net id="1016"><net_src comp="58" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1021"><net_src comp="1009" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="1005" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1026"><net_src comp="989" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1031"><net_src comp="1017" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="1023" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1036"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1042"><net_src comp="989" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="138" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1048"><net_src comp="421" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="166" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1055"><net_src comp="937" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="166" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="1044" pin="2"/><net_sink comp="1050" pin=2"/></net>

<net id="1069"><net_src comp="76" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1070"><net_src comp="78" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1074"><net_src comp="1064" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1079"><net_src comp="1071" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1061" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1081"><net_src comp="1075" pin="2"/><net_sink comp="483" pin=4"/></net>

<net id="1087"><net_src comp="168" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1088"><net_src comp="110" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1092"><net_src comp="1082" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="1089" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1058" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1099"><net_src comp="1093" pin="2"/><net_sink comp="483" pin=2"/></net>

<net id="1103"><net_src comp="1100" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1108"><net_src comp="454" pin="4"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="180" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1113"><net_src comp="454" pin="4"/><net_sink comp="1110" pin=0"/></net>

<net id="1119"><net_src comp="164" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="454" pin="4"/><net_sink comp="1114" pin=1"/></net>

<net id="1121"><net_src comp="58" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1126"><net_src comp="1114" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="1110" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1128"><net_src comp="1122" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="1132"><net_src comp="454" pin="4"/><net_sink comp="1129" pin=0"/></net>

<net id="1137"><net_src comp="1129" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1143"><net_src comp="184" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="1133" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1145"><net_src comp="104" pin="0"/><net_sink comp="1138" pin=2"/></net>

<net id="1149"><net_src comp="1138" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1155"><net_src comp="186" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="1133" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="110" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1161"><net_src comp="1150" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1166"><net_src comp="1146" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1158" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1171"><net_src comp="1162" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1176"><net_src comp="1168" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1183"><net_src comp="52" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1184"><net_src comp="1172" pin="2"/><net_sink comp="1177" pin=1"/></net>

<net id="1185"><net_src comp="54" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1186"><net_src comp="56" pin="0"/><net_sink comp="1177" pin=3"/></net>

<net id="1191"><net_src comp="454" pin="4"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="162" pin="0"/><net_sink comp="1187" pin=1"/></net>

<net id="1196"><net_src comp="1187" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1201"><net_src comp="1193" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1207"><net_src comp="184" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="1197" pin="2"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="104" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1213"><net_src comp="1202" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1219"><net_src comp="186" pin="0"/><net_sink comp="1214" pin=0"/></net>

<net id="1220"><net_src comp="1197" pin="2"/><net_sink comp="1214" pin=1"/></net>

<net id="1221"><net_src comp="110" pin="0"/><net_sink comp="1214" pin=2"/></net>

<net id="1225"><net_src comp="1214" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1230"><net_src comp="1210" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="1222" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1235"><net_src comp="1226" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1240"><net_src comp="1232" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1248"><net_src comp="10" pin="0"/><net_sink comp="1244" pin=0"/></net>

<net id="1249"><net_src comp="1241" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1250"><net_src comp="1244" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="1259"><net_src comp="164" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1260"><net_src comp="58" pin="0"/><net_sink comp="1254" pin=2"/></net>

<net id="1265"><net_src comp="1254" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1266"><net_src comp="1251" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1267"><net_src comp="1261" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="1272"><net_src comp="180" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1279"><net_src comp="52" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1280"><net_src comp="54" pin="0"/><net_sink comp="1273" pin=2"/></net>

<net id="1281"><net_src comp="56" pin="0"/><net_sink comp="1273" pin=3"/></net>

<net id="1286"><net_src comp="450" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="198" pin="0"/><net_sink comp="1282" pin=1"/></net>

<net id="1295"><net_src comp="10" pin="0"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="1288" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1297"><net_src comp="1291" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="1302"><net_src comp="466" pin="4"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="180" pin="0"/><net_sink comp="1298" pin=1"/></net>

<net id="1307"><net_src comp="466" pin="4"/><net_sink comp="1304" pin=0"/></net>

<net id="1313"><net_src comp="164" pin="0"/><net_sink comp="1308" pin=0"/></net>

<net id="1314"><net_src comp="466" pin="4"/><net_sink comp="1308" pin=1"/></net>

<net id="1315"><net_src comp="58" pin="0"/><net_sink comp="1308" pin=2"/></net>

<net id="1320"><net_src comp="1308" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="1304" pin="1"/><net_sink comp="1316" pin=1"/></net>

<net id="1322"><net_src comp="1316" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="1327"><net_src comp="462" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="162" pin="0"/><net_sink comp="1323" pin=1"/></net>

<net id="1332"><net_src comp="1323" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1338"><net_src comp="164" pin="0"/><net_sink comp="1333" pin=0"/></net>

<net id="1339"><net_src comp="1323" pin="2"/><net_sink comp="1333" pin=1"/></net>

<net id="1340"><net_src comp="58" pin="0"/><net_sink comp="1333" pin=2"/></net>

<net id="1345"><net_src comp="1333" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="1329" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="1347"><net_src comp="1341" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="1352"><net_src comp="462" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1353"><net_src comp="198" pin="0"/><net_sink comp="1348" pin=1"/></net>

<net id="1357"><net_src comp="1348" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1363"><net_src comp="164" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1364"><net_src comp="1348" pin="2"/><net_sink comp="1358" pin=1"/></net>

<net id="1365"><net_src comp="58" pin="0"/><net_sink comp="1358" pin=2"/></net>

<net id="1370"><net_src comp="1358" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="1354" pin="1"/><net_sink comp="1366" pin=1"/></net>

<net id="1376"><net_src comp="1348" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="180" pin="0"/><net_sink comp="1372" pin=1"/></net>

<net id="1382"><net_src comp="462" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1383"><net_src comp="206" pin="0"/><net_sink comp="1378" pin=1"/></net>

<net id="1388"><net_src comp="208" pin="0"/><net_sink comp="1384" pin=1"/></net>

<net id="1393"><net_src comp="1384" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1397"><net_src comp="212" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1400"><net_src comp="1394" pin="1"/><net_sink comp="1389" pin=1"/></net>

<net id="1404"><net_src comp="220" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1410"><net_src comp="226" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1416"><net_src comp="238" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1421"><net_src comp="216" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="483" pin=6"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1427"><net_src comp="559" pin="4"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1432"><net_src comp="573" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1443"><net_src comp="593" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1448"><net_src comp="597" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1454"><net_src comp="601" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1459"><net_src comp="623" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1467"><net_src comp="635" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1472"><net_src comp="641" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1477"><net_src comp="658" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1480"><net_src comp="1474" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1487"><net_src comp="670" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1492"><net_src comp="789" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1498"><net_src comp="815" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1500"><net_src comp="1495" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1504"><net_src comp="821" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="301" pin=4"/></net>

<net id="1509"><net_src comp="825" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1517"><net_src comp="853" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1525"><net_src comp="889" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1530"><net_src comp="905" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1538"><net_src comp="925" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1543"><net_src comp="951" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1546"><net_src comp="1540" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1547"><net_src comp="1540" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1548"><net_src comp="1540" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1552"><net_src comp="989" pin="3"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="483" pin=5"/></net>

<net id="1557"><net_src comp="997" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="483" pin=3"/></net>

<net id="1563"><net_src comp="327" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1568"><net_src comp="1038" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1573"><net_src comp="1050" pin="3"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1578"><net_src comp="1075" pin="2"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="483" pin=4"/></net>

<net id="1583"><net_src comp="1093" pin="2"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1588"><net_src comp="334" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="1593"><net_src comp="1104" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1597"><net_src comp="1122" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1599"><net_src comp="1594" pin="1"/><net_sink comp="506" pin=3"/></net>

<net id="1603"><net_src comp="1177" pin="4"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1605"><net_src comp="1600" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1609"><net_src comp="1187" pin="2"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1612"><net_src comp="1606" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1616"><net_src comp="1236" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1621"><net_src comp="1244" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1626"><net_src comp="1261" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="524" pin=3"/></net>

<net id="1635"><net_src comp="1273" pin="4"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1637"><net_src comp="1632" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1641"><net_src comp="1282" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1646"><net_src comp="1291" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1651"><net_src comp="1298" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1655"><net_src comp="1316" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1660"><net_src comp="1341" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="1665"><net_src comp="1366" pin="2"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1673"><net_src comp="1378" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="466" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i3 | {}
	Port: w3 | {}
	Port: o | {42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
	Port: input_fm_buffer | {15 26 }
	Port: weight_buffer_0 | {35 36 }
	Port: output_fm_buffer_0 | {40 41 42 49 50 58 59 60 61 62 63 }
 - Input state : 
	Port: conv3 : i3 | {5 6 7 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 25 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : w3 | {27 28 29 30 31 32 33 34 35 36 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : o | {}
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : input_fm_buffer | {38 39 }
	Port: conv3 : weight_buffer_0 | {38 39 }
	Port: conv3 : output_fm_buffer_0 | {37 38 41 42 43 44 49 50 51 52 }
  - Chain level:
	State 1
		sext_ln108 : 1
		w3_addr : 2
		store_ln33 : 1
	State 2
		icmp_ln33 : 1
		br_ln33 : 2
		zext_ln121 : 1
		zext_ln121_1 : 1
	State 3
		add_ln80_1 : 1
		zext_ln92 : 1
		tmp_s : 1
		zext_ln92_1 : 2
		add_ln92 : 3
		icmp_ln80 : 1
		add_ln80 : 1
		br_ln80 : 2
		zext_ln81 : 1
	State 4
		zext_ln92_2 : 1
		add_ln92_1 : 2
		zext_ln81_1 : 3
		mul_ln81 : 4
		icmp_ln81 : 1
		add_ln81 : 1
		br_ln81 : 2
		add_ln84 : 1
		sext_ln84 : 2
		add_ln84_1 : 3
		tmp : 4
		icmp_ln56 : 4
		tmp_2 : 4
		select_ln55 : 5
		or_ln55 : 5
		hclamp : 6
		shl_ln : 7
		shl_ln86_1 : 7
		sext_ln86 : 8
		sub_ln86 : 9
		sext_ln86_2 : 10
		add_ln86 : 11
		add_ln86_1 : 12
		trunc_ln4 : 13
		sext_ln86_1 : 14
		i3_addr : 15
		add_ln87 : 13
		trunc_ln5 : 14
		sext_ln87 : 15
		i3_addr_1 : 16
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		zext_ln92_3 : 1
		add_ln92_2 : 2
		zext_ln92_4 : 3
		input_fm_buffer_addr : 4
		zext_ln90 : 1
		icmp_ln90 : 1
		add_ln90 : 1
		br_ln90 : 2
		store_ln92 : 5
		add_ln93 : 2
		zext_ln93 : 3
		add_ln93_1 : 4
		zext_ln93_1 : 5
		input_fm_buffer_addr_1 : 6
		store_ln93 : 7
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		loop_index_i_cast : 1
		exitcond257 : 1
		empty_59 : 1
		br_ln0 : 2
		arrayidx36612_sum_i : 2
		arrayidx36612_sum_i_cast180 : 3
		empty_61 : 4
	State 25
	State 26
		input_fm_buffer_addr_2 : 1
		store_ln86 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		icmp_ln40 : 1
		add_ln40_1 : 1
		br_ln40 : 2
		add_ln40 : 1
		icmp_ln42 : 1
		select_ln40 : 2
		select_ln40_1 : 2
		xor_ln40 : 2
		icmp_ln43 : 1
		and_ln40 : 2
		add_ln42 : 3
		or_ln42 : 2
		select_ln42 : 2
		select_ln42_1 : 2
		select_ln42_1_cast : 3
		p_shl1 : 3
		empty_63 : 4
		select_ln42_cast : 3
		empty_64 : 5
		p_cast : 6
		output_fm_buffer_0_addr : 7
		output_fm_buffer_0_load : 8
		add_ln43 : 3
		add_ln42_1 : 1
		select_ln42_2 : 2
	State 38
		zext_ln53_8 : 1
		add_ln53 : 2
		zext_ln53_9 : 1
		add_ln53_1 : 2
		call_ln53 : 3
	State 39
	State 40
		store_ln53 : 1
	State 41
		icmp_ln125 : 1
		br_ln125 : 2
		zext_ln131 : 1
		tmp_5 : 1
		sub_ln131 : 2
		zext_ln125 : 1
		call_ln131 : 3
		add_ln128 : 2
		shl_ln1 : 3
		zext_ln128 : 4
		shl_ln128_1 : 3
		zext_ln128_1 : 4
		sub_ln128 : 5
		sext_ln128 : 6
		add_ln128_1 : 7
		trunc_ln6 : 8
		or_ln128 : 1
		zext_ln128_2 : 1
		add_ln128_2 : 2
		shl_ln128_2 : 3
		zext_ln128_3 : 4
		shl_ln128_3 : 3
		zext_ln128_4 : 4
		sub_ln128_1 : 5
		sext_ln128_1 : 6
		add_ln128_3 : 7
	State 42
		o_addr : 1
		empty_65 : 2
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		sub_ln131_2 : 1
		br_ln125 : 1
		call_ln131 : 2
	State 50
		o_addr_1 : 1
		empty_67 : 2
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		icmp_ln65 : 1
		br_ln65 : 2
		zext_ln69 : 1
		tmp_7 : 1
		sub_ln69 : 2
		call_ln69 : 3
	State 59
	State 60
		zext_ln69_4 : 1
		tmp_8 : 1
		sub_ln69_1 : 2
		call_ln69 : 3
	State 61
		zext_ln69_5 : 1
		tmp_9 : 1
		sub_ln69_2 : 2
		icmp_ln65_1 : 1
		br_ln65 : 2
		store_ln33 : 1
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |    grp_conv3_Pipeline_IN_K_L_fu_474   |    0    |    0    |   125   |   203   |
|          |    grp_conv3_Pipeline_KR_KC_fu_483    |    6    |  1.708  |   595   |   522   |
|          |     grp_conv3_Pipeline_RELU_fu_498    |    2    |  0.427  |   343   |   352   |
|          |      grp_conv3_Pipeline_4_fu_506      |    0    |  0.427  |   148   |    57   |
|   call   |    grp_conv3_Pipeline_RELU4_fu_516    |    2    |  0.427  |   343   |   352   |
|          |      grp_conv3_Pipeline_6_fu_524      |    0    |  0.427  |   148   |    57   |
|          |      grp_conv3_Pipeline_BW_fu_534     |    0    |    0    |    8    |    48   |
|          |     grp_conv3_Pipeline_BW5_fu_541     |    0    |    0    |    8    |    48   |
|          |     grp_conv3_Pipeline_BW6_fu_548     |    0    |    0    |    8    |    48   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           add_ln80_1_fu_601           |    0    |    0    |    0    |    30   |
|          |            add_ln92_fu_623            |    0    |    0    |    0    |    16   |
|          |            add_ln80_fu_635            |    0    |    0    |    0    |    13   |
|          |           add_ln92_1_fu_649           |    0    |    0    |    0    |    17   |
|          |            add_ln81_fu_670            |    0    |    0    |    0    |    12   |
|          |            add_ln84_fu_676            |    0    |    0    |    0    |    12   |
|          |           add_ln84_1_fu_686           |    0    |    0    |    0    |    15   |
|          |            add_ln86_fu_765            |    0    |    0    |    0    |    64   |
|          |           add_ln86_1_fu_770           |    0    |    0    |    0    |    64   |
|          |            add_ln87_fu_795            |    0    |    0    |    0    |    71   |
|          |           add_ln92_2_fu_833           |    0    |    0    |    0    |    24   |
|          |            add_ln90_fu_853            |    0    |    0    |    0    |    9    |
|          |            add_ln93_fu_859            |    0    |    0    |    0    |    16   |
|          |           add_ln93_1_fu_869           |    0    |    0    |    0    |    24   |
|          |            empty_59_fu_889            |    0    |    0    |    0    |    15   |
|          |       arrayidx36612_sum_i_fu_895      |    0    |    0    |    0    |    15   |
|    add   |            empty_61_fu_905            |    0    |    0    |    0    |    24   |
|          |           add_ln40_1_fu_925           |    0    |    0    |    0    |    23   |
|          |            add_ln40_fu_931            |    0    |    0    |    0    |    13   |
|          |            add_ln42_fu_977            |    0    |    0    |    0    |    10   |
|          |            empty_64_fu_1027           |    0    |    0    |    0    |    17   |
|          |            add_ln43_fu_1038           |    0    |    0    |    0    |    15   |
|          |           add_ln42_1_fu_1044          |    0    |    0    |    0    |    18   |
|          |            add_ln53_fu_1075           |    0    |    0    |    0    |    16   |
|          |           add_ln53_1_fu_1093          |    0    |    0    |    0    |    15   |
|          |           add_ln128_fu_1133           |    0    |    0    |    0    |    15   |
|          |          add_ln128_1_fu_1172          |    0    |    0    |    0    |    71   |
|          |          add_ln128_2_fu_1197          |    0    |    0    |    0    |    15   |
|          |          add_ln128_3_fu_1236          |    0    |    0    |    0    |    71   |
|          |           add_ln125_fu_1282           |    0    |    0    |    0    |    10   |
|          |            add_ln65_fu_1323           |    0    |    0    |    0    |    10   |
|          |           add_ln65_1_fu_1348          |    0    |    0    |    0    |    10   |
|          |           add_ln65_2_fu_1378          |    0    |    0    |    0    |    10   |
|          |            add_ln33_fu_1384           |    0    |    0    |    0    |    15   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   fadd   |              grp_fu_1675              |    2    |    0    |   227   |   214   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   fmul   |              grp_fu_1679              |    3    |    0    |   128   |   135   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            sub_ln86_fu_755            |    0    |    0    |    0    |    27   |
|          |            empty_63_fu_1017           |    0    |    0    |    0    |    17   |
|          |           sub_ln131_fu_1122           |    0    |    0    |    0    |    18   |
|          |           sub_ln128_fu_1162           |    0    |    0    |    0    |    26   |
|    sub   |          sub_ln128_1_fu_1226          |    0    |    0    |    0    |    26   |
|          |          sub_ln131_2_fu_1261          |    0    |    0    |    0    |    18   |
|          |            sub_ln69_fu_1316           |    0    |    0    |    0    |    18   |
|          |           sub_ln69_1_fu_1341          |    0    |    0    |    0    |    18   |
|          |           sub_ln69_2_fu_1366          |    0    |    0    |    0    |    18   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            icmp_ln33_fu_587           |    0    |    0    |    0    |    15   |
|          |            icmp_ln80_fu_629           |    0    |    0    |    0    |    13   |
|          |            icmp_ln81_fu_664           |    0    |    0    |    0    |    12   |
|          |            icmp_ln56_fu_699           |    0    |    0    |    0    |    17   |
|          |            icmp_ln90_fu_847           |    0    |    0    |    0    |    9    |
|          |           exitcond257_fu_883          |    0    |    0    |    0    |    15   |
|   icmp   |            icmp_ln40_fu_919           |    0    |    0    |    0    |    23   |
|          |            icmp_ln42_fu_937           |    0    |    0    |    0    |    18   |
|          |            icmp_ln43_fu_965           |    0    |    0    |    0    |    15   |
|          |           icmp_ln125_fu_1104          |    0    |    0    |    0    |    10   |
|          |          icmp_ln125_1_fu_1268         |    0    |    0    |    0    |    10   |
|          |           icmp_ln65_fu_1298           |    0    |    0    |    0    |    10   |
|          |          icmp_ln65_1_fu_1372          |    0    |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|---------|
|    mul   |            mul_ln81_fu_658            |    0    |    0    |    0    |    62   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           select_ln55_fu_713          |    0    |    0    |    0    |    10   |
|          |             hclamp_fu_727             |    0    |    0    |    0    |    10   |
|          |           select_ln40_fu_943          |    0    |    0    |    0    |    3    |
|  select  |          select_ln40_1_fu_951         |    0    |    0    |    0    |    6    |
|          |           select_ln42_fu_989          |    0    |    0    |    0    |    8    |
|          |          select_ln42_1_fu_997         |    0    |    0    |    0    |    3    |
|          |         select_ln42_2_fu_1050         |    0    |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |             or_ln55_fu_721            |    0    |    0    |    0    |    2    |
|    or    |             or_ln42_fu_983            |    0    |    0    |    0    |    2    |
|          |            or_ln128_fu_1187           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    xor   |            xor_ln40_fu_959            |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    and   |            and_ln40_fu_971            |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |     output_ftmap_read_read_fu_220     |    0    |    0    |    0    |    0    |
|          | conv3_biases_0_0_val_read_read_fu_226 |    0    |    0    |    0    |    0    |
|   read   |     conv3_weights_read_read_fu_232    |    0    |    0    |    0    |    0    |
|          |      input_ftmap_read_read_fu_238     |    0    |    0    |    0    |    0    |
|          |            grp_read_fu_258            |    0    |    0    |    0    |    0    |
|          |       i3_addr_1_read_read_fu_263      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           grp_readreq_fu_244          |    0    |    0    |    0    |    0    |
|  readreq |           grp_readreq_fu_251          |    0    |    0    |    0    |    0    |
|          |           grp_readreq_fu_271          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_278         |    0    |    0    |    0    |    0    |
|          |          grp_writeresp_fu_286         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln_fu_559            |    0    |    0    |    0    |    0    |
|          |            trunc_ln4_fu_775           |    0    |    0    |    0    |    0    |
|partselect|            trunc_ln5_fu_801           |    0    |    0    |    0    |    0    |
|          |           trunc_ln6_fu_1177           |    0    |    0    |    0    |    0    |
|          |         trunc_ln138_1_fu_1273         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           sext_ln108_fu_569           |    0    |    0    |    0    |    0    |
|          |            sext_ln84_fu_682           |    0    |    0    |    0    |    0    |
|          |            sext_ln86_fu_751           |    0    |    0    |    0    |    0    |
|          |           sext_ln86_2_fu_761          |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln86_1_fu_785          |    0    |    0    |    0    |    0    |
|          |            sext_ln87_fu_811           |    0    |    0    |    0    |    0    |
|          |           sext_ln128_fu_1168          |    0    |    0    |    0    |    0    |
|          |          sext_ln128_1_fu_1232         |    0    |    0    |    0    |    0    |
|          |           sext_ln138_fu_1241          |    0    |    0    |    0    |    0    |
|          |          sext_ln138_1_fu_1288         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           zext_ln121_fu_593           |    0    |    0    |    0    |    0    |
|          |          zext_ln121_1_fu_597          |    0    |    0    |    0    |    0    |
|          |            zext_ln92_fu_607           |    0    |    0    |    0    |    0    |
|          |           zext_ln92_1_fu_619          |    0    |    0    |    0    |    0    |
|          |            zext_ln81_fu_641           |    0    |    0    |    0    |    0    |
|          |           zext_ln92_2_fu_645          |    0    |    0    |    0    |    0    |
|          |           zext_ln81_1_fu_654          |    0    |    0    |    0    |    0    |
|          |           zext_ln92_3_fu_829          |    0    |    0    |    0    |    0    |
|          |           zext_ln92_4_fu_838          |    0    |    0    |    0    |    0    |
|          |            zext_ln90_fu_843           |    0    |    0    |    0    |    0    |
|          |            zext_ln93_fu_865           |    0    |    0    |    0    |    0    |
|          |           zext_ln93_1_fu_874          |    0    |    0    |    0    |    0    |
|          |        loop_index_i_cast_fu_879       |    0    |    0    |    0    |    0    |
|          |   arrayidx36612_sum_i_cast180_fu_901  |    0    |    0    |    0    |    0    |
|          |            p_cast185_fu_915           |    0    |    0    |    0    |    0    |
|          |       select_ln42_1_cast_fu_1005      |    0    |    0    |    0    |    0    |
|   zext   |        select_ln42_cast_fu_1023       |    0    |    0    |    0    |    0    |
|          |             p_cast_fu_1033            |    0    |    0    |    0    |    0    |
|          |           zext_ln53_fu_1058           |    0    |    0    |    0    |    0    |
|          |          zext_ln53_7_fu_1061          |    0    |    0    |    0    |    0    |
|          |          zext_ln53_8_fu_1071          |    0    |    0    |    0    |    0    |
|          |          zext_ln53_9_fu_1089          |    0    |    0    |    0    |    0    |
|          |           zext_ln131_fu_1110          |    0    |    0    |    0    |    0    |
|          |           zext_ln125_fu_1129          |    0    |    0    |    0    |    0    |
|          |           zext_ln128_fu_1146          |    0    |    0    |    0    |    0    |
|          |          zext_ln128_1_fu_1158         |    0    |    0    |    0    |    0    |
|          |          zext_ln128_2_fu_1193         |    0    |    0    |    0    |    0    |
|          |          zext_ln128_3_fu_1210         |    0    |    0    |    0    |    0    |
|          |          zext_ln128_4_fu_1222         |    0    |    0    |    0    |    0    |
|          |          zext_ln131_8_fu_1251         |    0    |    0    |    0    |    0    |
|          |           zext_ln69_fu_1304           |    0    |    0    |    0    |    0    |
|          |          zext_ln69_4_fu_1329          |    0    |    0    |    0    |    0    |
|          |          zext_ln69_5_fu_1354          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |              tmp_s_fu_611             |    0    |    0    |    0    |    0    |
|          |             shl_ln_fu_735             |    0    |    0    |    0    |    0    |
|          |           shl_ln86_1_fu_743           |    0    |    0    |    0    |    0    |
|          |             p_shl1_fu_1009            |    0    |    0    |    0    |    0    |
|          |             tmp_3_fu_1064             |    0    |    0    |    0    |    0    |
|          |             tmp_4_fu_1082             |    0    |    0    |    0    |    0    |
|          |             tmp_5_fu_1114             |    0    |    0    |    0    |    0    |
|bitconcatenate|            shl_ln1_fu_1138            |    0    |    0    |    0    |    0    |
|          |          shl_ln128_1_fu_1150          |    0    |    0    |    0    |    0    |
|          |          shl_ln128_2_fu_1202          |    0    |    0    |    0    |    0    |
|          |          shl_ln128_3_fu_1214          |    0    |    0    |    0    |    0    |
|          |             tmp_6_fu_1254             |    0    |    0    |    0    |    0    |
|          |             tmp_7_fu_1308             |    0    |    0    |    0    |    0    |
|          |             tmp_8_fu_1333             |    0    |    0    |    0    |    0    |
|          |             tmp_9_fu_1358             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| bitselect|               tmp_fu_691              |    0    |    0    |    0    |    0    |
|          |              tmp_2_fu_705             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   fcmp   |              grp_fu_1683              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    15   |  3.416  |   2081  |   3314  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        add_ln125_reg_1638        |    3   |
|       add_ln128_3_reg_1613       |   64   |
|        add_ln40_1_reg_1535       |   16   |
|         add_ln43_reg_1565        |    8   |
|        add_ln53_1_reg_1580       |    9   |
|         add_ln53_reg_1575        |   10   |
|        add_ln65_2_reg_1670       |    3   |
|        add_ln80_1_reg_1451       |   23   |
|         add_ln80_reg_1464        |    6   |
|         add_ln81_reg_1484        |    4   |
|         add_ln90_reg_1514        |    2   |
|         add_ln92_reg_1456        |   10   |
|           bh_1_reg_450           |    3   |
|            bh_reg_362            |    4   |
|            bin_reg_340           |    6   |
|             c_reg_439            |    8   |
|conv3_biases_0_0_val_read_reg_1407|   32   |
|         empty_59_reg_1522        |    8   |
|         empty_61_reg_1527        |   17   |
|           h_2_reg_1394           |    8   |
|             h_reg_462            |    3   |
|        i3_addr_1_reg_1495        |   32   |
|         i3_addr_reg_1489         |   32   |
|             i_reg_406            |    6   |
|        icmp_ln125_reg_1590       |    1   |
|        icmp_ln65_reg_1648        |    1   |
|     indvar_flatten27_reg_417     |   11   |
|     indvar_flatten42_reg_395     |   16   |
|     input_ftmap_read_reg_1413    |   64   |
|           left_reg_1501          |   32   |
|       loop_index_i_reg_384       |    8   |
|         mul_ln81_reg_1474        |   17   |
|         o_addr_1_reg_1643        |   32   |
|          o_addr_reg_1618         |   32   |
|         or_ln128_reg_1606        |    3   |
| output_fm_buffer_0_addr_reg_1560 |   11   |
| output_fm_buffer_0_load_reg_1585 |   32   |
|    output_ftmap_read_reg_1401    |   64   |
|          p_loc_reg_1418          |   32   |
|             p_reg_373            |    2   |
|          phi_mul_reg_351         |   23   |
|             r_reg_428            |    3   |
|              reg_555             |   32   |
|          right_reg_1506          |   32   |
|      select_ln40_1_reg_1540      |    6   |
|      select_ln42_1_reg_1554      |    3   |
|      select_ln42_2_reg_1570      |   11   |
|       select_ln42_reg_1549       |    8   |
|       sub_ln131_2_reg_1623       |   11   |
|        sub_ln131_reg_1594        |   11   |
|        sub_ln69_1_reg_1657       |   11   |
|        sub_ln69_2_reg_1662       |   11   |
|         sub_ln69_reg_1652        |   11   |
|      trunc_ln138_1_reg_1632      |   62   |
|        trunc_ln6_reg_1600        |   62   |
|         trunc_ln_reg_1424        |   62   |
|         w3_addr_reg_1429         |   32   |
|       zext_ln121_1_reg_1445      |    9   |
|        zext_ln121_reg_1440       |   10   |
|        zext_ln81_reg_1469        |   64   |
+----------------------------------+--------+
|               Total              |  1149  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_readreq_fu_244       |  p0  |   2  |   1  |    2   |
|        grp_readreq_fu_244       |  p2  |   2  |   9  |   18   |
|         grp_read_fu_258         |  p0  |   2  |  32  |   64   |
|       grp_writeresp_fu_278      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_278      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_writeresp_fu_286      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_286      |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_301        |  p0  |   2  |  17  |   34   ||    9    |
|        grp_access_fu_301        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_334        |  p0  |   2  |  11  |   22   ||    9    |
|           bh_1_reg_450          |  p0  |   2  |   3  |    6   ||    9    |
|            h_reg_462            |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv3_Pipeline_KR_KC_fu_483 |  p1  |   2  |  32  |   64   ||    9    |
| grp_conv3_Pipeline_KR_KC_fu_483 |  p2  |   2  |   9  |   18   ||    9    |
| grp_conv3_Pipeline_KR_KC_fu_483 |  p4  |   2  |  10  |   20   ||    9    |
|  grp_conv3_Pipeline_RELU_fu_498 |  p1  |   2  |  11  |   22   ||    9    |
| grp_conv3_Pipeline_RELU4_fu_516 |  p1  |   2  |  11  |   22   ||    9    |
|   grp_conv3_Pipeline_BW_fu_534  |  p1  |   2  |  11  |   22   ||    9    |
|  grp_conv3_Pipeline_BW5_fu_541  |  p1  |   2  |  11  |   22   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   538  ||  8.113  ||   126   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    3   |  2081  |  3314  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   126  |
|  Register |    -   |    -   |  1149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   11   |  3230  |  3440  |
+-----------+--------+--------+--------+--------+
