Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 08:53:01 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 448         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (448)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1142)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (448)
--------------------------
 There are 448 register/latch pins with no clock driven by root clock pin: D_slowclk_dff_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1142)
---------------------------------------------------
 There are 1142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.995        0.000                      0                    3        0.246        0.000                      0                    3        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.995        0.000                      0                    3        0.246        0.000                      0                    3        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.995ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.580ns (29.768%)  route 1.368ns (70.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.564     5.148    clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           1.368     6.973    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.124     7.097 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.097    reset_cond_n_2
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.434    14.839    clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.029    15.092    D_slowclk_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  7.995    

Slack (MET) :             8.047ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.574ns (29.551%)  route 1.368ns (70.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.564     5.148    clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           1.368     6.973    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X35Y31         LUT4 (Prop_lut4_I1_O)        0.118     7.091 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.091    reset_cond_n_0
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.434    14.839    clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.075    15.138    D_slowclk_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  8.047    

Slack (MET) :             8.900ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.606ns (54.531%)  route 0.505ns (45.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.564     5.148    clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.505     6.110    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.150     6.260 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.260    reset_cond_n_3
    SLICE_X35Y3          FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.444    14.849    clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  D_slowclk_dff_q_reg[0]/C
                         clock pessimism              0.299    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X35Y3          FDRE (Setup_fdre_C_D)        0.047    15.160    D_slowclk_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  8.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.562     1.506    clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.168     1.815    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.042     1.857 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    reset_cond_n_3
    SLICE_X35Y3          FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.831     2.021    clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  D_slowclk_dff_q_reg[0]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.105     1.611    D_slowclk_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.555     1.499    clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=2, routed)           0.275     1.915    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X35Y31         LUT4 (Prop_lut4_I0_O)        0.044     1.959 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.959    reset_cond_n_0
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.822     2.012    clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.107     1.606    D_slowclk_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.332%)  route 0.275ns (59.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.555     1.499    clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=2, routed)           0.275     1.915    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.960 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.960    reset_cond_n_2
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.822     2.012    clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.091     1.590    D_slowclk_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y3    D_slowclk_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y31   D_slowclk_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y31   D_slowclk_dff_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y3    D_slowclk_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y3    D_slowclk_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y31   D_slowclk_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y31   D_slowclk_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y31   D_slowclk_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y31   D_slowclk_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y3    D_slowclk_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y3    D_slowclk_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y31   D_slowclk_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y31   D_slowclk_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y31   D_slowclk_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y31   D_slowclk_dff_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1206 Endpoints
Min Delay          1206 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.665ns  (logic 10.247ns (29.559%)  route 24.419ns (70.441%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=19, routed)          1.426     1.882    L_reg/D_registers_q_reg[6][11]_0[9]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.150     2.032 r  L_reg/L_2456e593_remainder0__0_carry_i_19__1/O
                         net (fo=1, routed)           0.587     2.620    L_reg/L_2456e593_remainder0__0_carry_i_19__1_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.326     2.946 r  L_reg/L_2456e593_remainder0__0_carry_i_11__1/O
                         net (fo=7, routed)           0.853     3.799    L_reg/L_2456e593_remainder0__0_carry_i_11__1_n_0
    SLICE_X39Y3          LUT2 (Prop_lut2_I1_O)        0.124     3.923 r  L_reg/L_2456e593_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.819     4.741    L_reg/L_2456e593_remainder0__0_carry_i_13__1_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.865 r  L_reg/L_2456e593_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.188     6.054    L_reg/L_2456e593_remainder0__0_carry_i_10__1_n_0
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152     6.206 r  L_reg/L_2456e593_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.469     6.674    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X38Y4          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.787     7.461 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.985     8.447    L_reg/L_2456e593_remainder0_3[10]
    SLICE_X39Y3          LUT5 (Prop_lut5_I4_O)        0.301     8.748 r  L_reg/i__carry__0_i_23__1/O
                         net (fo=6, routed)           0.566     9.314    L_reg/i__carry__0_i_23__1_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124     9.438 r  L_reg/i__carry__0_i_22__1/O
                         net (fo=2, routed)           0.744    10.181    L_reg/i__carry__0_i_22__1_n_0
    SLICE_X38Y0          LUT6 (Prop_lut6_I4_O)        0.124    10.305 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=6, routed)           0.831    11.136    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X38Y1          LUT4 (Prop_lut4_I0_O)        0.124    11.260 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=2, routed)           0.477    11.737    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.124    11.861 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.809    12.670    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.154    12.824 r  L_reg/i__carry__0_i_1__5/O
                         net (fo=2, routed)           1.017    13.841    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.327    14.168 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    14.168    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[3]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.569 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.569    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.903 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.982    15.885    L_reg/L_2456e593_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.303    16.188 r  L_reg/i__carry_i_28__0/O
                         net (fo=13, routed)          0.716    16.903    L_reg/D_registers_q_reg[6][2]_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I1_O)        0.124    17.027 r  L_reg/i__carry_i_22__3/O
                         net (fo=3, routed)           0.816    17.843    L_reg/i__carry_i_22__3_n_0
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.124    17.967 f  L_reg/i__carry_i_13__3/O
                         net (fo=4, routed)           0.693    18.660    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.124    18.784 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.573    19.357    L_reg/i__carry_i_9__3_n_0
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.124    19.481 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.571    20.052    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7[2]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.437 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.437    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.551 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.551    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.790 f  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.956    21.746    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.302    22.048 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.433    22.481    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124    22.605 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.967    23.572    L_reg/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I4_O)        0.124    23.696 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.433    24.129    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I2_O)        0.124    24.253 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.204    25.457    L_reg/D_ctr_q_reg[16]_1
    SLICE_X47Y4          LUT4 (Prop_lut4_I2_O)        0.152    25.609 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.305    30.914    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.752    34.665 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.665    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.356ns  (logic 10.282ns (29.929%)  route 24.074ns (70.071%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT4=6 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=19, routed)          1.426     1.882    L_reg/D_registers_q_reg[6][11]_0[9]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.150     2.032 r  L_reg/L_2456e593_remainder0__0_carry_i_19__1/O
                         net (fo=1, routed)           0.587     2.620    L_reg/L_2456e593_remainder0__0_carry_i_19__1_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.326     2.946 r  L_reg/L_2456e593_remainder0__0_carry_i_11__1/O
                         net (fo=7, routed)           0.853     3.799    L_reg/L_2456e593_remainder0__0_carry_i_11__1_n_0
    SLICE_X39Y3          LUT2 (Prop_lut2_I1_O)        0.124     3.923 r  L_reg/L_2456e593_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.819     4.741    L_reg/L_2456e593_remainder0__0_carry_i_13__1_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.865 r  L_reg/L_2456e593_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.188     6.054    L_reg/L_2456e593_remainder0__0_carry_i_10__1_n_0
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152     6.206 r  L_reg/L_2456e593_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.469     6.674    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X38Y4          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.787     7.461 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.985     8.447    L_reg/L_2456e593_remainder0_3[10]
    SLICE_X39Y3          LUT5 (Prop_lut5_I4_O)        0.301     8.748 r  L_reg/i__carry__0_i_23__1/O
                         net (fo=6, routed)           0.566     9.314    L_reg/i__carry__0_i_23__1_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124     9.438 r  L_reg/i__carry__0_i_22__1/O
                         net (fo=2, routed)           0.744    10.181    L_reg/i__carry__0_i_22__1_n_0
    SLICE_X38Y0          LUT6 (Prop_lut6_I4_O)        0.124    10.305 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=6, routed)           0.831    11.136    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X38Y1          LUT4 (Prop_lut4_I0_O)        0.124    11.260 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=2, routed)           0.477    11.737    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.124    11.861 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.809    12.670    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.154    12.824 r  L_reg/i__carry__0_i_1__5/O
                         net (fo=2, routed)           1.017    13.841    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.327    14.168 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    14.168    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[3]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.569 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.569    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.903 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.982    15.885    L_reg/L_2456e593_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.303    16.188 r  L_reg/i__carry_i_28__0/O
                         net (fo=13, routed)          0.716    16.903    L_reg/D_registers_q_reg[6][2]_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I1_O)        0.124    17.027 r  L_reg/i__carry_i_22__3/O
                         net (fo=3, routed)           0.816    17.843    L_reg/i__carry_i_22__3_n_0
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.124    17.967 f  L_reg/i__carry_i_13__3/O
                         net (fo=4, routed)           0.693    18.660    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.124    18.784 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.573    19.357    L_reg/i__carry_i_9__3_n_0
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.124    19.481 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.571    20.052    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7[2]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.437 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.437    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.551 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.551    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.790 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.956    21.746    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.302    22.048 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.433    22.481    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124    22.605 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.818    23.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_0
    SLICE_X45Y1          LUT4 (Prop_lut4_I2_O)        0.152    23.575 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.881    24.456    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_1
    SLICE_X43Y3          LUT6 (Prop_lut6_I0_O)        0.332    24.788 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.989    25.776    timerseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X47Y4          LUT4 (Prop_lut4_I0_O)        0.124    25.900 r  timerseg_driver/ctr/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.876    30.777    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    34.356 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.356    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.230ns  (logic 10.505ns (30.689%)  route 23.725ns (69.311%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT4=6 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=19, routed)          1.426     1.882    L_reg/D_registers_q_reg[6][11]_0[9]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.150     2.032 r  L_reg/L_2456e593_remainder0__0_carry_i_19__1/O
                         net (fo=1, routed)           0.587     2.620    L_reg/L_2456e593_remainder0__0_carry_i_19__1_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.326     2.946 r  L_reg/L_2456e593_remainder0__0_carry_i_11__1/O
                         net (fo=7, routed)           0.853     3.799    L_reg/L_2456e593_remainder0__0_carry_i_11__1_n_0
    SLICE_X39Y3          LUT2 (Prop_lut2_I1_O)        0.124     3.923 r  L_reg/L_2456e593_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.819     4.741    L_reg/L_2456e593_remainder0__0_carry_i_13__1_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.865 r  L_reg/L_2456e593_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.188     6.054    L_reg/L_2456e593_remainder0__0_carry_i_10__1_n_0
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152     6.206 r  L_reg/L_2456e593_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.469     6.674    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X38Y4          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.787     7.461 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.985     8.447    L_reg/L_2456e593_remainder0_3[10]
    SLICE_X39Y3          LUT5 (Prop_lut5_I4_O)        0.301     8.748 r  L_reg/i__carry__0_i_23__1/O
                         net (fo=6, routed)           0.566     9.314    L_reg/i__carry__0_i_23__1_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124     9.438 r  L_reg/i__carry__0_i_22__1/O
                         net (fo=2, routed)           0.744    10.181    L_reg/i__carry__0_i_22__1_n_0
    SLICE_X38Y0          LUT6 (Prop_lut6_I4_O)        0.124    10.305 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=6, routed)           0.831    11.136    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X38Y1          LUT4 (Prop_lut4_I0_O)        0.124    11.260 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=2, routed)           0.477    11.737    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.124    11.861 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.809    12.670    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.154    12.824 r  L_reg/i__carry__0_i_1__5/O
                         net (fo=2, routed)           1.017    13.841    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.327    14.168 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    14.168    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[3]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.569 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.569    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.903 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.982    15.885    L_reg/L_2456e593_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.303    16.188 r  L_reg/i__carry_i_28__0/O
                         net (fo=13, routed)          0.716    16.903    L_reg/D_registers_q_reg[6][2]_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I1_O)        0.124    17.027 r  L_reg/i__carry_i_22__3/O
                         net (fo=3, routed)           0.816    17.843    L_reg/i__carry_i_22__3_n_0
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.124    17.967 f  L_reg/i__carry_i_13__3/O
                         net (fo=4, routed)           0.693    18.660    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.124    18.784 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.573    19.357    L_reg/i__carry_i_9__3_n_0
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.124    19.481 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.571    20.052    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7[2]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.437 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.437    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.551 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.551    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.790 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.956    21.746    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.302    22.048 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.433    22.481    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124    22.605 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.818    23.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_0
    SLICE_X45Y1          LUT4 (Prop_lut4_I2_O)        0.152    23.575 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.881    24.456    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_1
    SLICE_X43Y3          LUT6 (Prop_lut6_I0_O)        0.332    24.788 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.811    25.598    L_reg/timerseg[1]
    SLICE_X47Y4          LUT4 (Prop_lut4_I1_O)        0.150    25.748 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.706    30.454    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.776    34.230 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    34.230    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.207ns  (logic 10.984ns (32.111%)  route 23.223ns (67.889%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=4 LUT3=1 LUT4=6 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[3][8]/C
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.281     1.799    L_reg/D_registers_q_reg[3][11]_1[8]
    SLICE_X48Y11         LUT2 (Prop_lut2_I0_O)        0.152     1.951 r  L_reg/L_2456e593_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.650     2.601    L_reg/L_2456e593_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.326     2.927 r  L_reg/L_2456e593_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.987     3.914    L_reg/L_2456e593_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X50Y12         LUT2 (Prop_lut2_I0_O)        0.150     4.064 r  L_reg/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.290     4.353    L_reg/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.348     4.701 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.692     5.394    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X50Y12         LUT4 (Prop_lut4_I3_O)        0.150     5.544 r  L_reg/L_2456e593_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.232     6.775    L_reg/L_2456e593_remainder0__0_carry_i_9__0_n_0
    SLICE_X48Y13         LUT4 (Prop_lut4_I2_O)        0.328     7.103 r  L_reg/L_2456e593_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.103    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.653 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.767    bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__0_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.006 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.830     8.837    L_reg/L_2456e593_remainder0_1[10]
    SLICE_X51Y15         LUT5 (Prop_lut5_I4_O)        0.302     9.139 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=6, routed)           0.910    10.048    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X49Y15         LUT4 (Prop_lut4_I0_O)        0.124    10.172 f  L_reg/i__carry_i_16__1/O
                         net (fo=7, routed)           0.817    10.989    L_reg/i__carry_i_16__1_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.113 f  L_reg/i__carry_i_15__2/O
                         net (fo=5, routed)           1.022    12.135    L_reg/i__carry_i_15__2_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.259 f  L_reg/i__carry_i_20__1/O
                         net (fo=4, routed)           0.669    12.928    L_reg/i__carry_i_20__1_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    13.052 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.990    14.042    L_reg/i__carry_i_12__3_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.166 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.514    14.680    bseg_driver/decimal_renderer/i__carry__0_i_13__1[0]
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.230 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.230    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.553 f  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    16.538    L_reg/L_2456e593_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.306    16.844 f  L_reg/i__carry_i_23__1/O
                         net (fo=14, routed)          0.944    17.788    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.912 r  L_reg/i__carry_i_20__0/O
                         net (fo=8, routed)           1.449    19.361    L_reg/i__carry_i_20__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124    19.485 r  L_reg/i__carry_i_19__0/O
                         net (fo=1, routed)           0.738    20.222    L_reg/i__carry_i_19__0_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.124    20.346 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.753    21.100    L_reg/i__carry_i_9__1_n_0
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.150    21.250 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.524    21.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24[2]
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    22.361 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.361    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.695 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    23.520    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.303    23.823 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.670    24.493    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.124    24.617 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=3, routed)           0.959    25.576    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.124    25.700 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.665    26.365    L_reg/bseg_OBUF[9]_inst_i_1_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.124    26.489 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.049    27.538    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y16         LUT4 (Prop_lut4_I1_O)        0.150    27.688 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.779    30.467    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.740    34.207 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.207    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.205ns  (logic 11.008ns (32.184%)  route 23.196ns (67.816%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=4 LUT3=1 LUT4=6 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[3][8]/C
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.281     1.799    L_reg/D_registers_q_reg[3][11]_1[8]
    SLICE_X48Y11         LUT2 (Prop_lut2_I0_O)        0.152     1.951 r  L_reg/L_2456e593_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.650     2.601    L_reg/L_2456e593_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.326     2.927 r  L_reg/L_2456e593_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.987     3.914    L_reg/L_2456e593_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X50Y12         LUT2 (Prop_lut2_I0_O)        0.150     4.064 r  L_reg/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.290     4.353    L_reg/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.348     4.701 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.692     5.394    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X50Y12         LUT4 (Prop_lut4_I3_O)        0.150     5.544 r  L_reg/L_2456e593_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.232     6.775    L_reg/L_2456e593_remainder0__0_carry_i_9__0_n_0
    SLICE_X48Y13         LUT4 (Prop_lut4_I2_O)        0.328     7.103 r  L_reg/L_2456e593_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.103    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.653 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.767    bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__0_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.006 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.830     8.837    L_reg/L_2456e593_remainder0_1[10]
    SLICE_X51Y15         LUT5 (Prop_lut5_I4_O)        0.302     9.139 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=6, routed)           0.910    10.048    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X49Y15         LUT4 (Prop_lut4_I0_O)        0.124    10.172 f  L_reg/i__carry_i_16__1/O
                         net (fo=7, routed)           0.817    10.989    L_reg/i__carry_i_16__1_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.113 f  L_reg/i__carry_i_15__2/O
                         net (fo=5, routed)           1.022    12.135    L_reg/i__carry_i_15__2_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.259 f  L_reg/i__carry_i_20__1/O
                         net (fo=4, routed)           0.669    12.928    L_reg/i__carry_i_20__1_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    13.052 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.990    14.042    L_reg/i__carry_i_12__3_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.166 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.514    14.680    bseg_driver/decimal_renderer/i__carry__0_i_13__1[0]
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.230 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.230    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.553 f  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    16.538    L_reg/L_2456e593_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.306    16.844 f  L_reg/i__carry_i_23__1/O
                         net (fo=14, routed)          0.944    17.788    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.912 r  L_reg/i__carry_i_20__0/O
                         net (fo=8, routed)           1.449    19.361    L_reg/i__carry_i_20__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124    19.485 r  L_reg/i__carry_i_19__0/O
                         net (fo=1, routed)           0.738    20.222    L_reg/i__carry_i_19__0_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.124    20.346 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.753    21.100    L_reg/i__carry_i_9__1_n_0
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.150    21.250 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.524    21.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24[2]
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    22.361 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.361    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.695 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    23.520    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.303    23.823 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.670    24.493    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.124    24.617 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=3, routed)           0.964    25.581    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.124    25.705 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.668    26.373    L_reg/bseg_OBUF[9]_inst_i_1_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124    26.497 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.820    27.317    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X56Y16         LUT4 (Prop_lut4_I1_O)        0.152    27.469 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.973    30.442    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.762    34.205 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.205    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.190ns  (logic 10.988ns (32.138%)  route 23.202ns (67.862%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=4 LUT3=1 LUT4=6 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[3][8]/C
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.281     1.799    L_reg/D_registers_q_reg[3][11]_1[8]
    SLICE_X48Y11         LUT2 (Prop_lut2_I0_O)        0.152     1.951 r  L_reg/L_2456e593_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.650     2.601    L_reg/L_2456e593_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.326     2.927 r  L_reg/L_2456e593_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.987     3.914    L_reg/L_2456e593_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X50Y12         LUT2 (Prop_lut2_I0_O)        0.150     4.064 r  L_reg/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.290     4.353    L_reg/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.348     4.701 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.692     5.394    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X50Y12         LUT4 (Prop_lut4_I3_O)        0.150     5.544 r  L_reg/L_2456e593_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.232     6.775    L_reg/L_2456e593_remainder0__0_carry_i_9__0_n_0
    SLICE_X48Y13         LUT4 (Prop_lut4_I2_O)        0.328     7.103 r  L_reg/L_2456e593_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.103    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.653 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.767    bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__0_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.006 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.830     8.837    L_reg/L_2456e593_remainder0_1[10]
    SLICE_X51Y15         LUT5 (Prop_lut5_I4_O)        0.302     9.139 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=6, routed)           0.910    10.048    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X49Y15         LUT4 (Prop_lut4_I0_O)        0.124    10.172 f  L_reg/i__carry_i_16__1/O
                         net (fo=7, routed)           0.817    10.989    L_reg/i__carry_i_16__1_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.113 f  L_reg/i__carry_i_15__2/O
                         net (fo=5, routed)           1.022    12.135    L_reg/i__carry_i_15__2_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.259 f  L_reg/i__carry_i_20__1/O
                         net (fo=4, routed)           0.669    12.928    L_reg/i__carry_i_20__1_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    13.052 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.990    14.042    L_reg/i__carry_i_12__3_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.166 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.514    14.680    bseg_driver/decimal_renderer/i__carry__0_i_13__1[0]
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.230 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.230    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.553 f  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    16.538    L_reg/L_2456e593_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.306    16.844 f  L_reg/i__carry_i_23__1/O
                         net (fo=14, routed)          0.944    17.788    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.912 r  L_reg/i__carry_i_20__0/O
                         net (fo=8, routed)           1.449    19.361    L_reg/i__carry_i_20__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124    19.485 r  L_reg/i__carry_i_19__0/O
                         net (fo=1, routed)           0.738    20.222    L_reg/i__carry_i_19__0_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.124    20.346 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.753    21.100    L_reg/i__carry_i_9__1_n_0
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.150    21.250 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.524    21.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24[2]
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    22.361 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.361    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.695 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    23.520    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.303    23.823 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.670    24.493    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.124    24.617 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=3, routed)           0.959    25.576    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.124    25.700 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.665    26.365    L_reg/bseg_OBUF[9]_inst_i_1_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.124    26.489 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.024    27.513    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.153    27.666 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.783    30.449    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    34.190 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    34.190    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.133ns  (logic 10.750ns (31.496%)  route 23.382ns (68.504%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=4 LUT3=1 LUT4=6 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[3][8]/C
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.281     1.799    L_reg/D_registers_q_reg[3][11]_1[8]
    SLICE_X48Y11         LUT2 (Prop_lut2_I0_O)        0.152     1.951 r  L_reg/L_2456e593_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.650     2.601    L_reg/L_2456e593_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.326     2.927 r  L_reg/L_2456e593_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.987     3.914    L_reg/L_2456e593_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X50Y12         LUT2 (Prop_lut2_I0_O)        0.150     4.064 r  L_reg/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.290     4.353    L_reg/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.348     4.701 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.692     5.394    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X50Y12         LUT4 (Prop_lut4_I3_O)        0.150     5.544 r  L_reg/L_2456e593_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.232     6.775    L_reg/L_2456e593_remainder0__0_carry_i_9__0_n_0
    SLICE_X48Y13         LUT4 (Prop_lut4_I2_O)        0.328     7.103 r  L_reg/L_2456e593_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.103    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.653 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.767    bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__0_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.006 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.830     8.837    L_reg/L_2456e593_remainder0_1[10]
    SLICE_X51Y15         LUT5 (Prop_lut5_I4_O)        0.302     9.139 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=6, routed)           0.910    10.048    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X49Y15         LUT4 (Prop_lut4_I0_O)        0.124    10.172 f  L_reg/i__carry_i_16__1/O
                         net (fo=7, routed)           0.817    10.989    L_reg/i__carry_i_16__1_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.113 f  L_reg/i__carry_i_15__2/O
                         net (fo=5, routed)           1.022    12.135    L_reg/i__carry_i_15__2_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.259 f  L_reg/i__carry_i_20__1/O
                         net (fo=4, routed)           0.669    12.928    L_reg/i__carry_i_20__1_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    13.052 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.990    14.042    L_reg/i__carry_i_12__3_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.166 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.514    14.680    bseg_driver/decimal_renderer/i__carry__0_i_13__1[0]
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.230 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.230    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.553 f  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    16.538    L_reg/L_2456e593_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.306    16.844 f  L_reg/i__carry_i_23__1/O
                         net (fo=14, routed)          0.944    17.788    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.912 r  L_reg/i__carry_i_20__0/O
                         net (fo=8, routed)           1.449    19.361    L_reg/i__carry_i_20__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124    19.485 r  L_reg/i__carry_i_19__0/O
                         net (fo=1, routed)           0.738    20.222    L_reg/i__carry_i_19__0_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.124    20.346 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.753    21.100    L_reg/i__carry_i_9__1_n_0
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.150    21.250 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.524    21.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24[2]
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    22.361 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.361    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.695 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    23.520    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.303    23.823 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.670    24.493    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.124    24.617 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=3, routed)           0.959    25.576    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.124    25.700 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.665    26.365    L_reg/bseg_OBUF[9]_inst_i_1_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.124    26.489 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.049    27.538    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124    27.662 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.939    30.600    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    34.133 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    34.133    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.016ns  (logic 9.993ns (29.377%)  route 24.023ns (70.623%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=19, routed)          1.426     1.882    L_reg/D_registers_q_reg[6][11]_0[9]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.150     2.032 r  L_reg/L_2456e593_remainder0__0_carry_i_19__1/O
                         net (fo=1, routed)           0.587     2.620    L_reg/L_2456e593_remainder0__0_carry_i_19__1_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.326     2.946 r  L_reg/L_2456e593_remainder0__0_carry_i_11__1/O
                         net (fo=7, routed)           0.853     3.799    L_reg/L_2456e593_remainder0__0_carry_i_11__1_n_0
    SLICE_X39Y3          LUT2 (Prop_lut2_I1_O)        0.124     3.923 r  L_reg/L_2456e593_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.819     4.741    L_reg/L_2456e593_remainder0__0_carry_i_13__1_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.865 r  L_reg/L_2456e593_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.188     6.054    L_reg/L_2456e593_remainder0__0_carry_i_10__1_n_0
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152     6.206 r  L_reg/L_2456e593_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.469     6.674    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X38Y4          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.787     7.461 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.985     8.447    L_reg/L_2456e593_remainder0_3[10]
    SLICE_X39Y3          LUT5 (Prop_lut5_I4_O)        0.301     8.748 r  L_reg/i__carry__0_i_23__1/O
                         net (fo=6, routed)           0.566     9.314    L_reg/i__carry__0_i_23__1_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124     9.438 r  L_reg/i__carry__0_i_22__1/O
                         net (fo=2, routed)           0.744    10.181    L_reg/i__carry__0_i_22__1_n_0
    SLICE_X38Y0          LUT6 (Prop_lut6_I4_O)        0.124    10.305 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=6, routed)           0.831    11.136    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X38Y1          LUT4 (Prop_lut4_I0_O)        0.124    11.260 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=2, routed)           0.477    11.737    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.124    11.861 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.809    12.670    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.154    12.824 r  L_reg/i__carry__0_i_1__5/O
                         net (fo=2, routed)           1.017    13.841    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.327    14.168 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    14.168    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[3]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.569 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.569    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.903 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.982    15.885    L_reg/L_2456e593_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.303    16.188 r  L_reg/i__carry_i_28__0/O
                         net (fo=13, routed)          0.716    16.903    L_reg/D_registers_q_reg[6][2]_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I1_O)        0.124    17.027 r  L_reg/i__carry_i_22__3/O
                         net (fo=3, routed)           0.816    17.843    L_reg/i__carry_i_22__3_n_0
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.124    17.967 f  L_reg/i__carry_i_13__3/O
                         net (fo=4, routed)           0.693    18.660    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.124    18.784 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.573    19.357    L_reg/i__carry_i_9__3_n_0
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.124    19.481 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.571    20.052    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7[2]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.437 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.437    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.551 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.551    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.790 f  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.956    21.746    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.302    22.048 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.433    22.481    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124    22.605 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.967    23.572    L_reg/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I4_O)        0.124    23.696 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.433    24.129    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I2_O)        0.124    24.253 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.204    25.457    L_reg/D_ctr_q_reg[16]_1
    SLICE_X47Y4          LUT4 (Prop_lut4_I0_O)        0.124    25.581 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.909    30.490    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    34.016 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.016    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.844ns  (logic 10.886ns (32.164%)  route 22.958ns (67.836%))
  Logic Levels:           32  (CARRY4=7 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=4 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[3][8]/C
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.281     1.799    L_reg/D_registers_q_reg[3][11]_1[8]
    SLICE_X48Y11         LUT2 (Prop_lut2_I0_O)        0.152     1.951 r  L_reg/L_2456e593_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.650     2.601    L_reg/L_2456e593_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.326     2.927 r  L_reg/L_2456e593_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.987     3.914    L_reg/L_2456e593_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X50Y12         LUT2 (Prop_lut2_I0_O)        0.150     4.064 r  L_reg/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.290     4.353    L_reg/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.348     4.701 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.692     5.394    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X50Y12         LUT4 (Prop_lut4_I3_O)        0.150     5.544 r  L_reg/L_2456e593_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.232     6.775    L_reg/L_2456e593_remainder0__0_carry_i_9__0_n_0
    SLICE_X48Y13         LUT4 (Prop_lut4_I2_O)        0.328     7.103 r  L_reg/L_2456e593_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.103    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.653 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.653    bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.767    bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__0_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.006 r  bseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.830     8.837    L_reg/L_2456e593_remainder0_1[10]
    SLICE_X51Y15         LUT5 (Prop_lut5_I4_O)        0.302     9.139 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=6, routed)           0.910    10.048    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X49Y15         LUT4 (Prop_lut4_I0_O)        0.124    10.172 f  L_reg/i__carry_i_16__1/O
                         net (fo=7, routed)           0.817    10.989    L_reg/i__carry_i_16__1_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.113 f  L_reg/i__carry_i_15__2/O
                         net (fo=5, routed)           1.022    12.135    L_reg/i__carry_i_15__2_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I3_O)        0.124    12.259 f  L_reg/i__carry_i_20__1/O
                         net (fo=4, routed)           0.669    12.928    L_reg/i__carry_i_20__1_n_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    13.052 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.990    14.042    L_reg/i__carry_i_12__3_n_0
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.166 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.514    14.680    bseg_driver/decimal_renderer/i__carry__0_i_13__1[0]
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.230 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.230    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.553 f  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.985    16.538    L_reg/L_2456e593_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.306    16.844 f  L_reg/i__carry_i_23__1/O
                         net (fo=14, routed)          0.944    17.788    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.912 r  L_reg/i__carry_i_20__0/O
                         net (fo=8, routed)           1.449    19.361    L_reg/i__carry_i_20__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124    19.485 r  L_reg/i__carry_i_19__0/O
                         net (fo=1, routed)           0.738    20.222    L_reg/i__carry_i_19__0_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.124    20.346 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.753    21.100    L_reg/i__carry_i_9__1_n_0
    SLICE_X53Y15         LUT2 (Prop_lut2_I1_O)        0.150    21.250 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.524    21.774    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24[2]
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    22.361 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.361    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.695 r  bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    23.520    bseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.303    23.823 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.670    24.493    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.124    24.617 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=3, routed)           0.313    24.930    L_reg/bseg_OBUF[10]_inst_i_6_1
    SLICE_X52Y17         LUT6 (Prop_lut6_I5_O)        0.124    25.054 f  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.644    25.698    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X52Y16         LUT6 (Prop_lut6_I3_O)        0.124    25.822 f  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.830    26.652    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    26.776 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.866    27.642    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124    27.766 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.534    30.300    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    33.844 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.844    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.833ns  (logic 10.459ns (30.913%)  route 23.374ns (69.087%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT4=6 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=19, routed)          1.426     1.882    L_reg/D_registers_q_reg[6][11]_0[9]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.150     2.032 r  L_reg/L_2456e593_remainder0__0_carry_i_19__1/O
                         net (fo=1, routed)           0.587     2.620    L_reg/L_2456e593_remainder0__0_carry_i_19__1_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.326     2.946 r  L_reg/L_2456e593_remainder0__0_carry_i_11__1/O
                         net (fo=7, routed)           0.853     3.799    L_reg/L_2456e593_remainder0__0_carry_i_11__1_n_0
    SLICE_X39Y3          LUT2 (Prop_lut2_I1_O)        0.124     3.923 r  L_reg/L_2456e593_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.819     4.741    L_reg/L_2456e593_remainder0__0_carry_i_13__1_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.865 r  L_reg/L_2456e593_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.188     6.054    L_reg/L_2456e593_remainder0__0_carry_i_10__1_n_0
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.152     6.206 r  L_reg/L_2456e593_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.469     6.674    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X38Y4          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.787     7.461 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.985     8.447    L_reg/L_2456e593_remainder0_3[10]
    SLICE_X39Y3          LUT5 (Prop_lut5_I4_O)        0.301     8.748 r  L_reg/i__carry__0_i_23__1/O
                         net (fo=6, routed)           0.566     9.314    L_reg/i__carry__0_i_23__1_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124     9.438 r  L_reg/i__carry__0_i_22__1/O
                         net (fo=2, routed)           0.744    10.181    L_reg/i__carry__0_i_22__1_n_0
    SLICE_X38Y0          LUT6 (Prop_lut6_I4_O)        0.124    10.305 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=6, routed)           0.831    11.136    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X38Y1          LUT4 (Prop_lut4_I0_O)        0.124    11.260 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=2, routed)           0.477    11.737    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.124    11.861 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.809    12.670    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.154    12.824 r  L_reg/i__carry__0_i_1__5/O
                         net (fo=2, routed)           1.017    13.841    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.327    14.168 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    14.168    timerseg_driver/decimal_renderer/i__carry__0_i_12__3_0[3]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.569 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.569    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.903 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.982    15.885    L_reg/L_2456e593_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.303    16.188 r  L_reg/i__carry_i_28__0/O
                         net (fo=13, routed)          0.716    16.903    L_reg/D_registers_q_reg[6][2]_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I1_O)        0.124    17.027 r  L_reg/i__carry_i_22__3/O
                         net (fo=3, routed)           0.816    17.843    L_reg/i__carry_i_22__3_n_0
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.124    17.967 f  L_reg/i__carry_i_13__3/O
                         net (fo=4, routed)           0.693    18.660    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.124    18.784 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.573    19.357    L_reg/i__carry_i_9__3_n_0
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.124    19.481 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.571    20.052    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7[2]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.437 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.437    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.551 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.551    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.790 r  timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.956    21.746    timerseg_driver/decimal_renderer/L_2456e593_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.302    22.048 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.433    22.481    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.124    22.605 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.818    23.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_0
    SLICE_X45Y1          LUT4 (Prop_lut4_I2_O)        0.152    23.575 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.881    24.456    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_1
    SLICE_X43Y3          LUT6 (Prop_lut6_I0_O)        0.332    24.788 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.984    25.771    timerseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X47Y4          LUT4 (Prop_lut4_I0_O)        0.154    25.925 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.182    30.107    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    33.833 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    33.833    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_2061603703[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_2061603703[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE                         0.000     0.000 r  forLoop_idx_0_2061603703[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_2061603703[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.199    forLoop_idx_0_2061603703[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y24         FDRE                                         r  forLoop_idx_0_2061603703[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2061603703[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_2061603703[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE                         0.000     0.000 r  forLoop_idx_0_2061603703[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_2061603703[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.199    forLoop_idx_0_2061603703[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_2061603703[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2061603703[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_2061603703[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE                         0.000     0.000 r  forLoop_idx_0_2061603703[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_2061603703[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_2061603703[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_2061603703[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2061603703[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_2061603703[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE                         0.000     0.000 r  forLoop_idx_0_2061603703[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_2061603703[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_2061603703[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y24         FDRE                                         r  forLoop_idx_0_2061603703[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_780257614[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_780257614[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE                         0.000     0.000 r  forLoop_idx_0_780257614[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_780257614[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_780257614[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_780257614[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.307%)  route 0.163ns (53.693%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[0]/C
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[0]/Q
                         net (fo=8, routed)           0.163     0.304    display/p_0_in__0[0]
    SLICE_X37Y5          FDRE                                         r  display/D_bram_addr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.628%)  route 0.182ns (56.372%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[5]/C
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[5]/Q
                         net (fo=3, routed)           0.182     0.323    display/p_0_in__0[5]
    SLICE_X36Y5          FDRE                                         r  display/D_bram_addr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_pixel_idx_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.507%)  route 0.137ns (42.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[0]/C
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[0]/Q
                         net (fo=8, routed)           0.137     0.278    display/p_0_in__0[0]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.323 r  display/D_pixel_idx_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.323    display/D_pixel_idx_d[4]
    SLICE_X34Y5          FDRE                                         r  display/D_pixel_idx_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.128ns (38.770%)  route 0.202ns (61.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[1]/C
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/D_pixel_idx_q_reg[1]/Q
                         net (fo=7, routed)           0.202     0.330    display/p_0_in__0[1]
    SLICE_X36Y5          FDRE                                         r  display/D_bram_addr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDPE                         0.000     0.000 r  fifo_reset_cond/D_stage_q_reg[0]/C
    SLICE_X14Y10         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  fifo_reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     0.334    fifo_reset_cond/D_stage_q_reg_n_0_[0]
    SLICE_X14Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.667ns  (logic 0.668ns (8.712%)  route 6.999ns (91.288%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=194, routed)         6.999     7.517    reset_cond/Q[0]
    SLICE_X35Y31         LUT4 (Prop_lut4_I3_O)        0.150     7.667 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.667    reset_cond_n_0
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.434     4.839    clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.641ns  (logic 0.642ns (8.402%)  route 6.999ns (91.598%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=194, routed)         6.999     7.517    reset_cond/Q[0]
    SLICE_X35Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.641 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.641    reset_cond_n_2
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.434     4.839    clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.218ns  (logic 0.670ns (9.282%)  route 6.548ns (90.718%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=194, routed)         6.548     7.066    reset_cond/Q[0]
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.152     7.218 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     7.218    reset_cond_n_3
    SLICE_X35Y3          FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.444     4.849    clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  D_slowclk_dff_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.139ns  (logic 0.208ns (6.625%)  route 2.931ns (93.375%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=194, routed)         2.931     3.095    reset_cond/Q[0]
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.044     3.139 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.139    reset_cond_n_3
    SLICE_X35Y3          FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.831     2.021    clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  D_slowclk_dff_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.377ns  (logic 0.209ns (6.188%)  route 3.168ns (93.812%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=194, routed)         3.168     3.332    reset_cond/Q[0]
    SLICE_X35Y31         LUT3 (Prop_lut3_I2_O)        0.045     3.377 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.377    reset_cond_n_2
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.822     2.012    clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.378ns  (logic 0.210ns (6.216%)  route 3.168ns (93.784%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=194, routed)         3.168     3.332    reset_cond/Q[0]
    SLICE_X35Y31         LUT4 (Prop_lut4_I3_O)        0.046     3.378 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     3.378    reset_cond_n_0
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.822     2.012    clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  D_slowclk_dff_q_reg[2]/C





