###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 13:06:38 2025
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin clock_divider_TX/flag_reg/CK 
Endpoint:   clock_divider_TX/flag_reg/SI   (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: clock_divider_TX/div_clk_reg/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.826
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.864
  Arrival Time                  0.871
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.007 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.005 | 
     | scan_clk__L2_I0                                 | A v -> Y ^  | INVX2M     | 0.027 | 0.020 |   0.032 |    0.025 | 
     | U1_mux2X1/U1                                    | B ^ -> Y ^  | MX2X2M     | 0.035 | 0.063 |   0.095 |    0.088 | 
     | CLKR__L1_I0                                     | A ^ -> Y ^  | CLKBUFX6M  | 0.031 | 0.055 |   0.150 |    0.143 | 
     | CLKR__L2_I0                                     | A ^ -> Y ^  | CLKBUFX4M  | 0.040 | 0.060 |   0.210 |    0.203 | 
     | CLKR__L3_I0                                     | A ^ -> Y ^  | CLKBUFX4M  | 0.036 | 0.060 |   0.270 |    0.263 | 
     | CLKR__L4_I0                                     | A ^ -> Y ^  | CLKBUFX4M  | 0.058 | 0.073 |   0.343 |    0.336 | 
     | CLKR__L5_I0                                     | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.060 |   0.403 |    0.396 | 
     | CLKR__L6_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.425 |    0.418 | 
     | CLKR__L7_I0                                     | A v -> Y ^  | CLKINVX32M | 0.015 | 0.017 |   0.442 |    0.435 | 
     | clock_divider_TX/div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.150 |   0.593 |    0.585 | 
     | clock_divider_TX/div_clk__Exclude_0             | A ^ -> Y ^  | BUFX2M     | 0.084 | 0.076 |   0.669 |    0.662 | 
     | clock_divider_TX/FE_PHC9_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY2X1M    | 0.086 | 0.202 |   0.871 |    0.863 | 
     | clock_divider_TX/flag_reg                       | SI ^        | SDFFRQX2M  | 0.086 | 0.000 |   0.871 |    0.864 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.007 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.020 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.032 |    0.040 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.035 | 0.063 |   0.095 |    0.103 | 
     | CLKR__L1_I0               | A ^ -> Y ^ | CLKBUFX6M  | 0.031 | 0.055 |   0.150 |    0.158 | 
     | CLKR__L2_I0               | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.060 |   0.210 |    0.218 | 
     | CLKR__L3_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.059 |   0.269 |    0.276 | 
     | CLKR__L4_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.031 | 0.056 |   0.325 |    0.332 | 
     | CLKR__L5_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.031 | 0.054 |   0.379 |    0.386 | 
     | CLKR__L6_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.026 | 0.051 |   0.430 |    0.437 | 
     | CLKR__L7_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.027 | 0.051 |   0.481 |    0.488 | 
     | CLKR__L8_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.057 |   0.537 |    0.545 | 
     | CLKR__L9_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.595 |    0.603 | 
     | CLKR__L10_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.058 |   0.653 |    0.661 | 
     | CLKR__L11_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.717 |    0.724 | 
     | CLKR__L12_I1              | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.773 |    0.781 | 
     | CLKR__L13_I0              | A ^ -> Y v | CLKINVX40M | 0.018 | 0.024 |   0.797 |    0.805 | 
     | CLKR__L14_I0              | A v -> Y ^ | CLKINVX32M | 0.026 | 0.022 |   0.820 |    0.827 | 
     | clock_divider_TX/flag_reg | CK ^       | SDFFRQX2M  | 0.028 | 0.006 |   0.826 |    0.833 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin clock_divider_RX/flag_reg/CK 
Endpoint:   clock_divider_RX/flag_reg/SI   (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: clock_divider_RX/div_clk_reg/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.826
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.863
  Arrival Time                  0.880
  Slack Time                    0.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.017 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.005 | 
     | scan_clk__L2_I0                                  | A v -> Y ^  | INVX2M     | 0.027 | 0.020 |   0.032 |    0.015 | 
     | U1_mux2X1/U1                                     | B ^ -> Y ^  | MX2X2M     | 0.035 | 0.063 |   0.095 |    0.078 | 
     | CLKR__L1_I0                                      | A ^ -> Y ^  | CLKBUFX6M  | 0.031 | 0.055 |   0.150 |    0.133 | 
     | CLKR__L2_I0                                      | A ^ -> Y ^  | CLKBUFX4M  | 0.040 | 0.060 |   0.210 |    0.193 | 
     | CLKR__L3_I0                                      | A ^ -> Y ^  | CLKBUFX4M  | 0.036 | 0.060 |   0.270 |    0.253 | 
     | CLKR__L4_I0                                      | A ^ -> Y ^  | CLKBUFX4M  | 0.058 | 0.073 |   0.343 |    0.326 | 
     | CLKR__L5_I0                                      | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.060 |   0.403 |    0.386 | 
     | CLKR__L6_I0                                      | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.425 |    0.408 | 
     | CLKR__L7_I0                                      | A v -> Y ^  | CLKINVX32M | 0.015 | 0.017 |   0.442 |    0.425 | 
     | clock_divider_RX/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.149 |   0.592 |    0.575 | 
     | clock_divider_RX/div_clk__Exclude_0              | A ^ -> Y ^  | BUFX2M     | 0.087 | 0.077 |   0.669 |    0.652 | 
     | clock_divider_RX/FE_PHC12_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY2X1M    | 0.101 | 0.210 |   0.879 |    0.862 | 
     | clock_divider_RX/flag_reg                        | SI ^        | SDFFRQX2M  | 0.101 | 0.001 |   0.880 |    0.863 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.017 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.029 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.027 | 0.020 |   0.032 |    0.049 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.035 | 0.063 |   0.095 |    0.112 | 
     | CLKR__L1_I0               | A ^ -> Y ^ | CLKBUFX6M  | 0.031 | 0.055 |   0.150 |    0.167 | 
     | CLKR__L2_I0               | A ^ -> Y ^ | CLKBUFX4M  | 0.040 | 0.060 |   0.210 |    0.227 | 
     | CLKR__L3_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.059 |   0.269 |    0.286 | 
     | CLKR__L4_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.031 | 0.056 |   0.325 |    0.342 | 
     | CLKR__L5_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.031 | 0.054 |   0.379 |    0.396 | 
     | CLKR__L6_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.026 | 0.051 |   0.430 |    0.447 | 
     | CLKR__L7_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.027 | 0.051 |   0.481 |    0.498 | 
     | CLKR__L8_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.057 |   0.537 |    0.554 | 
     | CLKR__L9_I1               | A ^ -> Y ^ | CLKBUFX4M  | 0.034 | 0.058 |   0.595 |    0.612 | 
     | CLKR__L10_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.035 | 0.058 |   0.653 |    0.671 | 
     | CLKR__L11_I1              | A ^ -> Y ^ | CLKBUFX4M  | 0.043 | 0.063 |   0.717 |    0.734 | 
     | CLKR__L12_I1              | A ^ -> Y ^ | CLKBUFX32M | 0.032 | 0.057 |   0.773 |    0.790 | 
     | CLKR__L13_I0              | A ^ -> Y v | CLKINVX40M | 0.018 | 0.024 |   0.797 |    0.814 | 
     | CLKR__L14_I0              | A v -> Y ^ | CLKINVX32M | 0.026 | 0.022 |   0.820 |    0.837 | 
     | clock_divider_RX/flag_reg | CK ^       | SDFFRQX2M  | 0.028 | 0.006 |   0.826 |    0.843 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[0][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[0][1] /D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[0][0] /Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.875
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.923
  Arrival Time                  0.969
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.046 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |   -0.034 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |   -0.022 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.033 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.031 | 0.055 |   0.134 |    0.088 | 
     | RSTSYNC2/\sync_reg_reg[1]         | CK ^ -> Q ^ | SDFFRQX1M     | 0.100 | 0.169 |   0.303 |    0.257 | 
     | SYNC_RST2__L1_I0                  | A ^ -> Y ^  | CLKBUFX6M     | 0.100 | 0.058 |   0.360 |    0.314 | 
     | U7_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.073 |   0.433 |    0.387 | 
     | clock_divider_TX/U30              | AN ^ -> Y ^ | NOR2BX1M      | 0.100 | 0.073 |   0.507 |    0.461 | 
     | clock_divider_TX/n7__L1_I0        | A ^ -> Y ^  | BUFX2M        | 0.100 | 0.057 |   0.564 |    0.518 | 
     | clock_divider_TX/U29              | S0 ^ -> Y ^ | CLKMX2X2M     | 0.036 | 0.062 |   0.626 |    0.580 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.626 |    0.580 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.070 |   0.696 |    0.650 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.033 | 0.058 |   0.754 |    0.708 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.065 |   0.820 |    0.774 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.149 |   0.969 |    0.923 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.969 |    0.923 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.046 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |    0.058 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |    0.070 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.125 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.031 | 0.055 |   0.134 |    0.180 | 
     | RSTSYNC2/\sync_reg_reg[1]         | CK ^ -> Q v | SDFFRQX1M     | 0.100 | 0.184 |   0.318 |    0.364 | 
     | SYNC_RST2__L1_I0                  | A v -> Y v  | CLKBUFX6M     | 0.100 | 0.060 |   0.378 |    0.424 | 
     | U7_mux2X1/U1                      | A v -> Y v  | MX2X2M        | 0.100 | 0.082 |   0.461 |    0.507 | 
     | clock_divider_TX/U30              | AN v -> Y v | NOR2BX1M      | 0.100 | 0.073 |   0.534 |    0.580 | 
     | clock_divider_TX/n7__L1_I0        | A v -> Y v  | BUFX2M        | 0.100 | 0.063 |   0.597 |    0.643 | 
     | clock_divider_TX/U29              | S0 v -> Y ^ | CLKMX2X2M     | 0.036 | 0.082 |   0.679 |    0.725 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.679 |    0.725 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.070 |   0.749 |    0.795 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.033 | 0.058 |   0.807 |    0.853 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.065 |   0.872 |    0.918 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M     | 0.047 | 0.002 |   0.875 |    0.921 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[3][1] /D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[3][0] /Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.874
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.922
  Arrival Time                  0.969
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.047 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |   -0.034 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |   -0.023 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.032 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.031 | 0.055 |   0.134 |    0.087 | 
     | RSTSYNC2/\sync_reg_reg[1]         | CK ^ -> Q ^ | SDFFRQX1M     | 0.100 | 0.169 |   0.303 |    0.256 | 
     | SYNC_RST2__L1_I0                  | A ^ -> Y ^  | CLKBUFX6M     | 0.100 | 0.058 |   0.360 |    0.314 | 
     | U7_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.073 |   0.433 |    0.387 | 
     | clock_divider_TX/U30              | AN ^ -> Y ^ | NOR2BX1M      | 0.100 | 0.073 |   0.507 |    0.460 | 
     | clock_divider_TX/n7__L1_I0        | A ^ -> Y ^  | BUFX2M        | 0.100 | 0.057 |   0.564 |    0.517 | 
     | clock_divider_TX/U29              | S0 ^ -> Y ^ | CLKMX2X2M     | 0.036 | 0.062 |   0.626 |    0.579 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.626 |    0.579 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.070 |   0.696 |    0.649 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.033 | 0.058 |   0.754 |    0.708 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.065 |   0.820 |    0.773 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.149 |   0.969 |    0.922 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.969 |    0.922 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.047 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |    0.059 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |    0.071 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.126 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.031 | 0.055 |   0.134 |    0.180 | 
     | RSTSYNC2/\sync_reg_reg[1]         | CK ^ -> Q v | SDFFRQX1M     | 0.100 | 0.184 |   0.318 |    0.365 | 
     | SYNC_RST2__L1_I0                  | A v -> Y v  | CLKBUFX6M     | 0.100 | 0.060 |   0.378 |    0.425 | 
     | U7_mux2X1/U1                      | A v -> Y v  | MX2X2M        | 0.100 | 0.082 |   0.461 |    0.507 | 
     | clock_divider_TX/U30              | AN v -> Y v | NOR2BX1M      | 0.100 | 0.073 |   0.534 |    0.580 | 
     | clock_divider_TX/n7__L1_I0        | A v -> Y v  | BUFX2M        | 0.100 | 0.063 |   0.597 |    0.643 | 
     | clock_divider_TX/U29              | S0 v -> Y ^ | CLKMX2X2M     | 0.036 | 0.082 |   0.679 |    0.725 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.679 |    0.725 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.070 |   0.749 |    0.795 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.033 | 0.058 |   0.807 |    0.854 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.065 |   0.872 |    0.919 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M     | 0.047 | 0.002 |   0.874 |    0.921 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[1][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[1][1] /D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[1][0] /Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.874
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.922
  Arrival Time                  0.969
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.047 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |   -0.035 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |   -0.023 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.032 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.031 | 0.055 |   0.134 |    0.086 | 
     | RSTSYNC2/\sync_reg_reg[1]         | CK ^ -> Q ^ | SDFFRQX1M     | 0.100 | 0.169 |   0.303 |    0.255 | 
     | SYNC_RST2__L1_I0                  | A ^ -> Y ^  | CLKBUFX6M     | 0.100 | 0.058 |   0.360 |    0.313 | 
     | U7_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.073 |   0.433 |    0.386 | 
     | clock_divider_TX/U30              | AN ^ -> Y ^ | NOR2BX1M      | 0.100 | 0.073 |   0.507 |    0.459 | 
     | clock_divider_TX/n7__L1_I0        | A ^ -> Y ^  | BUFX2M        | 0.100 | 0.057 |   0.564 |    0.517 | 
     | clock_divider_TX/U29              | S0 ^ -> Y ^ | CLKMX2X2M     | 0.036 | 0.062 |   0.626 |    0.579 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.626 |    0.579 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.070 |   0.696 |    0.649 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.033 | 0.058 |   0.754 |    0.707 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.065 |   0.820 |    0.772 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.150 |   0.969 |    0.922 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.969 |    0.922 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.047 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |    0.059 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |    0.071 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.126 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.031 | 0.055 |   0.134 |    0.181 | 
     | RSTSYNC2/\sync_reg_reg[1]         | CK ^ -> Q v | SDFFRQX1M     | 0.100 | 0.184 |   0.318 |    0.365 | 
     | SYNC_RST2__L1_I0                  | A v -> Y v  | CLKBUFX6M     | 0.100 | 0.060 |   0.378 |    0.426 | 
     | U7_mux2X1/U1                      | A v -> Y v  | MX2X2M        | 0.100 | 0.082 |   0.461 |    0.508 | 
     | clock_divider_TX/U30              | AN v -> Y v | NOR2BX1M      | 0.100 | 0.073 |   0.534 |    0.581 | 
     | clock_divider_TX/n7__L1_I0        | A v -> Y v  | BUFX2M        | 0.100 | 0.063 |   0.597 |    0.644 | 
     | clock_divider_TX/U29              | S0 v -> Y ^ | CLKMX2X2M     | 0.036 | 0.082 |   0.679 |    0.726 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.679 |    0.726 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.070 |   0.749 |    0.796 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.033 | 0.058 |   0.807 |    0.854 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.065 |   0.872 |    0.920 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M     | 0.047 | 0.002 |   0.874 |    0.922 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[2][1] /D (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[2][0] /Q (^) triggered by  leading edge 
of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.874
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.922
  Arrival Time                  0.969
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.047 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |   -0.035 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |   -0.023 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.032 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.031 | 0.055 |   0.134 |    0.086 | 
     | RSTSYNC2/\sync_reg_reg[1]         | CK ^ -> Q ^ | SDFFRQX1M     | 0.100 | 0.169 |   0.303 |    0.255 | 
     | SYNC_RST2__L1_I0                  | A ^ -> Y ^  | CLKBUFX6M     | 0.100 | 0.058 |   0.360 |    0.313 | 
     | U7_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.073 |   0.433 |    0.386 | 
     | clock_divider_TX/U30              | AN ^ -> Y ^ | NOR2BX1M      | 0.100 | 0.073 |   0.507 |    0.459 | 
     | clock_divider_TX/n7__L1_I0        | A ^ -> Y ^  | BUFX2M        | 0.100 | 0.057 |   0.564 |    0.517 | 
     | clock_divider_TX/U29              | S0 ^ -> Y ^ | CLKMX2X2M     | 0.036 | 0.062 |   0.626 |    0.578 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.626 |    0.578 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.070 |   0.696 |    0.649 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.033 | 0.058 |   0.754 |    0.707 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.065 |   0.820 |    0.772 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.037 | 0.150 |   0.969 |    0.922 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M     | 0.037 | 0.000 |   0.969 |    0.922 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                   |             |               |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.047 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |    0.060 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |    0.071 | 
     | U1_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.126 | 
     | CLKR__L1_I0                       | A ^ -> Y ^  | CLKBUFX6M     | 0.031 | 0.055 |   0.134 |    0.181 | 
     | RSTSYNC2/\sync_reg_reg[1]         | CK ^ -> Q v | SDFFRQX1M     | 0.100 | 0.184 |   0.318 |    0.366 | 
     | SYNC_RST2__L1_I0                  | A v -> Y v  | CLKBUFX6M     | 0.100 | 0.060 |   0.378 |    0.426 | 
     | U7_mux2X1/U1                      | A v -> Y v  | MX2X2M        | 0.100 | 0.082 |   0.461 |    0.508 | 
     | clock_divider_TX/U30              | AN v -> Y v | NOR2BX1M      | 0.100 | 0.073 |   0.534 |    0.581 | 
     | clock_divider_TX/n7__L1_I0        | A v -> Y v  | BUFX2M        | 0.100 | 0.063 |   0.597 |    0.644 | 
     | clock_divider_TX/U29              | S0 v -> Y ^ | CLKMX2X2M     | 0.036 | 0.082 |   0.679 |    0.726 | 
     | clock_divider_TX                  | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.679 |    0.726 | 
     | U4_mux2X1/U1                      | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.070 |   0.749 |    0.796 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M    | 0.033 | 0.058 |   0.807 |    0.854 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.065 |   0.872 |    0.920 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M     | 0.047 | 0.002 |   0.874 |    0.921 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin pulse_gen/pls_flop_reg/CK 
Endpoint:   pulse_gen/pls_flop_reg/D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: pulse_gen/rcv_flop_reg/Q (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.875
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.921
  Arrival Time                  0.985
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                            |             |               |       |       |  Time   |   Time   | 
     |----------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                            | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.065 | 
     | UART_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |   -0.052 | 
     | UART_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |   -0.041 | 
     | U1_mux2X1/U1               | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.014 | 
     | CLKR__L1_I0                | A ^ -> Y ^  | CLKBUFX6M     | 0.031 | 0.055 |   0.134 |    0.069 | 
     | RSTSYNC2/\sync_reg_reg[1]  | CK ^ -> Q ^ | SDFFRQX1M     | 0.100 | 0.169 |   0.303 |    0.238 | 
     | SYNC_RST2__L1_I0           | A ^ -> Y ^  | CLKBUFX6M     | 0.100 | 0.058 |   0.360 |    0.296 | 
     | U7_mux2X1/U1               | A ^ -> Y ^  | MX2X2M        | 0.100 | 0.073 |   0.433 |    0.369 | 
     | clock_divider_TX/U30       | AN ^ -> Y ^ | NOR2BX1M      | 0.100 | 0.073 |   0.507 |    0.442 | 
     | clock_divider_TX/n7__L1_I0 | A ^ -> Y ^  | BUFX2M        | 0.100 | 0.057 |   0.564 |    0.499 | 
     | clock_divider_TX/U29       | S0 ^ -> Y ^ | CLKMX2X2M     | 0.036 | 0.062 |   0.626 |    0.561 | 
     | clock_divider_TX           | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.626 |    0.561 | 
     | U4_mux2X1/U1               | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.070 |   0.696 |    0.631 | 
     | TX_CLK1__L1_I0             | A ^ -> Y ^  | CLKBUFX12M    | 0.033 | 0.058 |   0.754 |    0.690 | 
     | TX_CLK1__L2_I0             | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.065 |   0.820 |    0.755 | 
     | pulse_gen/rcv_flop_reg     | CK ^ -> Q ^ | SDFFRQX2M     | 0.060 | 0.166 |   0.985 |    0.921 | 
     | pulse_gen/pls_flop_reg     | D ^         | SDFFRQX2M     | 0.060 | 0.000 |   0.985 |    0.921 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                            |             |               |       |       |  Time   |   Time   | 
     |----------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                            | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.065 | 
     | UART_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M    | 0.006 | 0.012 |   0.012 |    0.077 | 
     | UART_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.024 |    0.089 | 
     | U1_mux2X1/U1               | A ^ -> Y ^  | MX2X2M        | 0.033 | 0.055 |   0.079 |    0.143 | 
     | CLKR__L1_I0                | A ^ -> Y ^  | CLKBUFX6M     | 0.031 | 0.055 |   0.134 |    0.198 | 
     | RSTSYNC2/\sync_reg_reg[1]  | CK ^ -> Q v | SDFFRQX1M     | 0.100 | 0.184 |   0.318 |    0.383 | 
     | SYNC_RST2__L1_I0           | A v -> Y v  | CLKBUFX6M     | 0.100 | 0.060 |   0.378 |    0.443 | 
     | U7_mux2X1/U1               | A v -> Y v  | MX2X2M        | 0.100 | 0.082 |   0.461 |    0.525 | 
     | clock_divider_TX/U30       | AN v -> Y v | NOR2BX1M      | 0.100 | 0.073 |   0.534 |    0.598 | 
     | clock_divider_TX/n7__L1_I0 | A v -> Y v  | BUFX2M        | 0.100 | 0.063 |   0.597 |    0.661 | 
     | clock_divider_TX/U29       | S0 v -> Y ^ | CLKMX2X2M     | 0.036 | 0.082 |   0.679 |    0.743 | 
     | clock_divider_TX           | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.679 |    0.743 | 
     | U4_mux2X1/U1               | A ^ -> Y ^  | MX2X2M        | 0.052 | 0.070 |   0.749 |    0.813 | 
     | TX_CLK1__L1_I0             | A ^ -> Y ^  | CLKBUFX12M    | 0.033 | 0.058 |   0.807 |    0.872 | 
     | TX_CLK1__L2_I0             | A ^ -> Y ^  | CLKBUFX40M    | 0.047 | 0.065 |   0.872 |    0.937 | 
     | pulse_gen/pls_flop_reg     | CK ^        | SDFFRQX2M     | 0.047 | 0.003 |   0.875 |    0.940 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[13] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[13] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.302
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.350
  Arrival Time                  0.432
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.082 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.070 | 
     | REF_CLK__L2_I0                          | A v -> Y ^    | CLKINVX8M   | 0.013 | 0.012 |   0.024 |   -0.058 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^    | MX2X6M      | 0.030 | 0.063 |   0.087 |    0.005 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^    | CLKBUFX12M  | 0.042 | 0.058 |   0.146 |    0.063 | 
     | CLK_GATE/U0_TLATNCAX12M                 | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.074 |   0.219 |    0.137 | 
     | CLK_GATE                                | GATED_CLK ^   | CLK_GATE    |       |       |   0.219 |    0.137 | 
     | ALU_CLK__L1_I0                          | A ^ -> Y ^    | CLKBUFX20M  | 0.038 | 0.059 |   0.278 |    0.196 | 
     | ALU/\ALU_OUT_reg[13]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.040 | 0.153 |   0.432 |    0.349 | 
     | U_system_control/\store_ALU_OUT_reg[13] | D ^           | SDFFRQX2M   | 0.040 | 0.000 |   0.432 |    0.350 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.082 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.094 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.106 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M     | 0.030 | 0.063 |   0.087 |    0.169 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.146 |    0.228 | 
     | CLK_M__L2_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.215 |    0.297 | 
     | CLK_M__L3_I0                            | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.255 |    0.337 | 
     | CLK_M__L4_I0                            | A v -> Y ^ | CLKINVX40M | 0.040 | 0.040 |   0.295 |    0.377 | 
     | U_system_control/\store_ALU_OUT_reg[13] | CK ^       | SDFFRQX2M  | 0.044 | 0.007 |   0.302 |    0.384 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[9] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[9] /D (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[9] /Q                    (^) triggered by  leading 
edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.303
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.350
  Arrival Time                  0.433
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |               |             |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.083 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.071 | 
     | REF_CLK__L2_I0                         | A v -> Y ^    | CLKINVX8M   | 0.013 | 0.012 |   0.024 |   -0.059 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^    | MX2X6M      | 0.030 | 0.063 |   0.087 |    0.005 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^    | CLKBUFX12M  | 0.042 | 0.058 |   0.146 |    0.063 | 
     | CLK_GATE/U0_TLATNCAX12M                | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.074 |   0.219 |    0.137 | 
     | CLK_GATE                               | GATED_CLK ^   | CLK_GATE    |       |       |   0.219 |    0.137 | 
     | ALU_CLK__L1_I0                         | A ^ -> Y ^    | CLKBUFX20M  | 0.038 | 0.059 |   0.278 |    0.196 | 
     | ALU/\ALU_OUT_reg[9]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.042 | 0.155 |   0.433 |    0.350 | 
     | U_system_control/\store_ALU_OUT_reg[9] | D ^           | SDFFRQX2M   | 0.042 | 0.000 |   0.433 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.083 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.094 | 
     | REF_CLK__L2_I0                         | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.106 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^ | MX2X6M     | 0.030 | 0.063 |   0.087 |    0.170 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.146 |    0.228 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.215 |    0.297 | 
     | CLK_M__L3_I0                           | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.255 |    0.337 | 
     | CLK_M__L4_I0                           | A v -> Y ^ | CLKINVX40M | 0.040 | 0.040 |   0.295 |    0.378 | 
     | U_system_control/\store_ALU_OUT_reg[9] | CK ^       | SDFFRQX2M  | 0.045 | 0.008 |   0.303 |    0.386 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[12] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[12] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[12] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.303
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.350
  Arrival Time                  0.435
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.084 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.073 | 
     | REF_CLK__L2_I0                          | A v -> Y ^    | CLKINVX8M   | 0.013 | 0.012 |   0.024 |   -0.060 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^    | MX2X6M      | 0.030 | 0.063 |   0.087 |    0.003 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^    | CLKBUFX12M  | 0.042 | 0.058 |   0.146 |    0.061 | 
     | CLK_GATE/U0_TLATNCAX12M                 | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.074 |   0.219 |    0.135 | 
     | CLK_GATE                                | GATED_CLK ^   | CLK_GATE    |       |       |   0.219 |    0.135 | 
     | ALU_CLK__L1_I0                          | A ^ -> Y ^    | CLKBUFX20M  | 0.038 | 0.059 |   0.278 |    0.194 | 
     | ALU/\ALU_OUT_reg[12]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.044 | 0.156 |   0.435 |    0.350 | 
     | U_system_control/\store_ALU_OUT_reg[12] | D ^           | SDFFRQX2M   | 0.044 | 0.000 |   0.435 |    0.350 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.084 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.096 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.108 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M     | 0.030 | 0.063 |   0.087 |    0.172 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.146 |    0.230 | 
     | CLK_M__L2_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.215 |    0.299 | 
     | CLK_M__L3_I0                            | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.255 |    0.339 | 
     | CLK_M__L4_I0                            | A v -> Y ^ | CLKINVX40M | 0.040 | 0.040 |   0.295 |    0.380 | 
     | U_system_control/\store_ALU_OUT_reg[12] | CK ^       | SDFFRQX2M  | 0.045 | 0.008 |   0.303 |    0.388 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[14] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[14] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[14] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.298
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.345
  Arrival Time                  0.432
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.087 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.076 | 
     | REF_CLK__L2_I0                          | A v -> Y ^    | CLKINVX8M   | 0.013 | 0.012 |   0.024 |   -0.064 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^    | MX2X6M      | 0.030 | 0.063 |   0.087 |   -0.000 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^    | CLKBUFX12M  | 0.042 | 0.058 |   0.146 |    0.058 | 
     | CLK_GATE/U0_TLATNCAX12M                 | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.074 |   0.219 |    0.132 | 
     | CLK_GATE                                | GATED_CLK ^   | CLK_GATE    |       |       |   0.219 |    0.132 | 
     | ALU_CLK__L1_I0                          | A ^ -> Y ^    | CLKBUFX20M  | 0.038 | 0.059 |   0.278 |    0.191 | 
     | ALU/\ALU_OUT_reg[14]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.041 | 0.154 |   0.432 |    0.345 | 
     | U_system_control/\store_ALU_OUT_reg[14] | D ^           | SDFFRQX2M   | 0.041 | 0.000 |   0.432 |    0.345 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.087 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.099 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.111 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M     | 0.030 | 0.063 |   0.087 |    0.175 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.146 |    0.233 | 
     | CLK_M__L2_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.215 |    0.302 | 
     | CLK_M__L3_I0                            | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.255 |    0.342 | 
     | CLK_M__L4_I1                            | A v -> Y ^ | CLKINVX40M | 0.043 | 0.040 |   0.294 |    0.382 | 
     | U_system_control/\store_ALU_OUT_reg[14] | CK ^       | SDFFRQX2M  | 0.043 | 0.003 |   0.298 |    0.385 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[2][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[2][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[2] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.882
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.930
  Arrival Time                  1.018
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.088 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.076 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.012 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.058 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.127 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.193 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.266 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.341 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.414 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.485 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.544 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.043 | 0.035 |   0.667 |    0.579 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.656 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.715 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.780 | 
     | FIFO/RD/\rptr_reg[2]              | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.149 |   1.018 |    0.929 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   1.018 |    0.930 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.088 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.101 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.165 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.235 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.304 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.370 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.443 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.518 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.591 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.662 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.692 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.758 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.816 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.885 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.925 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.967 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.044 | 0.004 |   0.882 |    0.970 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[8] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[8] /D (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[8] /Q                    (^) triggered by  leading 
edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.298
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.345
  Arrival Time                  0.433
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |               |             |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.089 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.077 | 
     | REF_CLK__L2_I0                         | A v -> Y ^    | CLKINVX8M   | 0.013 | 0.012 |   0.024 |   -0.065 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^    | MX2X6M      | 0.030 | 0.063 |   0.087 |   -0.001 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^    | CLKBUFX12M  | 0.042 | 0.058 |   0.146 |    0.057 | 
     | CLK_GATE/U0_TLATNCAX12M                | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.074 |   0.219 |    0.130 | 
     | CLK_GATE                               | GATED_CLK ^   | CLK_GATE    |       |       |   0.219 |    0.130 | 
     | ALU_CLK__L1_I0                         | A ^ -> Y ^    | CLKBUFX20M  | 0.038 | 0.059 |   0.278 |    0.189 | 
     | ALU/\ALU_OUT_reg[8]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.043 | 0.155 |   0.433 |    0.345 | 
     | U_system_control/\store_ALU_OUT_reg[8] | D ^           | SDFFRQX2M   | 0.043 | 0.000 |   0.433 |    0.345 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.089 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.101 | 
     | REF_CLK__L2_I0                         | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.113 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^ | MX2X6M     | 0.030 | 0.063 |   0.087 |    0.176 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.146 |    0.234 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.215 |    0.303 | 
     | CLK_M__L3_I0                           | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.255 |    0.344 | 
     | CLK_M__L4_I1                           | A v -> Y ^ | CLKINVX40M | 0.043 | 0.040 |   0.294 |    0.383 | 
     | U_system_control/\store_ALU_OUT_reg[8] | CK ^       | SDFFRQX2M  | 0.043 | 0.003 |   0.298 |    0.386 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[3][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[3][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[3] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.886
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.933
  Arrival Time                  1.023
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.090 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.078 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.014 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.056 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.125 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.191 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.264 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.339 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.412 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.483 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.542 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.043 | 0.035 |   0.667 |    0.577 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.654 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.713 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.778 | 
     | FIFO/RD/\rptr_reg[3]              | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.155 |   1.023 |    0.933 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   1.023 |    0.933 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.090 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.103 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.167 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.237 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.306 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.372 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.445 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.520 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.593 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.664 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.694 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.760 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.818 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.887 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.927 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.043 | 0.040 |   0.877 |    0.967 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.047 | 0.009 |   0.886 |    0.976 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[11] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[11] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[11] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.298
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.345
  Arrival Time                  0.436
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.091 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.079 | 
     | REF_CLK__L2_I0                          | A v -> Y ^    | CLKINVX8M   | 0.013 | 0.012 |   0.024 |   -0.067 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^    | MX2X6M      | 0.030 | 0.063 |   0.087 |   -0.004 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^    | CLKBUFX12M  | 0.042 | 0.058 |   0.146 |    0.055 | 
     | CLK_GATE/U0_TLATNCAX12M                 | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.074 |   0.219 |    0.128 | 
     | CLK_GATE                                | GATED_CLK ^   | CLK_GATE    |       |       |   0.219 |    0.128 | 
     | ALU_CLK__L1_I0                          | A ^ -> Y ^    | CLKBUFX20M  | 0.038 | 0.059 |   0.278 |    0.187 | 
     | ALU/\ALU_OUT_reg[11]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.046 | 0.157 |   0.435 |    0.345 | 
     | U_system_control/\store_ALU_OUT_reg[11] | D ^           | SDFFRQX2M   | 0.046 | 0.000 |   0.436 |    0.345 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.091 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.103 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.115 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M     | 0.030 | 0.063 |   0.087 |    0.178 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.146 |    0.236 | 
     | CLK_M__L2_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.215 |    0.306 | 
     | CLK_M__L3_I0                            | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.255 |    0.346 | 
     | CLK_M__L4_I1                            | A v -> Y ^ | CLKINVX40M | 0.043 | 0.040 |   0.294 |    0.385 | 
     | U_system_control/\store_ALU_OUT_reg[11] | CK ^       | SDFFRQX2M  | 0.043 | 0.003 |   0.298 |    0.389 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[0][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[0][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[0] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.881
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.928
  Arrival Time                  1.021
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.092 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.080 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.016 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.054 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.123 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.189 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.262 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.337 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.410 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.481 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.540 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.043 | 0.035 |   0.667 |    0.575 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.652 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.711 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.776 | 
     | FIFO/RD/\rptr_reg[0]              | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.152 |   1.020 |    0.928 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.041 | 0.000 |   1.021 |    0.928 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.105 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.169 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.239 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.308 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.374 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.447 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.522 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.595 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.666 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.696 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.762 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.820 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.889 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.929 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.971 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.044 | 0.003 |   0.881 |    0.973 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[10] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[10] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[10] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.298
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.344
  Arrival Time                  0.437
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.093 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.081 | 
     | REF_CLK__L2_I0                          | A v -> Y ^    | CLKINVX8M   | 0.013 | 0.012 |   0.024 |   -0.069 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^    | MX2X6M      | 0.030 | 0.063 |   0.087 |   -0.005 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^    | CLKBUFX12M  | 0.042 | 0.058 |   0.146 |    0.053 | 
     | CLK_GATE/U0_TLATNCAX12M                 | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.074 |   0.219 |    0.127 | 
     | CLK_GATE                                | GATED_CLK ^   | CLK_GATE    |       |       |   0.219 |    0.127 | 
     | ALU_CLK__L1_I0                          | A ^ -> Y ^    | CLKBUFX20M  | 0.038 | 0.059 |   0.278 |    0.186 | 
     | ALU/\ALU_OUT_reg[10]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.048 | 0.159 |   0.437 |    0.344 | 
     | U_system_control/\store_ALU_OUT_reg[10] | D ^           | SDFFRQX2M   | 0.048 | 0.000 |   0.437 |    0.344 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.093 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.104 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.116 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M     | 0.030 | 0.063 |   0.087 |    0.180 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.146 |    0.238 | 
     | CLK_M__L2_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.215 |    0.307 | 
     | CLK_M__L3_I0                            | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.255 |    0.347 | 
     | CLK_M__L4_I1                            | A v -> Y ^ | CLKINVX40M | 0.043 | 0.040 |   0.294 |    0.387 | 
     | U_system_control/\store_ALU_OUT_reg[10] | CK ^       | SDFFRQX2M  | 0.043 | 0.003 |   0.298 |    0.390 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[1][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[1][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[1] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.881
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.928
  Arrival Time                  1.021
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.093 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.080 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.017 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.054 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.123 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.189 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.262 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.337 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.410 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.480 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.539 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.043 | 0.035 |   0.667 |    0.574 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.652 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.711 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.776 | 
     | FIFO/RD/\rptr_reg[1]              | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.152 |   1.021 |    0.928 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.041 | 0.000 |   1.021 |    0.928 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.093 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.105 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.169 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.239 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.308 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.374 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.448 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.522 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.595 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.666 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.696 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.762 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.820 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.889 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.930 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.971 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.044 | 0.003 |   0.881 |    0.974 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[2][1] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[2][0] /Q (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.886
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.933
  Arrival Time                  1.030
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.096 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.084 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.020 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.051 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.119 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.186 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.259 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.333 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.406 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.477 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.507 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.573 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.632 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.701 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.741 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.782 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.151 |   1.029 |    0.933 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   1.030 |    0.933 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.096 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.108 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.172 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.243 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.311 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.378 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.451 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.526 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.599 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.669 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.699 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.765 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.824 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.893 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.933 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.043 | 0.040 |   0.877 |    0.973 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.047 | 0.009 |   0.886 |    0.982 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[1][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[1][1] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[1][0] /Q (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.882
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.930
  Arrival Time                  1.026
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.084 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.021 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.050 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.118 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.185 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.258 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.333 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.406 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.476 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.507 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.573 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.631 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.700 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.740 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.781 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.148 |   1.026 |    0.930 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.034 | 0.000 |   1.026 |    0.930 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.109 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.173 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.244 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.312 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.378 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.452 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.526 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.599 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.670 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.700 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.766 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.824 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.893 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.934 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.975 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.044 | 0.004 |   0.882 |    0.978 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin pulse_gen/pls_flop_reg/CK 
Endpoint:   pulse_gen/pls_flop_reg/SI   (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: clock_divider_TX/flag_reg/Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.871
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.909
  Arrival Time                  1.006
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.085 | 
     | scan_clk__L2_I0           | A v -> Y ^  | INVX2M     | 0.027 | 0.020 |   0.032 |   -0.065 | 
     | U1_mux2X1/U1              | B ^ -> Y ^  | MX2X2M     | 0.035 | 0.063 |   0.095 |   -0.002 | 
     | CLKR__L1_I0               | A ^ -> Y ^  | CLKBUFX6M  | 0.031 | 0.055 |   0.150 |    0.053 | 
     | CLKR__L2_I0               | A ^ -> Y ^  | CLKBUFX4M  | 0.040 | 0.060 |   0.210 |    0.113 | 
     | CLKR__L3_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.059 |   0.269 |    0.172 | 
     | CLKR__L4_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.031 | 0.056 |   0.325 |    0.227 | 
     | CLKR__L5_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.031 | 0.054 |   0.379 |    0.282 | 
     | CLKR__L6_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.026 | 0.051 |   0.430 |    0.333 | 
     | CLKR__L7_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.027 | 0.051 |   0.481 |    0.384 | 
     | CLKR__L8_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.057 |   0.537 |    0.440 | 
     | CLKR__L9_I1               | A ^ -> Y ^  | CLKBUFX4M  | 0.034 | 0.058 |   0.595 |    0.498 | 
     | CLKR__L10_I1              | A ^ -> Y ^  | CLKBUFX4M  | 0.035 | 0.058 |   0.653 |    0.556 | 
     | CLKR__L11_I1              | A ^ -> Y ^  | CLKBUFX4M  | 0.043 | 0.063 |   0.717 |    0.620 | 
     | CLKR__L12_I1              | A ^ -> Y ^  | CLKBUFX32M | 0.032 | 0.057 |   0.773 |    0.676 | 
     | CLKR__L13_I0              | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.024 |   0.797 |    0.700 | 
     | CLKR__L14_I0              | A v -> Y ^  | CLKINVX32M | 0.026 | 0.022 |   0.820 |    0.722 | 
     | clock_divider_TX/flag_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.093 | 0.186 |   1.006 |    0.909 | 
     | pulse_gen/pls_flop_reg    | SI ^        | SDFFRQX2M  | 0.093 | 0.000 |   1.006 |    0.909 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.109 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.173 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.244 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.312 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.379 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.452 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.527 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.600 | 
     | scan_clk__L9_I0        | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.670 | 
     | scan_clk__L10_I1       | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.729 | 
     | scan_clk__L11_I0       | A v -> Y ^ | INVX2M     | 0.043 | 0.035 |   0.667 |    0.764 | 
     | U4_mux2X1/U1           | B ^ -> Y ^ | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.842 | 
     | TX_CLK1__L1_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.900 | 
     | TX_CLK1__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.966 | 
     | pulse_gen/pls_flop_reg | CK ^       | SDFFRQX2M  | 0.047 | 0.003 |   0.871 |    0.968 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin FIFO/WR/\w_binary_reg[0] /CK 
Endpoint:   FIFO/WR/\w_binary_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/RD/\rptr_reg[3] /Q      (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.886
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.926
  Arrival Time                  1.023
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.085 | 
     | scan_clk__L2_I1          | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.021 | 
     | scan_clk__L3_I0          | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.049 | 
     | scan_clk__L4_I0          | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.118 | 
     | scan_clk__L5_I0          | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.184 | 
     | scan_clk__L6_I0          | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.257 | 
     | scan_clk__L7_I0          | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.332 | 
     | scan_clk__L8_I0          | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.405 | 
     | scan_clk__L9_I0          | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.476 | 
     | scan_clk__L10_I1         | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.535 | 
     | scan_clk__L11_I0         | A v -> Y ^  | INVX2M     | 0.043 | 0.035 |   0.667 |    0.570 | 
     | U4_mux2X1/U1             | B ^ -> Y ^  | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.647 | 
     | TX_CLK1__L1_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.706 | 
     | TX_CLK1__L2_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.771 | 
     | FIFO/RD/\rptr_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.155 |   1.023 |    0.926 | 
     | FIFO/WR/\w_binary_reg[0] | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   1.023 |    0.926 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.110 | 
     | scan_clk__L2_I1          | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.174 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.244 | 
     | scan_clk__L4_I0          | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.313 | 
     | scan_clk__L5_I0          | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.379 | 
     | scan_clk__L6_I0          | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.452 | 
     | scan_clk__L7_I0          | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.527 | 
     | scan_clk__L8_I0          | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.600 | 
     | scan_clk__L9_I0          | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.671 | 
     | scan_clk__L10_I0         | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.701 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.767 | 
     | CLK_M__L1_I0             | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.825 | 
     | CLK_M__L2_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.894 | 
     | CLK_M__L3_I0             | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.934 | 
     | CLK_M__L4_I1             | A v -> Y ^ | CLKINVX40M | 0.043 | 0.040 |   0.877 |    0.974 | 
     | FIFO/WR/\w_binary_reg[0] | CK ^       | SDFFRQX2M  | 0.047 | 0.009 |   0.886 |    0.983 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U_system_control/\store_ALU_OUT_reg[15] /CK 
Endpoint:   U_system_control/\store_ALU_OUT_reg[15] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: ALU/\ALU_OUT_reg[15] /Q                    (^) triggered by  
leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.296
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.342
  Arrival Time                  0.441
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |               |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.098 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v    | CLKINVX40M  | 0.007 | 0.012 |   0.012 |   -0.087 | 
     | REF_CLK__L2_I0                          | A v -> Y ^    | CLKINVX8M   | 0.013 | 0.012 |   0.024 |   -0.074 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^    | MX2X6M      | 0.030 | 0.063 |   0.087 |   -0.011 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^    | CLKBUFX12M  | 0.042 | 0.058 |   0.146 |    0.047 | 
     | CLK_GATE/U0_TLATNCAX12M                 | CK ^ -> ECK ^ | TLATNCAX12M | 0.044 | 0.074 |   0.219 |    0.121 | 
     | CLK_GATE                                | GATED_CLK ^   | CLK_GATE    |       |       |   0.219 |    0.121 | 
     | ALU_CLK__L1_I0                          | A ^ -> Y ^    | CLKBUFX20M  | 0.038 | 0.059 |   0.278 |    0.180 | 
     | ALU/\ALU_OUT_reg[15]                    | CK ^ -> Q ^   | SDFFRQX2M   | 0.053 | 0.162 |   0.440 |    0.342 | 
     | U_system_control/\store_ALU_OUT_reg[15] | D ^           | SDFFRQX2M   | 0.053 | 0.000 |   0.441 |    0.342 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.098 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.110 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.122 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X6M     | 0.030 | 0.063 |   0.087 |    0.186 | 
     | CLK_M__L1_I0                            | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.146 |    0.244 | 
     | CLK_M__L2_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.215 |    0.313 | 
     | CLK_M__L3_I0                            | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.255 |    0.353 | 
     | CLK_M__L4_I1                            | A v -> Y ^ | CLKINVX40M | 0.043 | 0.040 |   0.294 |    0.393 | 
     | U_system_control/\store_ALU_OUT_reg[15] | CK ^       | SDFFRQX2M  | 0.043 | 0.001 |   0.296 |    0.394 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[3][1] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[3][0] /Q (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.886
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.933
  Arrival Time                  1.033
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.087 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.023 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.048 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.116 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.182 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.256 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.330 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.403 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.474 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.504 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.570 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.628 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.697 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.738 | 
     | CLK_M__L4_I1                      | A v -> Y ^  | CLKINVX40M | 0.043 | 0.040 |   0.877 |    0.777 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.156 |   1.033 |    0.933 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   1.033 |    0.933 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.112 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.175 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.246 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.314 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.381 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.454 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.529 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.602 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.672 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.703 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.769 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.827 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.896 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.936 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.043 | 0.040 |   0.877 |    0.976 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.047 | 0.009 |   0.886 |    0.985 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Data_sync/\sync_reg_reg[1] /CK 
Endpoint:   Data_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Data_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.880
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.928
  Arrival Time                  1.027
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | scan_clk__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.087 | 
     | scan_clk__L2_I1            | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.023 | 
     | scan_clk__L3_I0            | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.047 | 
     | scan_clk__L4_I0            | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.116 | 
     | scan_clk__L5_I0            | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.182 | 
     | scan_clk__L6_I0            | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.255 | 
     | scan_clk__L7_I0            | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.330 | 
     | scan_clk__L8_I0            | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.403 | 
     | scan_clk__L9_I0            | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.474 | 
     | scan_clk__L10_I0           | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.504 | 
     | U0_mux2X1/U1               | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.570 | 
     | CLK_M__L1_I0               | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.628 | 
     | CLK_M__L2_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.697 | 
     | CLK_M__L3_I0               | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.737 | 
     | CLK_M__L4_I2               | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.779 | 
     | Data_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.149 |   1.027 |    0.928 | 
     | Data_sync/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   1.027 |    0.928 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.112 | 
     | scan_clk__L2_I1            | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.176 | 
     | scan_clk__L3_I0            | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.246 | 
     | scan_clk__L4_I0            | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.315 | 
     | scan_clk__L5_I0            | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.381 | 
     | scan_clk__L6_I0            | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.454 | 
     | scan_clk__L7_I0            | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.529 | 
     | scan_clk__L8_I0            | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.602 | 
     | scan_clk__L9_I0            | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.673 | 
     | scan_clk__L10_I0           | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.703 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.769 | 
     | CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.827 | 
     | CLK_M__L2_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.896 | 
     | CLK_M__L3_I0               | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.936 | 
     | CLK_M__L4_I2               | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.978 | 
     | Data_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.044 | 0.002 |   0.880 |    0.979 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[0][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[0][1] /D (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[0][0] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.299
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.346
  Arrival Time                  0.448
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.102 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.090 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.013 | 0.012 |   0.024 |   -0.078 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.030 | 0.063 |   0.087 |   -0.014 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.146 |    0.044 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.215 |    0.113 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.255 |    0.153 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.296 |    0.194 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.152 |   0.448 |    0.346 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.040 | 0.000 |   0.448 |    0.346 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.113 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.126 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^ | MX2X6M     | 0.030 | 0.063 |   0.087 |    0.189 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.146 |    0.247 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.215 |    0.316 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.255 |    0.357 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.296 |    0.398 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.044 | 0.003 |   0.299 |    0.401 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin RSTSYNC1/\sync_reg_reg[1] /CK 
Endpoint:   RSTSYNC1/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: RSTSYNC1/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.884
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.928
  Arrival Time                  1.030
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.090 | 
     | scan_clk__L2_I1           | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.026 | 
     | scan_clk__L3_I0           | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.045 | 
     | scan_clk__L4_I0           | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.113 | 
     | scan_clk__L5_I0           | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.179 | 
     | scan_clk__L6_I0           | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.253 | 
     | scan_clk__L7_I0           | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.327 | 
     | scan_clk__L8_I0           | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.400 | 
     | scan_clk__L9_I0           | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.471 | 
     | scan_clk__L10_I0          | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.501 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.567 | 
     | CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.625 | 
     | CLK_M__L2_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.694 | 
     | CLK_M__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.735 | 
     | CLK_M__L4_I2              | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.776 | 
     | RSTSYNC1/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.152 |   1.030 |    0.928 | 
     | RSTSYNC1/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   1.030 |    0.928 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.115 | 
     | scan_clk__L2_I1           | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.178 | 
     | scan_clk__L3_I0           | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.249 | 
     | scan_clk__L4_I0           | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.317 | 
     | scan_clk__L5_I0           | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.384 | 
     | scan_clk__L6_I0           | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.457 | 
     | scan_clk__L7_I0           | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.532 | 
     | scan_clk__L8_I0           | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.605 | 
     | scan_clk__L9_I0           | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.675 | 
     | scan_clk__L10_I0          | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.706 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.772 | 
     | CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.830 | 
     | CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.899 | 
     | CLK_M__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.939 | 
     | CLK_M__L4_I2              | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.980 | 
     | RSTSYNC1/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.044 | 0.006 |   0.884 |    0.986 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[2][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[2][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.886
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.926
  Arrival Time                  1.029
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.091 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.027 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.044 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.112 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.179 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.252 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.326 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.399 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.470 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.500 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.566 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.624 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.694 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.734 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.775 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.151 |   1.029 |    0.926 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   1.029 |    0.926 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.116 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.179 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.250 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.318 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.385 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.458 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.533 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.606 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.676 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.706 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.773 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.831 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.900 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.940 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.043 | 0.040 |   0.877 |    0.980 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.047 | 0.009 |   0.886 |    0.989 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[1][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[1][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[1][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.882
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.922
  Arrival Time                  1.026
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.092 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.028 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.043 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.111 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.178 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.251 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.325 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.398 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.469 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.499 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.565 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.623 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.693 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.733 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.774 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.148 |   1.026 |    0.922 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   1.026 |    0.922 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.117 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.180 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.251 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.319 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.386 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.459 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.534 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.607 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.677 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.707 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.774 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.832 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.901 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.941 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.982 | 
     | FIFO/sync_r2w/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.044 | 0.004 |   0.882 |    0.986 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin FIFO/WR/\wptr_reg[2] /CK 
Endpoint:   FIFO/WR/\wptr_reg[2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/WR/\wptr_reg[1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.882
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.922
  Arrival Time                  1.028
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.093 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.030 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.041 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.109 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.176 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.249 | 
     | scan_clk__L7_I0      | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.324 | 
     | scan_clk__L8_I0      | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.397 | 
     | scan_clk__L9_I0      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.467 | 
     | scan_clk__L10_I0     | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.498 | 
     | U0_mux2X1/U1         | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.564 | 
     | CLK_M__L1_I0         | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.622 | 
     | CLK_M__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.691 | 
     | CLK_M__L3_I0         | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.731 | 
     | CLK_M__L4_I2         | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.772 | 
     | FIFO/WR/\wptr_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.150 |   1.028 |    0.922 | 
     | FIFO/WR/\wptr_reg[2] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   1.028 |    0.922 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.118 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.182 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.253 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.321 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.387 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.461 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.535 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.608 | 
     | scan_clk__L9_I0      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.679 | 
     | scan_clk__L10_I0     | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.709 | 
     | U0_mux2X1/U1         | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.775 | 
     | CLK_M__L1_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.833 | 
     | CLK_M__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.902 | 
     | CLK_M__L3_I0         | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.943 | 
     | CLK_M__L4_I2         | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.984 | 
     | FIFO/WR/\wptr_reg[2] | CK ^       | SDFFRQX2M  | 0.044 | 0.003 |   0.882 |    0.987 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[0][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[0][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[0][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.871
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.911
  Arrival Time                  1.018
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.094 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.030 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.041 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.109 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.176 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.249 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.323 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.396 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.467 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.526 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.043 | 0.035 |   0.667 |    0.561 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.638 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.697 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.762 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.149 |   1.018 |    0.911 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   1.018 |    0.911 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.119 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.182 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.253 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.321 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.388 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.461 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.536 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.609 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.679 | 
     | scan_clk__L10_I1                  | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.738 | 
     | scan_clk__L11_I0                  | A v -> Y ^ | INVX2M     | 0.043 | 0.035 |   0.667 |    0.773 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.851 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.909 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.975 | 
     | FIFO/sync_w2r/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.871 |    0.977 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin FIFO/RD/\rptr_reg[3] /CK 
Endpoint:   FIFO/RD/\rptr_reg[3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/RD/\rptr_reg[2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.871
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.911
  Arrival Time                  1.018
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.094 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.030 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.040 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.109 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.175 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.248 | 
     | scan_clk__L7_I0      | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.323 | 
     | scan_clk__L8_I0      | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.396 | 
     | scan_clk__L9_I0      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.467 | 
     | scan_clk__L10_I1     | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.526 | 
     | scan_clk__L11_I0     | A v -> Y ^  | INVX2M     | 0.043 | 0.035 |   0.667 |    0.561 | 
     | U4_mux2X1/U1         | B ^ -> Y ^  | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.638 | 
     | TX_CLK1__L1_I0       | A ^ -> Y ^  | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.697 | 
     | TX_CLK1__L2_I0       | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.762 | 
     | FIFO/RD/\rptr_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.149 |   1.018 |    0.911 | 
     | FIFO/RD/\rptr_reg[3] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   1.018 |    0.911 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.119 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.183 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.253 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.322 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.388 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.461 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.536 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.609 | 
     | scan_clk__L9_I0      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.680 | 
     | scan_clk__L10_I1     | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.739 | 
     | scan_clk__L11_I0     | A v -> Y ^ | INVX2M     | 0.043 | 0.035 |   0.667 |    0.774 | 
     | U4_mux2X1/U1         | B ^ -> Y ^ | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.851 | 
     | TX_CLK1__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.910 | 
     | TX_CLK1__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.975 | 
     | FIFO/RD/\rptr_reg[3] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.871 |    0.978 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[3][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[3][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.886
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.926
  Arrival Time                  1.033
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.094 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.030 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.040 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.109 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.175 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.248 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.323 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.396 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.467 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.497 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.563 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.621 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.690 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.730 | 
     | CLK_M__L4_I1                      | A v -> Y ^  | CLKINVX40M | 0.043 | 0.040 |   0.877 |    0.770 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.156 |   1.033 |    0.926 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   1.033 |    0.926 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.119 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.183 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.253 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.322 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.388 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.461 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.536 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.609 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.680 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.710 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.776 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.834 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.903 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.943 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.043 | 0.040 |   0.877 |    0.983 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.047 | 0.009 |   0.886 |    0.992 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Data_sync/\sync_reg_reg[1] /CK 
Endpoint:   Data_sync/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Data_sync/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.880
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.920
  Arrival Time                  1.027
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.094 | 
     | scan_clk__L2_I1            | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.031 | 
     | scan_clk__L3_I0            | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.040 | 
     | scan_clk__L4_I0            | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.108 | 
     | scan_clk__L5_I0            | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.175 | 
     | scan_clk__L6_I0            | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.248 | 
     | scan_clk__L7_I0            | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.323 | 
     | scan_clk__L8_I0            | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.396 | 
     | scan_clk__L9_I0            | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.466 | 
     | scan_clk__L10_I0           | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.497 | 
     | U0_mux2X1/U1               | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.563 | 
     | CLK_M__L1_I0               | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.621 | 
     | CLK_M__L2_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.690 | 
     | CLK_M__L3_I0               | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.730 | 
     | CLK_M__L4_I2               | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.771 | 
     | Data_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.149 |   1.027 |    0.920 | 
     | Data_sync/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   1.027 |    0.920 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.119 | 
     | scan_clk__L2_I1            | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.183 | 
     | scan_clk__L3_I0            | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.254 | 
     | scan_clk__L4_I0            | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.322 | 
     | scan_clk__L5_I0            | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.388 | 
     | scan_clk__L6_I0            | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.462 | 
     | scan_clk__L7_I0            | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.536 | 
     | scan_clk__L8_I0            | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.609 | 
     | scan_clk__L9_I0            | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.680 | 
     | scan_clk__L10_I0           | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.710 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.776 | 
     | CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.834 | 
     | CLK_M__L2_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.903 | 
     | CLK_M__L3_I0               | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.944 | 
     | CLK_M__L4_I2               | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.985 | 
     | Data_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.044 | 0.002 |   0.880 |    0.987 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[3][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[3][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.870
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.911
  Arrival Time                  1.018
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.094 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.031 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.040 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.108 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.175 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.248 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.323 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.396 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.466 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.525 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.043 | 0.035 |   0.667 |    0.560 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.638 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.696 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.762 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   1.018 |    0.911 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   1.018 |    0.911 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.119 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.183 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.254 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.322 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.389 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.462 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.536 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.609 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.680 | 
     | scan_clk__L10_I1                  | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.739 | 
     | scan_clk__L11_I0                  | A v -> Y ^ | INVX2M     | 0.043 | 0.035 |   0.667 |    0.774 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.851 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.910 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.975 | 
     | FIFO/sync_w2r/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.870 |    0.977 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[1][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[1][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[1][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.871
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.911
  Arrival Time                  1.018
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.095 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.031 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.039 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.108 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.174 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.248 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.322 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.395 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.466 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.525 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.043 | 0.035 |   0.667 |    0.560 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.637 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.696 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.761 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.150 |   1.018 |    0.911 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   1.018 |    0.911 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.120 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.184 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.254 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.323 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.389 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.462 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.537 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.610 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.681 | 
     | scan_clk__L10_I1                  | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.740 | 
     | scan_clk__L11_I0                  | A v -> Y ^ | INVX2M     | 0.043 | 0.035 |   0.667 |    0.775 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.852 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.911 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.976 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.871 |    0.978 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[2][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_w2r/\sync_reg_reg[2][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.870
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.911
  Arrival Time                  1.018
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.095 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.031 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.039 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.108 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.174 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.247 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.322 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.395 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.466 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.525 | 
     | scan_clk__L11_I0                  | A v -> Y ^  | INVX2M     | 0.043 | 0.035 |   0.667 |    0.560 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^  | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.637 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.696 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.761 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.150 |   1.018 |    0.911 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   1.018 |    0.911 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.120 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.184 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.254 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.323 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.389 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.462 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.537 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.610 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.681 | 
     | scan_clk__L10_I1                  | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.740 | 
     | scan_clk__L11_I0                  | A v -> Y ^ | INVX2M     | 0.043 | 0.035 |   0.667 |    0.775 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.852 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.911 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.976 | 
     | FIFO/sync_w2r/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.870 |    0.978 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.064
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.212
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.108 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.108 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |   -0.049 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.153 |   0.212 |    0.104 | 
     | ALU/\ALU_OUT_reg[14]    | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   0.212 |    0.104 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.108 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.108 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |    0.167 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M  | 0.038 | 0.005 |   0.064 |    0.172 | 
     +-----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.061
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.210
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.108 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.108 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |   -0.049 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.151 |   0.210 |    0.101 | 
     | ALU/\ALU_OUT_reg[1]     | SI ^        | SDFFRQX2M  | 0.042 | 0.000 |   0.210 |    0.101 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.108 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.108 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |    0.167 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M  | 0.038 | 0.002 |   0.061 |    0.169 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[0][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[0][0] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/WR/\wptr_reg[3] /Q               (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.881
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.921
  Arrival Time                  1.030
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.096 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.033 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.038 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.106 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.173 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.246 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.321 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.394 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.464 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.494 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.561 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.619 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.688 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.728 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.769 | 
     | FIFO/WR/\wptr_reg[3]              | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.152 |   1.030 |    0.921 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   1.030 |    0.921 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.121 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.256 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.324 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.391 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.464 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.538 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.611 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.682 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.712 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.778 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.836 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.906 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.946 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.987 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.044 | 0.003 |   0.881 |    0.990 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin FIFO/sync_r2w/\sync_reg_reg[0][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[0][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO/sync_r2w/\sync_reg_reg[0][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.881
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.921
  Arrival Time                  1.030
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.097 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.033 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.038 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.106 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.173 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.246 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.321 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.394 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.464 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.494 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.560 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.619 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.688 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.728 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.769 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.152 |   1.030 |    0.921 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   1.030 |    0.921 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.121 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.256 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.324 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.391 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.464 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.538 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.611 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.682 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.712 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.778 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.836 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.906 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.946 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.987 | 
     | FIFO/sync_r2w/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.044 | 0.003 |   0.881 |    0.990 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.063
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.213
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.109 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.109 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |   -0.050 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.154 |   0.213 |    0.104 | 
     | ALU/\ALU_OUT_reg[5]     | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.213 |    0.104 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.109 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.109 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |    0.168 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M  | 0.038 | 0.004 |   0.063 |    0.172 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin FIFO/sync_w2r/\sync_reg_reg[1][0] /CK 
Endpoint:   FIFO/sync_w2r/\sync_reg_reg[1][0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/WR/\wptr_reg[1] /Q              (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.871
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.919
  Arrival Time                  1.028
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.097 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.033 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.038 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.106 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.173 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.246 | 
     | scan_clk__L7_I0                   | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.320 | 
     | scan_clk__L8_I0                   | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.393 | 
     | scan_clk__L9_I0                   | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.464 | 
     | scan_clk__L10_I0                  | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.494 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.560 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.618 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.688 | 
     | CLK_M__L3_I0                      | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.728 | 
     | CLK_M__L4_I2                      | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.769 | 
     | FIFO/WR/\wptr_reg[1]              | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.150 |   1.028 |    0.919 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   1.028 |    0.919 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.122 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.185 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.256 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.324 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.391 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.464 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.539 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.612 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.682 | 
     | scan_clk__L10_I1                  | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.741 | 
     | scan_clk__L11_I0                  | A v -> Y ^ | INVX2M     | 0.043 | 0.035 |   0.667 |    0.776 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.854 | 
     | TX_CLK1__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.912 | 
     | TX_CLK1__L2_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.978 | 
     | FIFO/sync_w2r/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.047 | 0.002 |   0.871 |    0.980 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.064
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.213
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.109 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.109 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |   -0.050 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.154 |   0.213 |    0.104 | 
     | ALU/\ALU_OUT_reg[15]    | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.213 |    0.104 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.109 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.109 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |    0.168 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M  | 0.038 | 0.005 |   0.064 |    0.173 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin FIFO/MEM/\Reg_File_reg[7][2] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[7][2] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/MEM/\Reg_File_reg[7][1] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.888
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.928
  Arrival Time                  1.037
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.097 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.033 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.037 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.106 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.172 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.245 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.320 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.393 | 
     | scan_clk__L9_I0              | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.464 | 
     | scan_clk__L10_I0             | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.494 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.560 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.618 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.687 | 
     | CLK_M__L3_I0                 | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.727 | 
     | CLK_M__L4_I1                 | A v -> Y ^  | CLKINVX40M | 0.043 | 0.040 |   0.877 |    0.767 | 
     | FIFO/MEM/\Reg_File_reg[7][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.161 |   1.037 |    0.928 | 
     | FIFO/MEM/\Reg_File_reg[7][2] | SI ^        | SDFFRQX2M  | 0.056 | 0.000 |   1.037 |    0.928 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.122 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.185 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.256 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.325 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.391 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.464 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.539 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.612 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.683 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.713 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.779 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.837 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.906 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.946 | 
     | CLK_M__L4_I0                 | A v -> Y ^ | CLKINVX40M | 0.040 | 0.040 |   0.877 |    0.987 | 
     | FIFO/MEM/\Reg_File_reg[7][2] | CK ^       | SDFFRQX2M  | 0.047 | 0.011 |   0.888 |    0.998 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin RSTSYNC1/\sync_reg_reg[1] /CK 
Endpoint:   RSTSYNC1/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: RSTSYNC1/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.884
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.921
  Arrival Time                  1.030
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.097 | 
     | scan_clk__L2_I1           | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.033 | 
     | scan_clk__L3_I0           | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.037 | 
     | scan_clk__L4_I0           | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.106 | 
     | scan_clk__L5_I0           | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.172 | 
     | scan_clk__L6_I0           | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.245 | 
     | scan_clk__L7_I0           | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.320 | 
     | scan_clk__L8_I0           | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.393 | 
     | scan_clk__L9_I0           | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.464 | 
     | scan_clk__L10_I0          | A v -> Y ^  | INVX2M     | 0.034 | 0.030 |   0.603 |    0.494 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.560 | 
     | CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.618 | 
     | CLK_M__L2_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.687 | 
     | CLK_M__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.727 | 
     | CLK_M__L4_I2              | A v -> Y ^  | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.769 | 
     | RSTSYNC1/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.152 |   1.030 |    0.921 | 
     | RSTSYNC1/\sync_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.035 | 0.000 |   1.030 |    0.921 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.122 | 
     | scan_clk__L2_I1           | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.186 | 
     | scan_clk__L3_I0           | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.256 | 
     | scan_clk__L4_I0           | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.325 | 
     | scan_clk__L5_I0           | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.391 | 
     | scan_clk__L6_I0           | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.464 | 
     | scan_clk__L7_I0           | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.539 | 
     | scan_clk__L8_I0           | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.612 | 
     | scan_clk__L9_I0           | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.683 | 
     | scan_clk__L10_I0          | A v -> Y ^ | INVX2M     | 0.034 | 0.030 |   0.603 |    0.713 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.030 | 0.066 |   0.669 |    0.779 | 
     | CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.042 | 0.058 |   0.728 |    0.837 | 
     | CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.069 |   0.797 |    0.906 | 
     | CLK_M__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.043 | 0.040 |   0.837 |    0.946 | 
     | CLK_M__L4_I2              | A v -> Y ^ | CLKINVX40M | 0.044 | 0.041 |   0.878 |    0.988 | 
     | RSTSYNC1/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.044 | 0.006 |   0.884 |    0.994 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.064
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.214
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.110 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.110 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |   -0.051 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.155 |   0.214 |    0.104 | 
     | ALU/\ALU_OUT_reg[10]    | SI ^        | SDFFRQX2M  | 0.042 | 0.000 |   0.214 |    0.104 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.110 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.110 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |    0.169 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M  | 0.038 | 0.005 |   0.064 |    0.174 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin FIFO/RD/\rptr_reg[1] /CK 
Endpoint:   FIFO/RD/\rptr_reg[1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/RD/\rptr_reg[0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.870
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.910
  Arrival Time                  1.021
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.098 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |   -0.034 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.036 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.105 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.171 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.245 | 
     | scan_clk__L7_I0      | A v -> Y v  | CLKBUFX4M  | 0.038 | 0.075 |   0.430 |    0.319 | 
     | scan_clk__L8_I0      | A v -> Y v  | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.392 | 
     | scan_clk__L9_I0      | A v -> Y v  | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.463 | 
     | scan_clk__L10_I1     | A v -> Y v  | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.522 | 
     | scan_clk__L11_I0     | A v -> Y ^  | INVX2M     | 0.043 | 0.035 |   0.667 |    0.557 | 
     | U4_mux2X1/U1         | B ^ -> Y ^  | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.634 | 
     | TX_CLK1__L1_I0       | A ^ -> Y ^  | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.693 | 
     | TX_CLK1__L2_I0       | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.758 | 
     | FIFO/RD/\rptr_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.152 |   1.020 |    0.910 | 
     | FIFO/RD/\rptr_reg[1] | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   1.021 |    0.910 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.123 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.064 |   0.076 |    0.186 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.147 |    0.257 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX4M  | 0.032 | 0.068 |   0.215 |    0.326 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX4M  | 0.031 | 0.067 |   0.282 |    0.392 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX4M  | 0.040 | 0.073 |   0.355 |    0.465 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX4M  | 0.038 | 0.075 |   0.429 |    0.540 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX4M  | 0.036 | 0.073 |   0.502 |    0.613 | 
     | scan_clk__L9_I0      | A v -> Y v | CLKBUFX4M  | 0.035 | 0.071 |   0.573 |    0.683 | 
     | scan_clk__L10_I1     | A v -> Y v | CLKBUFX2M  | 0.032 | 0.059 |   0.632 |    0.743 | 
     | scan_clk__L11_I0     | A v -> Y ^ | INVX2M     | 0.043 | 0.035 |   0.667 |    0.778 | 
     | U4_mux2X1/U1         | B ^ -> Y ^ | MX2X2M     | 0.053 | 0.078 |   0.745 |    0.855 | 
     | TX_CLK1__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.033 | 0.059 |   0.803 |    0.914 | 
     | TX_CLK1__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.065 |   0.869 |    0.979 | 
     | FIFO/RD/\rptr_reg[1] | CK ^       | SDFFRQX2M  | 0.047 | 0.001 |   0.870 |    0.980 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.064
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.214
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.111 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.110 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |   -0.052 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.155 |   0.214 |    0.104 | 
     | ALU/\ALU_OUT_reg[9]     | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.214 |    0.104 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.110 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.111 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |    0.169 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M  | 0.038 | 0.005 |   0.064 |    0.174 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.064
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.214
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |   -0.111 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.110 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |   -0.052 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.155 |   0.214 |    0.103 | 
     | ALU/\ALU_OUT_reg[4]     | SI ^        | SDFFRQX2M  | 0.044 | 0.000 |   0.214 |    0.104 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.044 |       |   0.000 |    0.111 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.111 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.038 | 0.059 |   0.059 |    0.170 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M  | 0.038 | 0.004 |   0.064 |    0.174 | 
     +-----------------------------------------------------------------------------------------+ 

