###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        42151   # Number of WRITE/WRITEP commands
num_reads_done                 =       559033   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       457154   # Number of read row buffer hits
num_read_cmds                  =       559033   # Number of READ/READP commands
num_writes_done                =        42151   # Number of read requests issued
num_write_row_hits             =        26114   # Number of write row buffer hits
num_act_cmds                   =       118314   # Number of ACT commands
num_pre_cmds                   =       118287   # Number of PRE commands
num_ondemand_pres              =        97283   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9307106   # Cyles of rank active rank.0
rank_active_cycles.1           =      8914246   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       692894   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1085754   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       555851   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7304   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3272   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5739   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4120   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          871   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          825   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1272   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2434   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1763   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17733   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           12   # Write cmd latency (cycles)
write_latency[40-59]           =           22   # Write cmd latency (cycles)
write_latency[60-79]           =           77   # Write cmd latency (cycles)
write_latency[80-99]           =          161   # Write cmd latency (cycles)
write_latency[100-119]         =          277   # Write cmd latency (cycles)
write_latency[120-139]         =          458   # Write cmd latency (cycles)
write_latency[140-159]         =          676   # Write cmd latency (cycles)
write_latency[160-179]         =          902   # Write cmd latency (cycles)
write_latency[180-199]         =         1106   # Write cmd latency (cycles)
write_latency[200-]            =        38459   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       245863   # Read request latency (cycles)
read_latency[40-59]            =        78676   # Read request latency (cycles)
read_latency[60-79]            =        69330   # Read request latency (cycles)
read_latency[80-99]            =        29913   # Read request latency (cycles)
read_latency[100-119]          =        22627   # Read request latency (cycles)
read_latency[120-139]          =        18235   # Read request latency (cycles)
read_latency[140-159]          =        12325   # Read request latency (cycles)
read_latency[160-179]          =         9625   # Read request latency (cycles)
read_latency[180-199]          =         7677   # Read request latency (cycles)
read_latency[200-]             =        64762   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.10418e+08   # Write energy
read_energy                    =  2.25402e+09   # Read energy
act_energy                     =  3.23707e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.32589e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.21162e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80763e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.56249e+09   # Active standby energy rank.1
average_read_latency           =      100.899   # Average read request latency (cycles)
average_interarrival           =      16.6332   # Average request interarrival latency (cycles)
total_energy                   =  1.57167e+10   # Total energy (pJ)
average_power                  =      1571.67   # Average power (mW)
average_bandwidth              =       5.1301   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        48246   # Number of WRITE/WRITEP commands
num_reads_done                 =       642576   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       514063   # Number of read row buffer hits
num_read_cmds                  =       642573   # Number of READ/READP commands
num_writes_done                =        48246   # Number of read requests issued
num_write_row_hits             =        29353   # Number of write row buffer hits
num_act_cmds                   =       147929   # Number of ACT commands
num_pre_cmds                   =       147900   # Number of PRE commands
num_ondemand_pres              =       125860   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9107509   # Cyles of rank active rank.0
rank_active_cycles.1           =      9078656   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       892491   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       921344   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       647291   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5760   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3310   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5862   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3820   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          852   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          827   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1292   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2431   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1743   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17634   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           16   # Write cmd latency (cycles)
write_latency[40-59]           =           15   # Write cmd latency (cycles)
write_latency[60-79]           =           50   # Write cmd latency (cycles)
write_latency[80-99]           =          128   # Write cmd latency (cycles)
write_latency[100-119]         =          222   # Write cmd latency (cycles)
write_latency[120-139]         =          349   # Write cmd latency (cycles)
write_latency[140-159]         =          519   # Write cmd latency (cycles)
write_latency[160-179]         =          826   # Write cmd latency (cycles)
write_latency[180-199]         =         1055   # Write cmd latency (cycles)
write_latency[200-]            =        45064   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       248438   # Read request latency (cycles)
read_latency[40-59]            =        89222   # Read request latency (cycles)
read_latency[60-79]            =        84413   # Read request latency (cycles)
read_latency[80-99]            =        39065   # Read request latency (cycles)
read_latency[100-119]          =        29516   # Read request latency (cycles)
read_latency[120-139]          =        25008   # Read request latency (cycles)
read_latency[140-159]          =        17049   # Read request latency (cycles)
read_latency[160-179]          =        13557   # Read request latency (cycles)
read_latency[180-199]          =        10893   # Read request latency (cycles)
read_latency[200-]             =        85412   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.40844e+08   # Write energy
read_energy                    =  2.59085e+09   # Read energy
act_energy                     =  4.04734e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.28396e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.42245e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.68309e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66508e+09   # Active standby energy rank.1
average_read_latency           =      109.797   # Average read request latency (cycles)
average_interarrival           =       14.475   # Average request interarrival latency (cycles)
total_energy                   =  1.61599e+10   # Total energy (pJ)
average_power                  =      1615.99   # Average power (mW)
average_bandwidth              =      5.89501   # Average bandwidth
