================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2016.2
  Build 1577090 on Thu Jun 02 16:59:10 MDT 2016
  Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'yx388' on host 'en-ec-ecelinux-16.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue Nov 29 11:27:18 EST 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux'
INFO: [HLS 200-10] Opening and resetting project '/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj'.
INFO: [HLS 200-10] Adding design file 'dut.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'pca_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
make[1]: Entering directory `/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/csim/build'
   Compiling ../../../../pca_test.cpp in release mode
   Compiling ../../../../dut.cpp in release mode
   Generating csim.exe
make[1]: Leaving directory `/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/csim/build'
Number of Eigenvalues with error larger than 1%: 10
svd                 :      1 calls; 86548.195 msecs total time
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [HLS 200-10] Analyzing design file 'dut.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'wb_buffer' does not exist in function 'svd_alt'. 
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'svd::svd2x2<float, float, float>' into 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' (./svd.h:615).
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::x_isneg' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:168) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/utils/x_hls_utils.h:347) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/utils/x_hls_utils.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::copysignf' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls_math.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysignf' into 'hls::x_copysign' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:121) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::rsqrtf' into 'hls::x_rsqrt' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:158) automatically.
INFO: [XFORM 203-602] Inlining function 'svd::within_precision<float>' into 'svd::calc_angle<float, float>' (./svd.h:106) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_isneg' into 'svd::calc_angle<float, float>' (./svd.h:107) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_copysign' into 'svd::calc_angle<float, float>' (./svd.h:140) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_rsqrt' into 'svd::calc_angle<float, float>' (./svd.h:140) automatically.
INFO: [XFORM 203-602] Inlining function 'svd::vm2x1<float, float, float>' into 'svd::mm2x2<float, float, float>' (./svd.h:73) automatically.
INFO: [XFORM 203-602] Inlining function 'svd::vm2x1<float, float, float>' into 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' (./svd.h:207->./svd.h:615) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_isneg' into 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' (./svd.h:237->./svd.h:615) automatically.
INFO: [XFORM 203-602] Inlining function 'svd::mm2x2<float, float, float>' into 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' (./svd.h:647) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' (./svd.h:792) automatically.
INFO: [XFORM 203-102] Partitioning array 'S_block_buffer' (./svd.h:553) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'U_block_buffer' (./svd.h:554) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'V_block_buffer' (./svd.h:555) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'S_r_buffer' (./svd.h:557) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'S_c_buffer' (./svd.h:559) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'U_c_buffer' (./svd.h:560) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'V_c_buffer' (./svd.h:561) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'J2x2' (./svd.h:563) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2x2' (./svd.h:564) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'S_block_buffer.0' (./svd.h:553) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'S_block_buffer.1' (./svd.h:553) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'U_block_buffer.0' (./svd.h:554) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'U_block_buffer.1' (./svd.h:554) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'V_block_buffer.0' (./svd.h:555) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'V_block_buffer.1' (./svd.h:555) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'J2x2.0' (./svd.h:563) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'J2x2.1' (./svd.h:563) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2x2.0' (./svd.h:564) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2x2.1' (./svd.h:564) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::x_isneg' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:168) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/utils/x_hls_utils.h:347) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/utils/x_hls_utils.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::copysignf' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls_math.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysignf' into 'hls::x_copysign' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:121) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::rsqrtf' into 'hls::x_rsqrt' (/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:158) automatically.
INFO: [XFORM 203-602] Inlining function 'svd::within_precision<float>' into 'svd::calc_angle<float, float>' (./svd.h:106) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_isneg' into 'svd::calc_angle<float, float>' (./svd.h:107) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_copysign' into 'svd::calc_angle<float, float>' (./svd.h:140) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_rsqrt' into 'svd::calc_angle<float, float>' (./svd.h:140) automatically.
INFO: [XFORM 203-602] Inlining function 'svd::vm2x1<float, float, float>' into 'svd::mm2x2<float, float, float>' (./svd.h:73) automatically.
INFO: [XFORM 203-602] Inlining function 'svd::init_block_index' into 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' (./svd.h:582) automatically.
INFO: [XFORM 203-602] Inlining function 'svd::vm2x1<float, float, float>' into 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' (./svd.h:207->./svd.h:615) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_isneg' into 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' (./svd.h:237->./svd.h:615) automatically.
INFO: [XFORM 203-602] Inlining function 'svd::mm2x2<float, float, float>' into 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' (./svd.h:647) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' (./svd.h:792) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./svd.h:609:11) to (./svd.h:659:9) in function 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>'... converting 5 basic blocks.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./svd.h:530:16) in function 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2.6' (./svd.h:685:26) in function 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2.7' (./svd.h:701:26) in function 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2.8' (./svd.h:746:26) in function 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2.9' (./svd.h:762:26) in function 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2.10' (./svd.h:774:26) in function 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2.11' (./svd.h:803:26) in function 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.2' (./svd.h:551:24) in function 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' : 
WARNING: [XFORM 203-542] more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'sweep_loop' (./svd.h:538:86) in function 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' : 
WARNING: [XFORM 203-542] more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'svd::svd_alt<784, 784, MY_CONFIG_SVD, float, float>' (./svd.h:56:13) into svd_alt.
WARNING: [XFORM 203-631] Renaming function 'svd::calc_angle<float, float>' (./svd.h:44:7) into calc_angle<float, float>.
INFO: [HLS 200-111] Elapsed time: 10.48 seconds; current memory usage: 294 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'dut_calc_angle<float, float>' to 'dut_calc_angle_float_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_calc_angle_float_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dut_calc_angle<float, float>'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 85.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.11 seconds; current memory usage: 296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_calc_angle_float_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.08 seconds; current memory usage: 296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut_svd_alt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_rd_buffer'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [SCHED 204-61] Pipelining loop 'svd_rd_diag'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('S_load_2', ./svd.h:594) on array 'S' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 8.
INFO: [SCHED 204-61] Pipelining loop 'svd_calc_diag'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 131.
INFO: [SCHED 204-61] Pipelining loop 'svd_wb_diag'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'store' operation (./svd.h:670) of variable 'S_block_buffer_0_1_load', ./svd.h:670 on array 'S' and 'store' operation (./svd.h:666) of variable 'S_block_buffer_0_0_load', ./svd.h:666 on array 'S'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between 'store' operation (./svd.h:674) of variable 'S_block_buffer_1_0_load', ./svd.h:674 on array 'S' and 'store' operation (./svd.h:666) of variable 'S_block_buffer_0_0_load', ./svd.h:666 on array 'S'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between 'store' operation (./svd.h:678) of variable 'S_block_buffer_1_1_load', ./svd.h:678 on array 'S' and 'store' operation (./svd.h:666) of variable 'S_block_buffer_0_0_load', ./svd.h:666 on array 'S'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 4, Depth: 8.
INFO: [SCHED 204-61] Pipelining loop 'L_svd_rd_off_r'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
INFO: [SCHED 204-61] Pipelining loop 'L_svd_calc_off_r'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
INFO: [SCHED 204-61] Pipelining loop 'L_svd_wb_off_r'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
INFO: [SCHED 204-61] Pipelining loop 'L_svd_rd_off_c'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
INFO: [SCHED 204-61] Pipelining loop 'L_svd_calc_off_c'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
INFO: [SCHED 204-61] Pipelining loop 'L_svd_wb_off_c'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
WARNING: [SCHED 204-21] Estimated clock period (8.99ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp', ./svd.h:532) (3.36 ns)
	'add' operation ('tmp_17', ./svd.h:532) (3.02 ns)
	'getelementptr' operation ('A_addr', ./svd.h:532) (0 ns)
	'load' operation ('A_load', ./svd.h:532) on array 'A' (2.61 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 1.04 seconds; current memory usage: 301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut_svd_alt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.78 seconds; current memory usage: 306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.82 seconds; current memory usage: 307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.15 seconds; current memory usage: 307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_calc_angle_float_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fdiv_32ns_32ns_32_16': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_frsqrt_32ns_32ns_32_11_full_dsp': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_calc_angle_float_float_s'.
INFO: [HLS 200-111] Elapsed time: 0.43 seconds; current memory usage: 309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_svd_alt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_faddfsub_32ns_32ns_32_5_full_dsp': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_10ns_11ns_10ns_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_11ns_21s_10ns_21_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_11ns_21s_21_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_sitofp_32ns_32_6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_svd_alt'.
INFO: [HLS 200-111] Elapsed time: 1.06 seconds; current memory usage: 318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Elapsed time: 1.65 seconds; current memory usage: 334 MB.
INFO: [RTMG 210-278] Implementing memory 'dut_svd_alt_diag_1_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_svd_alt_S_block_buffer_0_0_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_svd_alt_S_r_buffer_0_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_svd_alt_J2x2_0_0_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_XXT_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_S_ram' using block RAMs.
INFO: [HLS 200-10] Finished generating all RTL models.
INFO: [SYSC 207-301] Generating SystemC RTL for dut.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
make[1]: Entering directory `/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/wrapc'
   Build using "/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc/bin/g++"
   Compiling pca_test.cpp_pre.cpp.tb.cpp
   Compiling dut.cpp_pre.cpp.tb.cpp
   Compiling apatb_dut.cpp
   Generating cosim.tv.exe
make[1]: Leaving directory `/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/wrapc'
INFO: [COSIM 212-302] Starting C TB testing ... 
Number of Eigenvalues with error larger than 1%: 10
svd                 :      1 calls; 186721.594 msecs total time
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_dut_top -prj dut.prj --initfile /opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s dut 
Multi-threading is on. Using 8 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dut_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut.autotb.v:87]
INFO: [VRFC 10-2458] undeclared symbol ap_rst, assumed default net type wire [/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut.autotb.v:88]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut.autotb.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/AESL_autofifo_strm_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_strm_in_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/AESL_autofifo_strm_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_strm_out_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_calc_angle_float_float_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_calc_angle_float_float_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_svd_alt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_svd_alt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_fadd_32ns_32ns_32_5_full_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_fadd_32ns_32ns_32_5_full_dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_faddfsub_32ns_32ns_32_5_full_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_faddfsub_32ns_32ns_32_5_full_dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_fmul_32ns_32ns_32_4_max_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_fmul_32ns_32ns_32_4_max_dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_fdiv_32ns_32ns_32_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_fdiv_32ns_32ns_32_16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_frsqrt_32ns_32ns_32_11_full_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_frsqrt_32ns_32ns_32_11_full_dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_sitofp_32ns_32_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_sitofp_32ns_32_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_mac_muladd_10ns_11ns_10ns_20_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mac_muladd_10ns_11ns_10ns_20_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dut_mac_muladd_10ns_11ns_10ns_20_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_mul_mul_11ns_21s_21_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mul_mul_11ns_21s_21_1_DSP48_1
INFO: [VRFC 10-311] analyzing module dut_mul_mul_11ns_21s_21_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_mac_muladd_11ns_21s_10ns_21_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mac_muladd_11ns_21s_10ns_21_1_DSP48_2
INFO: [VRFC 10-311] analyzing module dut_mac_muladd_11ns_21s_10ns_21_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_svd_alt_diag_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_svd_alt_diag_1_ram
INFO: [VRFC 10-311] analyzing module dut_svd_alt_diag_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_svd_alt_S_block_buffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_svd_alt_S_block_buffer_0_0_ram
INFO: [VRFC 10-311] analyzing module dut_svd_alt_S_block_buffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_svd_alt_S_r_buffer_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_svd_alt_S_r_buffer_0_ram
INFO: [VRFC 10-311] analyzing module dut_svd_alt_S_r_buffer_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_svd_alt_J2x2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_svd_alt_J2x2_0_0_ram
INFO: [VRFC 10-311] analyzing module dut_svd_alt_J2x2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_XXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_XXT_ram
INFO: [VRFC 10-311] analyzing module dut_XXT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/dut_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_S_ram
INFO: [VRFC 10-311] analyzing module dut_S
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/ip/xil_defaultlib/dut_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_ap_fadd_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/ip/xil_defaultlib/dut_ap_faddfsub_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_ap_faddfsub_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/ip/xil_defaultlib/dut_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_ap_fmul_2_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/ip/xil_defaultlib/dut_ap_fdiv_14_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_ap_fdiv_14_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/ip/xil_defaultlib/dut_ap_frsqrt_9_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_ap_frsqrt_9_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux/pca.prj/solution1/sim/verilog/ip/xil_defaultlib/dut_ap_sitofp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_ap_sitofp_4_no_dsp_32
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/dut_ap_fadd_3_full_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/dut_ap_faddfsub_3_full_dsp_32.vhd:193]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/dut_ap_fmul_2_max_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/dut_ap_fdiv_14_no_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [#UNDEF] Note: "pkg: nr_delay 12" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8486]
WARNING: [#UNDEF] Note: "pkg: m_calc_delay 0" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8495]
WARNING: [#UNDEF] Note: "pkg: reduction_delay 3" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8504]
WARNING: [#UNDEF] Note: "pkg: evaluation_delay (raw) 11" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8515]
WARNING: [#UNDEF] Note: "pkg: evaluation_delay 11" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8524]
WARNING: [#UNDEF] Note: "pkg: postprocessing_delay 5" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8533]
WARNING: [#UNDEF] Note: "pkg: recombination_delay 1" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8537]
WARNING: [#UNDEF] Note: "DEBUG: Reciprocal/Reciprocal Sqrt max delay is 32" [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8541]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:66408]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xhdhdstaff2/tapodyu/XsimWork/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/dut_ap_frsqrt_9_full_dsp_32.vhd:185]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/dut_ap_sitofp_4_no_dsp_32.vhd:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_exp_table_...
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_pkg
Compiling package floating_point_v7_1_2.flt_utils
Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_2.flt_recipsqrt_sp_sqrt_r_rom
Compiling package mult_gen_v12_0_11.dsp_pkg
Compiling package floating_point_v7_1_2.vt2mutils
Compiling package floating_point_v7_1_2.vt2mcomps
Compiling module xil_defaultlib.dut_XXT_ram
Compiling module xil_defaultlib.dut_XXT(DataWidth=32,AddressRang...
Compiling module xil_defaultlib.dut_S_ram
Compiling module xil_defaultlib.dut_S(DataWidth=32,AddressRange=...
Compiling module xil_defaultlib.dut_svd_alt_diag_1_ram
Compiling module xil_defaultlib.dut_svd_alt_diag_1(DataWidth=32,...
Compiling module xil_defaultlib.dut_svd_alt_S_block_buffer_0_0_r...
Compiling module xil_defaultlib.dut_svd_alt_S_block_buffer_0_0(D...
Compiling module xil_defaultlib.dut_svd_alt_S_r_buffer_0_ram
Compiling module xil_defaultlib.dut_svd_alt_S_r_buffer_0(DataWid...
Compiling module xil_defaultlib.dut_svd_alt_J2x2_0_0_ram
Compiling module xil_defaultlib.dut_svd_alt_J2x2_0_0(DataWidth=3...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_2.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_2.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_2.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture dut_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.dut_ap_fadd_3_full_dsp_32 [dut_ap_fadd_3_full_dsp_32_defaul...]
Compiling module xil_defaultlib.dut_fadd_32ns_32ns_32_5_full_dsp
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture dut_ap_faddfsub_3_full_dsp_32_arch of entity xil_defaultlib.dut_ap_faddfsub_3_full_dsp_32 [dut_ap_faddfsub_3_full_dsp_32_de...]
Compiling module xil_defaultlib.dut_faddfsub_32ns_32ns_32_5_full...
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_2.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_2.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_2.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture dut_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.dut_ap_fmul_2_max_dsp_32 [dut_ap_fmul_2_max_dsp_32_default]
Compiling module xil_defaultlib.dut_fmul_32ns_32ns_32_4_max_dsp(...
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_2.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_2.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_2.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture dut_ap_fdiv_14_no_dsp_32_arch of entity xil_defaultlib.dut_ap_fdiv_14_no_dsp_32 [dut_ap_fdiv_14_no_dsp_32_default]
Compiling module xil_defaultlib.dut_fdiv_32ns_32ns_32_16(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11_viv [\mult_gen_v12_0_11_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7)\]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11_viv [\mult_gen_v12_0_11_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23,length=3)\]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11_viv [\mult_gen_v12_0_11_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=22,length=3,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=46,length=0,fast_in...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=11,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=8)\]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=7,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=7,fast_input=true)...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_recip [\flt_recip(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture dut_ap_frsqrt_9_full_dsp_32_arch of entity xil_defaultlib.dut_ap_frsqrt_9_full_dsp_32 [dut_ap_frsqrt_9_full_dsp_32_defa...]
Compiling module xil_defaultlib.dut_frsqrt_32ns_32ns_32_11_full_...
Compiling module xil_defaultlib.dut_calc_angle_float_float_s
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=31,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_2.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_2.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_2.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_2.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_2.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture dut_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.dut_ap_sitofp_4_no_dsp_32 [dut_ap_sitofp_4_no_dsp_32_defaul...]
Compiling module xil_defaultlib.dut_sitofp_32ns_32_6(ID=1)
Compiling module xil_defaultlib.dut_mac_muladd_10ns_11ns_10ns_20...
Compiling module xil_defaultlib.dut_mac_muladd_10ns_11ns_10ns_20...
Compiling module xil_defaultlib.dut_mul_mul_11ns_21s_21_1_DSP48_...
Compiling module xil_defaultlib.dut_mul_mul_11ns_21s_21_1(ID=1,N...
Compiling module xil_defaultlib.dut_mac_muladd_11ns_21s_10ns_21_...
Compiling module xil_defaultlib.dut_mac_muladd_11ns_21s_10ns_21_...
Compiling module xil_defaultlib.dut_svd_alt
Compiling module xil_defaultlib.dut
Compiling module xil_defaultlib.AESL_autofifo_strm_in_V
Compiling module xil_defaultlib.AESL_autofifo_strm_out_V
Compiling module xil_defaultlib.apatb_dut_top
Built simulation snapshot dut

****** xsim v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dut/xsim_script.tcl
# xsim {dut} -autoloadwcfg -tclbatch {dut.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source dut.tcl
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U36/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U35/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U34/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U33/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U32/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U31/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U30/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U29/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U28/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U27/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U26/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U25/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U24/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U23/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U22/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U21/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U20/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U19/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_faddfsub_32ns_32ns_32_5_full_dsp_U18/dut_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U17/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_fadd_32ns_32ns_32_5_full_dsp_U16/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/dut_faddfsub_32ns_32ns_32_5_full_dsp_U15/dut_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/grp_dut_calc_angle_float_float_s_fu_2237/dut_fadd_32ns_32ns_32_5_full_dsp_U3/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/grp_dut_calc_angle_float_float_s_fu_2237/dut_faddfsub_32ns_32ns_32_5_full_dsp_U2/dut_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/grp_dut_calc_angle_float_float_s_fu_2237/dut_fadd_32ns_32ns_32_5_full_dsp_U1/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/grp_dut_calc_angle_float_float_s_fu_2231/dut_fadd_32ns_32ns_32_5_full_dsp_U3/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/grp_dut_calc_angle_float_float_s_fu_2231/dut_faddfsub_32ns_32ns_32_5_full_dsp_U2/dut_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dut_top/AESL_inst_dut/grp_dut_svd_alt_fu_213/grp_dut_calc_angle_float_float_s_fu_2231/dut_fadd_32ns_32ns_32_5_full_dsp_U1/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
