$date
	Wed Feb 26 18:42:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu $end
$var wire 32 ! a [31:0] $end
$var wire 4 " alu_op [3:0] $end
$var wire 32 # b [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 & zero $end
$var parameter 4 ' ALU_ADD $end
$var parameter 4 ( ALU_AND $end
$var parameter 4 ) ALU_OR $end
$var parameter 4 * ALU_SLL $end
$var parameter 4 + ALU_SLT $end
$var parameter 4 , ALU_SRA $end
$var parameter 4 - ALU_SRL $end
$var parameter 4 . ALU_SUB $end
$var parameter 4 / ALU_XOR $end
$var reg 32 0 result [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 /
b1 .
b110 -
b111 ,
b1000 +
b101 *
b11 )
b10 (
b0 '
$end
#0
$dumpvars
b0 0
1&
0%
1$
b1010 #
b111 "
b100 !
$end
#500
0$
#1000
b1101 #
b10 !
b1111 "
1$
#1500
0$
#2000
b1010 #
b1011 !
1$
#2500
0$
#3000
b1111 #
b10000 !
b1010 "
1$
#3500
0$
#4000
b1010 #
b100 !
b1000 "
1$
#4500
0$
#5000
b10100 #
b1111 !
b110 "
0&
b1 0
1$
#5500
0$
#6000
b1111 #
b10010 !
b11 "
1&
b0 0
1$
#6500
0$
#7000
b1000 #
b1001 !
b0 "
0&
b11111 0
1$
#7500
0$
#8000
b1010 #
b10001 !
b111 "
b10001 0
1$
#8500
0$
#9000
b10011 #
b110 !
b1010 "
1&
b0 0
1$
#9500
0$
#10000
1$
#10500
0$
#11000
1$
#11500
0$
#12001
