$date
	Tue Jun 10 22:46:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bit4_comparator_tb $end
$var wire 1 ! less $end
$var wire 1 " greater $end
$var wire 1 # equal $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var reg 1 # equal $end
$var reg 1 " greater $end
$var reg 1 ! less $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
1#
b1010 %
b1010 '
b1010 $
b1010 &
#20
1"
0#
b100 %
b100 '
b101 $
b101 &
#30
1"
b0 %
b0 '
b1111 $
b1111 &
#40
1!
0"
b111 %
b111 '
b110 $
b110 &
#50
1!
b1111 %
b1111 '
b1 $
b1 &
#60
1"
0!
b111 %
b111 '
b1000 $
b1000 &
#70
1!
0"
b1000 %
b1000 '
b111 $
b111 &
#80
