;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SUB -7, <-20
	CMP @121, 103
	SLT 721, 0
	SUB 12, @10
	MOV -1, <-20
	DAT <1, #30
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	SPL 0, <208
	SPL 0, <208
	SPL 0, <208
	SUB #72, @200
	SUB @127, 100
	SUB @127, 100
	SUB #0, -20
	JMN 30, 9
	SUB @127, @100
	SUB 0, @300
	JMN 30, 9
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SUB -10, 0
	SUB 0, @300
	SUB #12, @202
	CMP @127, 100
	SUB -7, <-20
	CMP @121, 106
	SPL 0, <402
	MOV -1, <-20
	SLT 12, @10
	SLT <721, 0
	SUB -10, 0
	ADD 12, @10
	SLT <721, 0
	SUB @121, 106
	SPL 0, <402
	MOV -7, <-20
	ADD 12, @10
	CMP @121, 103
	DAT <1, #30
