r Adc0::intFlag() 01011100011000000100110111101111
r Adc0::value() fcb1748ad32d8959cf85173a19d1014e4442949a2c1a4139ca3f2363614b3e1b5e8eb7d203c7858a9a2dc307a5f55368b2171bca74611b61c85a4adb8017
r Eeprom0::data() 765f2b3933592403c30e0535016373dc5433dd7f33c70db57384233a94094
r Eeprom0::writeEnabled() 00011110101101011100010110011110
r ExInt0::intFlag() 00101001001001111101111100010100
r ExInt1::intFlag() 00011111101000110011110111101011
r PcInt0::intFlag() 10101110101010100111110111111111
r PcInt1::intFlag() 10011110010011000000001000000110
r PcInt2::intFlag() 01110100110010001011000101110011
r PortB::Pin0::direction() 11010111011011000011101011000010
r PortB::Pin0::input() 01000100000101100000000110010110
r PortB::Pin0::output() 01100110001000001001001010010111
r PortB::Pin1::direction() 11011010011110001100100001001110
r PortB::Pin1::input() 11111110111010100010101111100110
r PortB::Pin1::output() 01010010111011010101010010111101
r PortB::Pin2::direction() 11100100000100111011001100000100
r PortB::Pin2::input() 00001110001110111100011001111010
r PortB::Pin2::output() 00010011100100100001010111011111
r PortB::Pin3::direction() 11100000001000001000011010101100
r PortB::Pin3::input() 00010101101011001101011101001111
r PortB::Pin3::output() 00100000011000101010111001011111
r PortB::Pin4::direction() 00101000111100100111011100001110
r PortB::Pin4::input() 10011101010101001111000010101101
r PortB::Pin4::output() 00010101000101101010100100111000
r PortB::Pin5::direction() 01010100101011010110011100110010
r PortB::Pin5::input() 11000010001101011000110001001000
r PortB::Pin5::output() 00010100000101000100010010101011
r PortB::Pin6::direction() 10100011010011011100011111100111
r PortB::Pin6::input() 00111001000101001011100000100011
r PortB::Pin6::output() 00010010010110111001010010011110
r PortB::Pin7::direction() 11011100110100000110101101001100
r PortB::Pin7::input() 01011101011110110110100001111000
r PortB::Pin7::output() 11101111001011110101000100111111
r PortB::input() 32a342dad69f26d8a92aef58e7987a47c9cd258e22ceb13aed685bc1b4f58
r PortB::output() 8083897680b1c79464a8b74c2b2dcc259a218c7186e99467cb2dffecfedaf
r PortC::Pin0::direction() 01110111000110100011100001110110
r PortC::Pin0::input() 00101100000110011110110111101101
r PortC::Pin0::output() 01011110000010110001001010000001
r PortC::Pin1::direction() 01111001011100101111101110000001
r PortC::Pin1::input() 10101110011100100011100110100001
r PortC::Pin1::output() 00111100110011110110111000011110
r PortC::Pin2::direction() 01111101100000000111110101001111
r PortC::Pin2::input() 00110110101000100101110110000100
r PortC::Pin2::output() 01101001010101011010001101011111
r PortC::Pin3::direction() 00010010111111100000001011010100
r PortC::Pin3::input() 00101111010010000101101100100001
r PortC::Pin3::output() 11001000101011001111000001111100
r PortC::Pin4::direction() 01000111000110101111010001100011
r PortC::Pin4::input() 11010010011110011100110100110011
r PortC::Pin4::output() 10001111100000110011101111111001
r PortC::Pin5::direction() 01100001101101001000111001101100
r PortC::Pin5::input() 00011011000001001101110101010100
r PortC::Pin5::output() 10011011101101001110101001110100
r PortC::Pin6::direction() 10110111100100000000001011010101
r PortC::Pin6::input() 10110001010010101111110100110010
r PortC::Pin6::output() 00100010101011101011001101101100
r PortC::input() 5210cff4abf3e6884da161359a04691f1fdc36efff587f87a15bf01a5d01b
r PortC::output() b88dc6233f1371b4fa8668a4cb6ed317ecaa7ed93282f7d4117c783e5eee8695
r PortD::Pin0::direction() 10100000110100000000101111101000
r PortD::Pin0::input() 00101110101101001010111101110100
r PortD::Pin0::output() 10011111110010011000010110000100
r PortD::Pin1::direction() 10001010000001110111101001111110
r PortD::Pin1::input() 10100011110001110111001100110111
r PortD::Pin1::output() 01101110011000010011010101111000
r PortD::Pin2::direction() 01101011011010000001000000101011
r PortD::Pin2::input() 11000111110001110100110110011110
r PortD::Pin2::output() 01111100001101111101100110111100
r PortD::Pin3::direction() 01110010110010001110100000010110
r PortD::Pin3::input() 10011000001110001110101110001011
r PortD::Pin3::output() 00011101010000001010110000111101
r PortD::Pin4::direction() 10000110111111111101000110100011
r PortD::Pin4::input() 10111001011110000011100101001011
r PortD::Pin4::output() 11001000010000111111110101100111
r PortD::Pin5::direction() 01011110010010111010110000111111
r PortD::Pin5::input() 00011101010111101110001011111011
r PortD::Pin5::output() 00000011000101011101100000111001
r PortD::Pin6::direction() 00011100100101011001111101111101
r PortD::Pin6::input() 11001011000001010011101110011110
r PortD::Pin6::output() 00111110010101100001111010111110
r PortD::Pin7::direction() 00000000111101100011011110100101
r PortD::Pin7::input() 11011110001011100011101000011001
r PortD::Pin7::output() 10110001101101100011100000011001
r PortD::input() dec413b8f9a5c7767369939b8e7a646292efbd2dd5eb5f6c3123e7fc477eba
r PortD::output() 9116c6cd5f4f63a9815b86e41e4d4373d349af6fc5b401745127eeeee5d50b8
r Sleep::isEnabled() 00000100110101111000010111011111
r Spi0::collisionFlag() 11010000011010000100111101111100
r Spi0::data() 3065a6ee3795c3679f208b1426b423e41e186c7b7fbc12aaffc26a669e51
r Spi0::intFlag() 10100011111110110101110001111110
r Timer0::OutputA::intEnabled() 01011101001101010000100011101110
r Timer0::OutputA::intFlag() 11111100101101001100101101110110
r Timer0::OutputA::value() d2f6ac36799be05c79de7e225d2598d28e05cf35e8ad539631e5d9fea4af4bd
r Timer0::OutputB::intEnabled() 11110111111100011001000000000011
r Timer0::OutputB::intFlag() 11110100010000110110100111010000
r Timer0::OutputB::value() 8937f7a6ee4a326ead947b251361f1c9272e3b4e3c9dfaacc257299d8b448
r Timer0::counter() e877c5297b7dd5609c62db43dd10495775bdf5f4eae79c9870027f814e8abda
r Timer0::intFlag() 01111000011110110100110010111111
r Timer1::Input::intEnabled() 11011100010000010000111101111001
r Timer1::Input::intFlag() 10010011011111100111101001011110
r Timer1::Input::value() 3ba7a0a5c32f54736267eaee42449706a66a70fbb934d11019224866520f2b75dac59edc3a5bef59da1d5a12ae0547a97f995a80fd94687aac20a1256e01
r Timer1::OutputA::intEnabled() 11110011110000000000111010100011
r Timer1::OutputA::intFlag() 10110111111011010111001100111011
r Timer1::OutputA::value() afe8905beedf3f2814a437606a2ba48df889c5d7330785b038a1332624937ea4c16b9aaaa7b038c48122bbc8e23cd2520c042c4a37bebcd72c1c95381b2baa8
r Timer1::OutputB::intEnabled() 01010101100011101000111001001001
r Timer1::OutputB::intFlag() 00011010110010000110100001101000
r Timer1::OutputB::value() fb887b8387be1e83885b953838fc65dfee81c79bcef926e41562b079de3f62d2d899b3eb40e5d2da1ddd138c8d57f2aaa99fe06749d7bccab07395b2dfc233a9
r Timer1::counter() 466f8cebbb84202c9ea2a8939a1c190e396adf6c0cc487c92701c3b38a177936b02749b7cbeaeef4766724372d73428bc058fe5de5e164c5122c605f6e6cf90
r Timer1::intFlag() 10010100000011110111000111000011
r Timer2::OutputA::intEnabled() 11101101010001010100000010101100
r Timer2::OutputA::intFlag() 01011010011000111110011100111110
r Timer2::OutputA::value() d4506f5c6067f0f280c981de7f24f4ba75a07cd4dd81a2aee78bf2498d287820
r Timer2::OutputB::intEnabled() 11111101101010101110001010110010
r Timer2::OutputB::intFlag() 11111010110011110001011000101011
r Timer2::OutputB::value() e3569ad55ef6b4796f6a23cb284b9f5ab0848ac0d415855a16cdf3ec98a8b0
r Timer2::counter() 26c8e630d098c37740da764c5947b6419af563b48aed426531d1227d3ca3e83
r Timer2::intFlag() 10110000010111011001110010001101
r Twi0::active() 00001011110010100010000000000000
r Twi0::intFlag() 10001100010111000010110100010001
r Twi0::pop() bbd7fd3781013afb3586c7ac156fcf01ff631351029c075d8126359d57
r Twi0::status() 3883020b04090108860988980702886888c8602810a038388189810020
r Twi0::writeCollisionFlag() 01011100011100011010111000111101
r Usart0::dataOverRun() 10111111000010010110011011111101
r Usart0::frameError() 10101101110001111110110001100100
r Usart0::parityError() 10010010101001001001100010011001
r Usart0::pop() 1f728c5f2f73ea75f04536a3af4416bde414f935378f39b2ca239d462eed7
r Usart0::pop9() 1f17218c15f2f731ea175f010415316a3af44116bd1e414f9353718f391b2ca23109d4621ee1d7
w Adc0::channel(Adc0::Channel::adc0) 7c:ff:f0:
w Adc0::channel(Adc0::Channel::adc1) 7c:00:01:7c:ff:f1:
w Adc0::channel(Adc0::Channel::adc2) 7c:00:02:7c:ff:f2:
w Adc0::channel(Adc0::Channel::adc3) 7c:00:03:7c:ff:f3:
w Adc0::channel(Adc0::Channel::adc4) 7c:00:04:7c:ff:f4:
w Adc0::channel(Adc0::Channel::adc5) 7c:00:05:7c:ff:f5:
w Adc0::channel(Adc0::Channel::adc6) 7c:00:06:7c:ff:f6:
w Adc0::channel(Adc0::Channel::adc7) 7c:00:07:7c:ff:f7:
w Adc0::channel(Adc0::Channel::adc8) 7c:00:08:7c:ff:f8:
w Adc0::channel(Adc0::Channel::gnd) 7c:00:0f:
w Adc0::channel(Adc0::Channel::vbg) 7c:00:0e:7c:ff:fe:
w Adc0::enable(false) 7a:ff:7f:
w Adc0::enable(true) 7a:00:80:
w Adc0::intEnable(false) 7a:ff:f7:
w Adc0::intEnable(true) 7a:00:08:
w Adc0::intFlag()
w Adc0::intFlagClear() 7a:00:10:
w Adc0::leftAdjust(false) 7c:ff:df:
w Adc0::leftAdjust(true) 7c:00:20:
w Adc0::prescaler(Adc0::Prescaler::div128) 7a:00:07:
w Adc0::prescaler(Adc0::Prescaler::div16) 7a:00:04:7a:ff:fc:
w Adc0::prescaler(Adc0::Prescaler::div2) 7a:ff:f8:
w Adc0::prescaler(Adc0::Prescaler::div32) 7a:00:05:7a:ff:fd:
w Adc0::prescaler(Adc0::Prescaler::div4) 7a:00:02:7a:ff:fa:
w Adc0::prescaler(Adc0::Prescaler::div64) 7a:00:06:7a:ff:fe:
w Adc0::prescaler(Adc0::Prescaler::div8) 7a:00:03:7a:ff:fb:
w Adc0::reference(Adc0::Reference::aref) 7c:ff:3f:
w Adc0::reference(Adc0::Reference::avcc) 7c:00:40:7c:ff:7f:
w Adc0::reference(Adc0::Reference::internal) 7c:00:c0:
w Adc0::start() 7a:00:40:
w Adc0::trigger(Adc0::Trigger::analogComparator) 7a:00:20:7b:00:01:7b:ff:f9:
w Adc0::trigger(Adc0::Trigger::externalInt0) 7a:00:20:7b:00:02:7b:ff:fa:
w Adc0::trigger(Adc0::Trigger::freeRunning) 7a:00:20:7b:ff:f8:
w Adc0::trigger(Adc0::Trigger::singleConversion) 7a:ff:df:7b:ff:f8:
w Adc0::trigger(Adc0::Trigger::timer0CompareMatchA) 7a:00:20:7b:00:03:7b:ff:fb:
w Adc0::trigger(Adc0::Trigger::timer0Overflow) 7a:00:20:7b:00:04:7b:ff:fc:
w Adc0::trigger(Adc0::Trigger::timer1CaptureEvent) 7a:00:20:7b:00:07:
w Adc0::trigger(Adc0::Trigger::timer1CompareMatchB) 7a:00:20:7b:00:05:7b:ff:fd:
w Adc0::trigger(Adc0::Trigger::timer1Overflow) 7a:00:20:7b:00:06:7b:ff:fe:
w Adc0::value()
w Eeprom0::address(0x1234) 41:00:34:42:00:12:41:ff:34:42:ff:12:
w Eeprom0::data()
w Eeprom0::data(0x12) 40:00:12:40:ff:12:
w Eeprom0::intEnable(false) 3f:ff:f7:
w Eeprom0::intEnable(true) 3f:00:08:
w Eeprom0::masterWriteEnable() 3f:00:04:
w Eeprom0::mode(Eeprom0::Mode::eraseOnly) 3f:00:10:3f:ff:df:
w Eeprom0::mode(Eeprom0::Mode::eraseWrite) 3f:ff:cf:
w Eeprom0::mode(Eeprom0::Mode::writeOnly) 3f:00:20:3f:ff:ef:
w Eeprom0::readEnable() 3f:00:01:
w Eeprom0::writeEnable() 3f:00:02:
w Eeprom0::writeEnabled()
w ExInt0::intEnable(false) 3d:ff:fe:
w ExInt0::intEnable(true) 3d:00:01:
w ExInt0::intFlag()
w ExInt0::intFlagClear() 3c:00:01:3c:ff:01:
w ExInt0::trigger(ExInt0::Trigger::change) 69:00:01:69:ff:fd:
w ExInt0::trigger(ExInt0::Trigger::falling) 69:00:02:69:ff:fe:
w ExInt0::trigger(ExInt0::Trigger::low) 69:ff:fc:
w ExInt0::trigger(ExInt0::Trigger::rising) 69:00:03:
w ExInt1::intEnable(false) 3d:ff:fd:
w ExInt1::intEnable(true) 3d:00:02:
w ExInt1::intFlag()
w ExInt1::intFlagClear() 3c:00:02:3c:ff:02:
w ExInt1::trigger(ExInt1::Trigger::change) 69:00:04:69:ff:f7:
w ExInt1::trigger(ExInt1::Trigger::falling) 69:00:08:69:ff:fb:
w ExInt1::trigger(ExInt1::Trigger::low) 69:ff:f3:
w ExInt1::trigger(ExInt1::Trigger::rising) 69:00:0c:
w PcInt0::intEnable(false) 68:ff:fe:
w PcInt0::intEnable(true) 68:00:01:
w PcInt0::intFlag()
w PcInt0::intFlagClear() 3b:00:01:3b:ff:01:
w PcInt0::mask(0x12) 6b:00:12:6b:ff:12:
w PcInt1::intEnable(false) 68:ff:fd:
w PcInt1::intEnable(true) 68:00:02:
w PcInt1::intFlag()
w PcInt1::intFlagClear() 3b:00:02:3b:ff:02:
w PcInt1::mask(0x12) 6c:00:12:6c:ff:12:
w PcInt2::intEnable(false) 68:ff:fb:
w PcInt2::intEnable(true) 68:00:04:
w PcInt2::intFlag()
w PcInt2::intFlagClear() 3b:00:04:3b:ff:04:
w PcInt2::mask(0x12) 6d:00:12:6d:ff:12:
w PortB::Pin0::direction()
w PortB::Pin0::direction(Pin::Direction::input) 24:ff:fe:
w PortB::Pin0::direction(Pin::Direction::output) 24:00:01:
w PortB::Pin0::input()
w PortB::Pin0::output()
w PortB::Pin0::output(Pin::Value::high) 25:00:01:
w PortB::Pin0::output(Pin::Value::low) 25:ff:fe:
w PortB::Pin0::pullup(false) 25:ff:fe:
w PortB::Pin0::pullup(true) 25:00:01:
w PortB::Pin0::toggle() 23:00:01:
w PortB::Pin1::direction()
w PortB::Pin1::direction(Pin::Direction::input) 24:ff:fd:
w PortB::Pin1::direction(Pin::Direction::output) 24:00:02:
w PortB::Pin1::input()
w PortB::Pin1::output()
w PortB::Pin1::output(Pin::Value::high) 25:00:02:
w PortB::Pin1::output(Pin::Value::low) 25:ff:fd:
w PortB::Pin1::pullup(false) 25:ff:fd:
w PortB::Pin1::pullup(true) 25:00:02:
w PortB::Pin1::toggle() 23:00:02:
w PortB::Pin2::direction()
w PortB::Pin2::direction(Pin::Direction::input) 24:ff:fb:
w PortB::Pin2::direction(Pin::Direction::output) 24:00:04:
w PortB::Pin2::input()
w PortB::Pin2::output()
w PortB::Pin2::output(Pin::Value::high) 25:00:04:
w PortB::Pin2::output(Pin::Value::low) 25:ff:fb:
w PortB::Pin2::pullup(false) 25:ff:fb:
w PortB::Pin2::pullup(true) 25:00:04:
w PortB::Pin2::toggle() 23:00:04:
w PortB::Pin3::direction()
w PortB::Pin3::direction(Pin::Direction::input) 24:ff:f7:
w PortB::Pin3::direction(Pin::Direction::output) 24:00:08:
w PortB::Pin3::input()
w PortB::Pin3::output()
w PortB::Pin3::output(Pin::Value::high) 25:00:08:
w PortB::Pin3::output(Pin::Value::low) 25:ff:f7:
w PortB::Pin3::pullup(false) 25:ff:f7:
w PortB::Pin3::pullup(true) 25:00:08:
w PortB::Pin3::toggle() 23:00:08:
w PortB::Pin4::direction()
w PortB::Pin4::direction(Pin::Direction::input) 24:ff:ef:
w PortB::Pin4::direction(Pin::Direction::output) 24:00:10:
w PortB::Pin4::input()
w PortB::Pin4::output()
w PortB::Pin4::output(Pin::Value::high) 25:00:10:
w PortB::Pin4::output(Pin::Value::low) 25:ff:ef:
w PortB::Pin4::pullup(false) 25:ff:ef:
w PortB::Pin4::pullup(true) 25:00:10:
w PortB::Pin4::toggle() 23:00:10:
w PortB::Pin5::direction()
w PortB::Pin5::direction(Pin::Direction::input) 24:ff:df:
w PortB::Pin5::direction(Pin::Direction::output) 24:00:20:
w PortB::Pin5::input()
w PortB::Pin5::output()
w PortB::Pin5::output(Pin::Value::high) 25:00:20:
w PortB::Pin5::output(Pin::Value::low) 25:ff:df:
w PortB::Pin5::pullup(false) 25:ff:df:
w PortB::Pin5::pullup(true) 25:00:20:
w PortB::Pin5::toggle() 23:00:20:
w PortB::Pin6::direction()
w PortB::Pin6::direction(Pin::Direction::input) 24:ff:bf:
w PortB::Pin6::direction(Pin::Direction::output) 24:00:40:
w PortB::Pin6::input()
w PortB::Pin6::output()
w PortB::Pin6::output(Pin::Value::high) 25:00:40:
w PortB::Pin6::output(Pin::Value::low) 25:ff:bf:
w PortB::Pin6::pullup(false) 25:ff:bf:
w PortB::Pin6::pullup(true) 25:00:40:
w PortB::Pin6::toggle() 23:00:40:
w PortB::Pin7::direction()
w PortB::Pin7::direction(Pin::Direction::input) 24:ff:7f:
w PortB::Pin7::direction(Pin::Direction::output) 24:00:80:
w PortB::Pin7::input()
w PortB::Pin7::output()
w PortB::Pin7::output(Pin::Value::high) 25:00:80:
w PortB::Pin7::output(Pin::Value::low) 25:ff:7f:
w PortB::Pin7::pullup(false) 25:ff:7f:
w PortB::Pin7::pullup(true) 25:00:80:
w PortB::Pin7::toggle() 23:00:80:
w PortB::input()
w PortB::output()
w PortB::output(0x12) 25:00:12:25:ff:12:
w PortB::toggle(0x12) 23:00:12:23:ff:12:
w PortC::Pin0::direction()
w PortC::Pin0::direction(Pin::Direction::input) 27:ff:fe:
w PortC::Pin0::direction(Pin::Direction::output) 27:00:01:
w PortC::Pin0::input()
w PortC::Pin0::output()
w PortC::Pin0::output(Pin::Value::high) 28:00:01:
w PortC::Pin0::output(Pin::Value::low) 28:ff:fe:
w PortC::Pin0::pullup(false) 28:ff:fe:
w PortC::Pin0::pullup(true) 28:00:01:
w PortC::Pin0::toggle() 26:00:01:
w PortC::Pin1::direction()
w PortC::Pin1::direction(Pin::Direction::input) 27:ff:fd:
w PortC::Pin1::direction(Pin::Direction::output) 27:00:02:
w PortC::Pin1::input()
w PortC::Pin1::output()
w PortC::Pin1::output(Pin::Value::high) 28:00:02:
w PortC::Pin1::output(Pin::Value::low) 28:ff:fd:
w PortC::Pin1::pullup(false) 28:ff:fd:
w PortC::Pin1::pullup(true) 28:00:02:
w PortC::Pin1::toggle() 26:00:02:
w PortC::Pin2::direction()
w PortC::Pin2::direction(Pin::Direction::input) 27:ff:fb:
w PortC::Pin2::direction(Pin::Direction::output) 27:00:04:
w PortC::Pin2::input()
w PortC::Pin2::output()
w PortC::Pin2::output(Pin::Value::high) 28:00:04:
w PortC::Pin2::output(Pin::Value::low) 28:ff:fb:
w PortC::Pin2::pullup(false) 28:ff:fb:
w PortC::Pin2::pullup(true) 28:00:04:
w PortC::Pin2::toggle() 26:00:04:
w PortC::Pin3::direction()
w PortC::Pin3::direction(Pin::Direction::input) 27:ff:f7:
w PortC::Pin3::direction(Pin::Direction::output) 27:00:08:
w PortC::Pin3::input()
w PortC::Pin3::output()
w PortC::Pin3::output(Pin::Value::high) 28:00:08:
w PortC::Pin3::output(Pin::Value::low) 28:ff:f7:
w PortC::Pin3::pullup(false) 28:ff:f7:
w PortC::Pin3::pullup(true) 28:00:08:
w PortC::Pin3::toggle() 26:00:08:
w PortC::Pin4::direction()
w PortC::Pin4::direction(Pin::Direction::input) 27:ff:ef:
w PortC::Pin4::direction(Pin::Direction::output) 27:00:10:
w PortC::Pin4::input()
w PortC::Pin4::output()
w PortC::Pin4::output(Pin::Value::high) 28:00:10:
w PortC::Pin4::output(Pin::Value::low) 28:ff:ef:
w PortC::Pin4::pullup(false) 28:ff:ef:
w PortC::Pin4::pullup(true) 28:00:10:
w PortC::Pin4::toggle() 26:00:10:
w PortC::Pin5::direction()
w PortC::Pin5::direction(Pin::Direction::input) 27:ff:df:
w PortC::Pin5::direction(Pin::Direction::output) 27:00:20:
w PortC::Pin5::input()
w PortC::Pin5::output()
w PortC::Pin5::output(Pin::Value::high) 28:00:20:
w PortC::Pin5::output(Pin::Value::low) 28:ff:df:
w PortC::Pin5::pullup(false) 28:ff:df:
w PortC::Pin5::pullup(true) 28:00:20:
w PortC::Pin5::toggle() 26:00:20:
w PortC::Pin6::direction()
w PortC::Pin6::direction(Pin::Direction::input) 27:ff:bf:
w PortC::Pin6::direction(Pin::Direction::output) 27:00:40:
w PortC::Pin6::input()
w PortC::Pin6::output()
w PortC::Pin6::output(Pin::Value::high) 28:00:40:
w PortC::Pin6::output(Pin::Value::low) 28:ff:bf:
w PortC::Pin6::pullup(false) 28:ff:bf:
w PortC::Pin6::pullup(true) 28:00:40:
w PortC::Pin6::toggle() 26:00:40:
w PortC::input()
w PortC::output()
w PortC::output(0x12) 28:00:12:28:ff:12:
w PortC::toggle(0x12) 26:00:12:26:ff:12:
w PortD::Pin0::direction()
w PortD::Pin0::direction(Pin::Direction::input) 2a:ff:fe:
w PortD::Pin0::direction(Pin::Direction::output) 2a:00:01:
w PortD::Pin0::input()
w PortD::Pin0::output()
w PortD::Pin0::output(Pin::Value::high) 2b:00:01:
w PortD::Pin0::output(Pin::Value::low) 2b:ff:fe:
w PortD::Pin0::pullup(false) 2b:ff:fe:
w PortD::Pin0::pullup(true) 2b:00:01:
w PortD::Pin0::toggle() 29:00:01:
w PortD::Pin1::direction()
w PortD::Pin1::direction(Pin::Direction::input) 2a:ff:fd:
w PortD::Pin1::direction(Pin::Direction::output) 2a:00:02:
w PortD::Pin1::input()
w PortD::Pin1::output()
w PortD::Pin1::output(Pin::Value::high) 2b:00:02:
w PortD::Pin1::output(Pin::Value::low) 2b:ff:fd:
w PortD::Pin1::pullup(false) 2b:ff:fd:
w PortD::Pin1::pullup(true) 2b:00:02:
w PortD::Pin1::toggle() 29:00:02:
w PortD::Pin2::direction()
w PortD::Pin2::direction(Pin::Direction::input) 2a:ff:fb:
w PortD::Pin2::direction(Pin::Direction::output) 2a:00:04:
w PortD::Pin2::input()
w PortD::Pin2::output()
w PortD::Pin2::output(Pin::Value::high) 2b:00:04:
w PortD::Pin2::output(Pin::Value::low) 2b:ff:fb:
w PortD::Pin2::pullup(false) 2b:ff:fb:
w PortD::Pin2::pullup(true) 2b:00:04:
w PortD::Pin2::toggle() 29:00:04:
w PortD::Pin3::direction()
w PortD::Pin3::direction(Pin::Direction::input) 2a:ff:f7:
w PortD::Pin3::direction(Pin::Direction::output) 2a:00:08:
w PortD::Pin3::input()
w PortD::Pin3::output()
w PortD::Pin3::output(Pin::Value::high) 2b:00:08:
w PortD::Pin3::output(Pin::Value::low) 2b:ff:f7:
w PortD::Pin3::pullup(false) 2b:ff:f7:
w PortD::Pin3::pullup(true) 2b:00:08:
w PortD::Pin3::toggle() 29:00:08:
w PortD::Pin4::direction()
w PortD::Pin4::direction(Pin::Direction::input) 2a:ff:ef:
w PortD::Pin4::direction(Pin::Direction::output) 2a:00:10:
w PortD::Pin4::input()
w PortD::Pin4::output()
w PortD::Pin4::output(Pin::Value::high) 2b:00:10:
w PortD::Pin4::output(Pin::Value::low) 2b:ff:ef:
w PortD::Pin4::pullup(false) 2b:ff:ef:
w PortD::Pin4::pullup(true) 2b:00:10:
w PortD::Pin4::toggle() 29:00:10:
w PortD::Pin5::direction()
w PortD::Pin5::direction(Pin::Direction::input) 2a:ff:df:
w PortD::Pin5::direction(Pin::Direction::output) 2a:00:20:
w PortD::Pin5::input()
w PortD::Pin5::output()
w PortD::Pin5::output(Pin::Value::high) 2b:00:20:
w PortD::Pin5::output(Pin::Value::low) 2b:ff:df:
w PortD::Pin5::pullup(false) 2b:ff:df:
w PortD::Pin5::pullup(true) 2b:00:20:
w PortD::Pin5::toggle() 29:00:20:
w PortD::Pin6::direction()
w PortD::Pin6::direction(Pin::Direction::input) 2a:ff:bf:
w PortD::Pin6::direction(Pin::Direction::output) 2a:00:40:
w PortD::Pin6::input()
w PortD::Pin6::output()
w PortD::Pin6::output(Pin::Value::high) 2b:00:40:
w PortD::Pin6::output(Pin::Value::low) 2b:ff:bf:
w PortD::Pin6::pullup(false) 2b:ff:bf:
w PortD::Pin6::pullup(true) 2b:00:40:
w PortD::Pin6::toggle() 29:00:40:
w PortD::Pin7::direction()
w PortD::Pin7::direction(Pin::Direction::input) 2a:ff:7f:
w PortD::Pin7::direction(Pin::Direction::output) 2a:00:80:
w PortD::Pin7::input()
w PortD::Pin7::output()
w PortD::Pin7::output(Pin::Value::high) 2b:00:80:
w PortD::Pin7::output(Pin::Value::low) 2b:ff:7f:
w PortD::Pin7::pullup(false) 2b:ff:7f:
w PortD::Pin7::pullup(true) 2b:00:80:
w PortD::Pin7::toggle() 29:00:80:
w PortD::input()
w PortD::output()
w PortD::output(0x12) 2b:00:12:2b:ff:12:
w PortD::toggle(0x12) 29:00:12:29:ff:12:
w Sleep::enable(false) 53:ff:fe:
w Sleep::enable(true) 53:00:01:
w Sleep::isEnabled()
w Sleep::mode(Sleep::Mode::adcNoiseReduction) 53:00:02:53:ff:f3:
w Sleep::mode(Sleep::Mode::extendedStandby) 53:00:0e:
w Sleep::mode(Sleep::Mode::idle) 53:ff:f1:
w Sleep::mode(Sleep::Mode::powerDown) 53:00:04:53:ff:f5:
w Sleep::mode(Sleep::Mode::powerSave) 53:00:06:53:ff:f7:
w Sleep::mode(Sleep::Mode::standby) 53:00:0c:53:ff:fd:
w Spi0::clock(Spi0::Clock::div128) 4c:00:03:4d:ff:fe:
w Spi0::clock(Spi0::Clock::div16) 4c:00:01:4c:ff:fd:4d:ff:fe:
w Spi0::clock(Spi0::Clock::div2) 4d:00:01:4c:ff:fc:
w Spi0::clock(Spi0::Clock::div32) 4c:00:02:4d:00:01:4c:ff:fe:
w Spi0::clock(Spi0::Clock::div4) 4c:ff:fc:4d:ff:fe:
w Spi0::clock(Spi0::Clock::div64) 4c:00:02:4c:ff:fe:4d:ff:fe:
w Spi0::clock(Spi0::Clock::div8) 4c:00:01:4d:00:01:4c:ff:fd:
w Spi0::collisionFlag()
w Spi0::data()
w Spi0::data(0x12) 4e:00:12:4e:ff:12:
w Spi0::dataOrder(Spi0::DataOrder::lsbFirst) 4c:00:20:
w Spi0::dataOrder(Spi0::DataOrder::msbFirst) 4c:ff:df:
w Spi0::enable(false) 4c:ff:bf:
w Spi0::enable(true) 4c:00:40:
w Spi0::intEnable(false) 4c:ff:7f:
w Spi0::intEnable(true) 4c:00:80:
w Spi0::intFlag()
w Spi0::masterSlave(Spi0::MasterSlave::master) 4c:00:10:
w Spi0::masterSlave(Spi0::MasterSlave::slave) 4c:ff:ef:
w Spi0::phase(Spi0::Phase::leadingSampleTrailingSetup) 4c:ff:fb:
w Spi0::phase(Spi0::Phase::leadingSetupTrailingSample) 4c:ff:fb:
w Spi0::polarity(Spi0::Polarity::leadingFallingTrailingRising) 4c:ff:f7:
w Spi0::polarity(Spi0::Polarity::leadingRisingTrailingFalling) 4c:ff:f7:
w Timer0::OutputA::intEnable(false) 6e:ff:fd:
w Timer0::OutputA::intEnable(true) 6e:00:02:
w Timer0::OutputA::intEnabled()
w Timer0::OutputA::intFlag()
w Timer0::OutputA::intFlagClear() 35:00:02:35:ff:02:
w Timer0::OutputA::mode(Timer0::OutputA::Mode::clear) 44:00:80:44:ff:bf:
w Timer0::OutputA::mode(Timer0::OutputA::Mode::disconnected) 44:ff:3f:
w Timer0::OutputA::mode(Timer0::OutputA::Mode::set) 44:00:c0:
w Timer0::OutputA::mode(Timer0::OutputA::Mode::toggle) 44:00:40:44:ff:7f:
w Timer0::OutputA::value()
w Timer0::OutputA::value(0x12) 47:00:12:47:ff:12:
w Timer0::OutputB::intEnable(false) 6e:ff:fb:
w Timer0::OutputB::intEnable(true) 6e:00:04:
w Timer0::OutputB::intEnabled()
w Timer0::OutputB::intFlag()
w Timer0::OutputB::intFlagClear() 35:00:04:35:ff:04:
w Timer0::OutputB::mode(Timer0::OutputB::Mode::clear) 44:00:20:44:ff:ef:
w Timer0::OutputB::mode(Timer0::OutputB::Mode::disconnected) 44:ff:cf:
w Timer0::OutputB::mode(Timer0::OutputB::Mode::set) 44:00:30:
w Timer0::OutputB::mode(Timer0::OutputB::Mode::toggle) 44:00:10:44:ff:df:
w Timer0::OutputB::value()
w Timer0::OutputB::value(0x12) 48:00:12:48:ff:12:
w Timer0::clock(Timer0::Clock::div1) 45:00:01:45:ff:f9:
w Timer0::clock(Timer0::Clock::div1024) 45:00:05:45:ff:fd:
w Timer0::clock(Timer0::Clock::div256) 45:00:04:45:ff:fc:
w Timer0::clock(Timer0::Clock::div64) 45:00:03:45:ff:fb:
w Timer0::clock(Timer0::Clock::div8) 45:00:02:45:ff:fa:
w Timer0::clock(Timer0::Clock::extFalling) 45:00:06:45:ff:fe:
w Timer0::clock(Timer0::Clock::extRising) 45:00:07:
w Timer0::clock(Timer0::Clock::none) 45:ff:f8:
w Timer0::counter()
w Timer0::counter(0x12) 46:00:12:46:ff:12:
w Timer0::intEnable(false) 6e:ff:fe:
w Timer0::intEnable(true) 6e:00:01:
w Timer0::intFlag()
w Timer0::intFlagClear() 35:00:01:35:ff:01:
w Timer0::prescalerReset() 43:00:01:
w Timer0::synchronizeMode(false) 43:ff:7f:
w Timer0::synchronizeMode(true) 43:00:80:
w Timer0::waveform(Timer0::Waveform::ctcOcra) 44:00:02:44:ff:fe:45:ff:f7:
w Timer0::waveform(Timer0::Waveform::fastPwm) 44:00:03:45:ff:f7:
w Timer0::waveform(Timer0::Waveform::fastPwmOcra) 44:00:03:45:00:08:
w Timer0::waveform(Timer0::Waveform::normal) 44:ff:fc:45:ff:f7:
w Timer0::waveform(Timer0::Waveform::pwm) 44:00:01:44:ff:fd:45:ff:f7:
w Timer0::waveform(Timer0::Waveform::pwmOcra) 44:00:01:45:00:08:44:ff:fd:
w Timer1::Input::edge(Timer1::Input::Edge::falling) 81:ff:bf:
w Timer1::Input::edge(Timer1::Input::Edge::rising) 81:00:40:
w Timer1::Input::intEnable(false) 6f:ff:df:
w Timer1::Input::intEnable(true) 6f:00:20:
w Timer1::Input::intEnabled()
w Timer1::Input::intFlag()
w Timer1::Input::intFlagClear() 36:00:20:36:ff:20:
w Timer1::Input::value()
w Timer1::Input::value(0x12) 86:00:12:86:ff:12:87:ff:00:
w Timer1::OutputA::intEnable(false) 6f:ff:fd:
w Timer1::OutputA::intEnable(true) 6f:00:02:
w Timer1::OutputA::intEnabled()
w Timer1::OutputA::intFlag()
w Timer1::OutputA::intFlagClear() 36:00:02:36:ff:02:
w Timer1::OutputA::mode(Timer1::OutputA::Mode::clear) 80:00:80:80:ff:bf:
w Timer1::OutputA::mode(Timer1::OutputA::Mode::disconnected) 80:ff:3f:
w Timer1::OutputA::mode(Timer1::OutputA::Mode::set) 80:00:c0:
w Timer1::OutputA::mode(Timer1::OutputA::Mode::toggle) 80:00:40:80:ff:7f:
w Timer1::OutputA::value()
w Timer1::OutputA::value(0x12) 88:00:12:88:ff:12:89:ff:00:
w Timer1::OutputB::intEnable(false) 6f:ff:fb:
w Timer1::OutputB::intEnable(true) 6f:00:04:
w Timer1::OutputB::intEnabled()
w Timer1::OutputB::intFlag()
w Timer1::OutputB::intFlagClear() 36:00:04:36:ff:04:
w Timer1::OutputB::mode(Timer1::OutputB::Mode::clear) 80:00:20:80:ff:ef:
w Timer1::OutputB::mode(Timer1::OutputB::Mode::disconnected) 80:ff:cf:
w Timer1::OutputB::mode(Timer1::OutputB::Mode::set) 80:00:30:
w Timer1::OutputB::mode(Timer1::OutputB::Mode::toggle) 80:00:10:80:ff:df:
w Timer1::OutputB::value()
w Timer1::OutputB::value(0x12) 8a:00:12:8a:ff:12:8b:ff:00:
w Timer1::clock(Timer1::Clock::div1) 81:00:01:81:ff:f9:
w Timer1::clock(Timer1::Clock::div1024) 81:00:05:81:ff:fd:
w Timer1::clock(Timer1::Clock::div256) 81:00:04:81:ff:fc:
w Timer1::clock(Timer1::Clock::div64) 81:00:03:81:ff:fb:
w Timer1::clock(Timer1::Clock::div8) 81:00:02:81:ff:fa:
w Timer1::clock(Timer1::Clock::extFalling) 81:00:06:81:ff:fe:
w Timer1::clock(Timer1::Clock::extRising) 81:00:07:
w Timer1::clock(Timer1::Clock::none) 81:ff:f8:
w Timer1::counter()
w Timer1::counter(0x12) 84:00:12:84:ff:12:85:ff:00:
w Timer1::intEnable(false) 6f:ff:fe:
w Timer1::intEnable(true) 6f:00:01:
w Timer1::intFlag()
w Timer1::intFlagClear() 36:00:01:36:ff:01:
w Timer1::prescalerReset() 43:00:01:
w Timer1::synchronizeMode(false) 43:ff:7f:
w Timer1::synchronizeMode(true) 43:00:80:
w Timer1::waveform(Timer1::Waveform::ctcIcr) 81:00:18:80:ff:fc:
w Timer1::waveform(Timer1::Waveform::ctcOcra) 81:00:08:80:ff:fc:81:ff:ef:
w Timer1::waveform(Timer1::Waveform::fastPwm) 80:00:02:81:00:18:80:ff:fe:
w Timer1::waveform(Timer1::Waveform::fastPwm10Bit) 80:00:03:81:00:08:81:ff:ef:
w Timer1::waveform(Timer1::Waveform::fastPwm8Bit) 80:00:01:81:00:08:80:ff:fd:81:ff:ef:
w Timer1::waveform(Timer1::Waveform::fastPwm9Bit) 80:00:02:81:00:08:80:ff:fe:81:ff:ef:
w Timer1::waveform(Timer1::Waveform::fastPwmOcra) 80:00:03:81:00:18:
w Timer1::waveform(Timer1::Waveform::normal) 80:ff:fc:81:ff:e7:
w Timer1::waveform(Timer1::Waveform::pwm) 80:00:02:81:00:10:80:ff:fe:81:ff:f7:
w Timer1::waveform(Timer1::Waveform::pwm10Bit) 80:00:03:81:ff:e7:
w Timer1::waveform(Timer1::Waveform::pwm8Bit) 80:00:01:80:ff:fd:81:ff:e7:
w Timer1::waveform(Timer1::Waveform::pwm9Bit) 80:00:02:80:ff:fe:81:ff:e7:
w Timer1::waveform(Timer1::Waveform::pwmOcra) 80:00:03:81:00:10:81:ff:f7:
w Timer2::OutputA::intEnable(false) 70:ff:fd:
w Timer2::OutputA::intEnable(true) 70:00:02:
w Timer2::OutputA::intEnabled()
w Timer2::OutputA::intFlag()
w Timer2::OutputA::intFlagClear() 37:00:02:37:ff:02:
w Timer2::OutputA::mode(Timer2::OutputA::Mode::clear) b0:00:80:b0:ff:bf:
w Timer2::OutputA::mode(Timer2::OutputA::Mode::disconnected) b0:ff:3f:
w Timer2::OutputA::mode(Timer2::OutputA::Mode::set) b0:00:c0:
w Timer2::OutputA::mode(Timer2::OutputA::Mode::toggle) b0:00:40:b0:ff:7f:
w Timer2::OutputA::value()
w Timer2::OutputA::value(0x12) b3:00:12:b3:ff:12:
w Timer2::OutputB::intEnable(false) 70:ff:fb:
w Timer2::OutputB::intEnable(true) 70:00:04:
w Timer2::OutputB::intEnabled()
w Timer2::OutputB::intFlag()
w Timer2::OutputB::intFlagClear() 37:00:04:37:ff:04:
w Timer2::OutputB::mode(Timer2::OutputB::Mode::clear) b0:00:20:b0:ff:ef:
w Timer2::OutputB::mode(Timer2::OutputB::Mode::disconnected) b0:ff:cf:
w Timer2::OutputB::mode(Timer2::OutputB::Mode::set) b0:00:30:
w Timer2::OutputB::mode(Timer2::OutputB::Mode::toggle) b0:00:10:b0:ff:df:
w Timer2::OutputB::value()
w Timer2::OutputB::value(0x12) b4:00:12:b4:ff:12:
w Timer2::clock(Timer2::Clock::div1) b1:00:01:b1:ff:f9:
w Timer2::clock(Timer2::Clock::div1024) b1:00:07:
w Timer2::clock(Timer2::Clock::div128) b1:00:05:b1:ff:fd:
w Timer2::clock(Timer2::Clock::div256) b1:00:06:b1:ff:fe:
w Timer2::clock(Timer2::Clock::div32) b1:00:03:b1:ff:fb:
w Timer2::clock(Timer2::Clock::div64) b1:00:04:b1:ff:fc:
w Timer2::clock(Timer2::Clock::div8) b1:00:02:b1:ff:fa:
w Timer2::clock(Timer2::Clock::none) b1:ff:f8:
w Timer2::counter()
w Timer2::counter(0x12) b2:00:12:b2:ff:12:
w Timer2::intEnable(false) 70:ff:fe:
w Timer2::intEnable(true) 70:00:01:
w Timer2::intFlag()
w Timer2::intFlagClear() 37:00:01:37:ff:01:
w Timer2::prescalerReset() 43:00:02:
w Timer2::synchronizeMode(false) 43:ff:7f:
w Timer2::synchronizeMode(true) 43:00:80:
w Timer2::waveform(Timer2::Waveform::ctcOcra) b0:00:02:b0:ff:fe:b1:ff:f7:
w Timer2::waveform(Timer2::Waveform::fastPwm) b0:00:03:b1:ff:f7:
w Timer2::waveform(Timer2::Waveform::fastPwmOcra) b0:00:03:b1:00:08:
w Timer2::waveform(Timer2::Waveform::normal) b0:ff:fc:b1:ff:f7:
w Timer2::waveform(Timer2::Waveform::pwm) b0:00:01:b0:ff:fd:b1:ff:f7:
w Timer2::waveform(Timer2::Waveform::pwmOcra) b0:00:01:b1:00:08:b0:ff:fd:
w Twi0::active()
w Twi0::bitRate(0x12) b8:00:12:b8:ff:12:
w Twi0::enable(false) bc:ff:fb:
w Twi0::enable(true) bc:00:04:
w Twi0::generalCallRecognitionEnable(false) ba:ff:fe:
w Twi0::generalCallRecognitionEnable(true) ba:00:01:
w Twi0::intEnable(false) bc:ff:fe:
w Twi0::intEnable(true) bc:00:01:
w Twi0::intFlag()
w Twi0::pop()
w Twi0::prescaler(Twi0::Prescaler::div1) b9:ff:fc:
w Twi0::prescaler(Twi0::Prescaler::div16) b9:00:02:b9:ff:fe:
w Twi0::prescaler(Twi0::Prescaler::div4) b9:00:01:b9:ff:fd:
w Twi0::prescaler(Twi0::Prescaler::div64) b9:00:03:
w Twi0::push(0x12) bb:00:12:bb:ff:12:
w Twi0::sendAck(false) bc:00:c4:bc:ff:c4:
w Twi0::sendAck(true) bc:00:c5:bc:ff:c5:
w Twi0::sendNack(false) bc:00:84:bc:ff:84:
w Twi0::sendNack(true) bc:00:85:bc:ff:85:
w Twi0::sendStart(false) bc:00:a4:bc:ff:a4:
w Twi0::sendStart(true) bc:00:a5:bc:ff:a5:
w Twi0::sendStop() bc:00:94:bc:ff:94:
w Twi0::slaveAddress(0x12) ba:00:12:ba:ff:12:
w Twi0::slaveAddressMask(0x12) bd:00:12:bd:ff:12:
w Twi0::status()
w Twi0::writeCollisionFlag()
w Usart0::baud(0x1234) c4:00:34:c5:00:02:c4:ff:34:c5:ff:02:
w Usart0::characterSize(Usart0::CharacterSize::size5) c1:ff:fb:c2:ff:f9:
w Usart0::characterSize(Usart0::CharacterSize::size6) c2:00:02:c1:ff:fb:c2:ff:fb:
w Usart0::characterSize(Usart0::CharacterSize::size7) c2:00:04:c1:ff:fb:c2:ff:fd:
w Usart0::characterSize(Usart0::CharacterSize::size8) c2:00:06:c1:ff:fb:
w Usart0::characterSize(Usart0::CharacterSize::size9) c1:00:04:c2:00:06:
w Usart0::dataOverRun()
w Usart0::dataRegisterEmptyIntEnable(false) c1:ff:df:
w Usart0::dataRegisterEmptyIntEnable(true) c1:00:20:
w Usart0::frameError()
w Usart0::mode(Usart0::Mode::asynchronous) c2:ff:3f:
w Usart0::mode(Usart0::Mode::masterSpi) c2:00:c0:
w Usart0::mode(Usart0::Mode::synchronous) c2:00:40:c2:ff:7f:
w Usart0::multiprocessorCummunicationMode(false) c0:ff:02:
w Usart0::multiprocessorCummunicationMode(true) c0:00:01:c0:ff:03:
w Usart0::parity(Usart0::Parity::disabled) c2:ff:cf:
w Usart0::parity(Usart0::Parity::even) c2:00:20:c2:ff:ef:
w Usart0::parity(Usart0::Parity::odd) c2:00:30:
w Usart0::parityError()
w Usart0::polarity(Usart0::Polarity::txFallingRxRising) c2:00:01:
w Usart0::polarity(Usart0::Polarity::txRisingRxFalling) c2:ff:fe:
w Usart0::pop()
w Usart0::pop9()
w Usart0::push(0x12) c6:00:12:c6:ff:12:
w Usart0::push9(0x1234) c6:00:34:c1:ff:fe:c6:ff:34:
w Usart0::receiverEnable(false) c1:ff:ef:
w Usart0::receiverEnable(true) c1:00:10:
w Usart0::rxCompleteIntEnable(false) c1:ff:7f:
w Usart0::rxCompleteIntEnable(true) c1:00:80:
w Usart0::stopBits(Usart0::StopBits::bits1) c2:ff:f7:
w Usart0::stopBits(Usart0::StopBits::bits2) c2:00:08:
w Usart0::transmitterEnable(false) c1:ff:f7:
w Usart0::transmitterEnable(true) c1:00:08:
w Usart0::txCompleteIntEnable(false) c1:ff:bf:
w Usart0::txCompleteIntEnable(true) c1:00:40:
w Usart0::use2X(false) c0:ff:01:
w Usart0::use2X(true) c0:00:02:c0:ff:03:
