<<<<<<< HEAD
=======

Blinky.axf:     file format elf32-littlearm


Disassembly of section .flash:

08000000 <Reset_Handler-0x40>:
 8000000:	20020000 	.word	0x20020000
 8000004:	08000041 	.word	0x08000041
 8000008:	080000a1 	.word	0x080000a1
 800000c:	080000a1 	.word	0x080000a1
 8000010:	080000a1 	.word	0x080000a1
 8000014:	080000a1 	.word	0x080000a1
 8000018:	080000a1 	.word	0x080000a1
	...
 800002c:	080000a1 	.word	0x080000a1
 8000030:	080000a1 	.word	0x080000a1
 8000034:	00000000 	.word	0x00000000
 8000038:	080000a1 	.word	0x080000a1
 800003c:	08000efd 	.word	0x08000efd

08000040 <Reset_Handler>:
	.thumb_func 			@; identify target type to linker
Reset_Handler:				@; @; start-from-reset code; initialize hardware and system data, launch main()
	@; copy .data section (initialized data) from flash to RAM (currently we must do this in each source file)
	@; (!!todo: figure out how we can get the compiler/asembler/linker to place constants in .rodata, etc)
copy_data:	
	ldr r1, DATA_BEG
 8000040:	4913      	ldr	r1, [pc, #76]	; (8000090 <DATA_BEG>)
	ldr r2, TEXT_END
 8000042:	4a12      	ldr	r2, [pc, #72]	; (800008c <TEXT_END>)
	ldr r3, DATA_END
 8000044:	4b13      	ldr	r3, [pc, #76]	; (8000094 <DATA_END>)
	subs r3, r3, r1			@; length of initialized data
 8000046:	1a5b      	subs	r3, r3, r1
	beq zero_bss			@; skip if none
 8000048:	f000 8007 	beq.w	800005a <zero_bss>

0800004c <copy_data_loop>:
copy_data_loop: 
	ldrb r4,[r2], #1		@; read byte from flash
 800004c:	f812 4b01 	ldrb.w	r4, [r2], #1
	strb r4, [r1], #1  		@; store byte to RAM
 8000050:	f801 4b01 	strb.w	r4, [r1], #1
	subs r3, r3, #1  		@; decrement counter
 8000054:	3b01      	subs	r3, #1
	bgt copy_data_loop		@; repeat until done
 8000056:	f73f aff9 	bgt.w	800004c <copy_data_loop>

0800005a <zero_bss>:

	@; zero out .bss section (uninitialized data) (currently we must do this in each source file)
	@; (!!todo: figure out how to get the linker to give us the extents of the merged .bss sections)
zero_bss: 	
	ldr r1, BSS_BEG
 800005a:	490f      	ldr	r1, [pc, #60]	; (8000098 <BSS_BEG>)
	ldr r3, BSS_END
 800005c:	4b0f      	ldr	r3, [pc, #60]	; (800009c <BSS_END>)
	subs r3, r3, r1			@; Length of uninitialized data
 800005e:	1a5b      	subs	r3, r3, r1
	beq initPLL				@; Skip if none
 8000060:	f000 8007 	beq.w	8000072 <initPLL>
	mov r2, #0				@; value to initialize .bss with
 8000064:	f04f 0200 	mov.w	r2, #0

08000068 <zero_bss_loop>:
zero_bss_loop: 	
	strb r2, [r1],#1		@; Store zero
 8000068:	f801 2b01 	strb.w	r2, [r1], #1
	subs r3, r3, #1			@; Decrement counter
 800006c:	3b01      	subs	r3, #1
	bgt zero_bss_loop		@; Repeat until done
 800006e:	f73f affb 	bgt.w	8000068 <zero_bss_loop>

08000072 <initPLL>:
	@; necessary hardware stuff (todo: crib from disassembly of Keil initPLL.c)
	initPLL:	@; !!todo -- fix this!				
				@; put code here to set up PLL 
	
	
	bl CortexM4asmOps_init	@; do some asm and C variable inits 'by hand'	
 8000072:	f000 f81e 	bl	80000b2 <CortexM4asmOps_init>
	bl asmSTR_examples		@; fill this function in for homework
 8000076:	f000 f833 	bl	80000e0 <asmSTR_examples>
	bl asmLDR_examples		@; fill this function in for homework	
 800007a:	f000 f830 	bl	80000de <asmLDR_examples>

0800007e <call_main>:

	@;here with everything set up and ready to go
	
	@exit to main (wont return)
call_main:	
	mov	r0, #0				@; argc=0
 800007e:	f04f 0000 	mov.w	r0, #0
	mov r1, #0				@; argv=NULL
 8000082:	f04f 0100 	mov.w	r1, #0
	bl	main 				@; gone
 8000086:	f002 ff6d 	bl	8002f64 <main>
	b .						@; trap if return
 800008a:	e7fe      	b.n	800008a <call_main+0xc>

0800008c <TEXT_END>:
 800008c:	08003080 	.word	0x08003080

08000090 <DATA_BEG>:
 8000090:	20000000 	.word	0x20000000

08000094 <DATA_END>:
 8000094:	20000038 	.word	0x20000038

08000098 <BSS_BEG>:
 8000098:	20000038 	.word	0x20000038

0800009c <BSS_END>:
 800009c:	200001c4 	.word	0x200001c4

080000a0 <BusFault_Handler>:
DebugMon_Handler:
	.thumb_func
PendSV_Handler:
@;	.thumb_func
@;SysTick_Handler:
	bx  r14	 /* put a breakpoint here when we're debugging so we can trap here but then return to interrupted code */
 80000a0:	4770      	bx	lr
	...

080000a4 <testmacro>:
	.text						@;start the code section

	.global testmacro
	.thumb_func
testmacro:
	bitbandload r0 0x00010000 21
 80000a4:	48a7      	ldr	r0, [pc, #668]	; (8000344 <ROMdata+0x100>)
 80000a6:	e7fd      	b.n	80000a4 <testmacro>
	bitbandload r1 0x00010000 22
 80000a8:	49a7      	ldr	r1, [pc, #668]	; (8000348 <ROMdata+0x104>)
 80000aa:	e7fd      	b.n	80000a8 <testmacro+0x4>
	bitbandload r2 0x00010000 23	
 80000ac:	4aa7      	ldr	r2, [pc, #668]	; (800034c <ROMdata+0x108>)
 80000ae:	e7fd      	b.n	80000ac <testmacro+0x8>
	bx lr
 80000b0:	4770      	bx	lr

080000b2 <CortexM4asmOps_init>:
	
	.global CortexM4asmOps_init @; make this function visible everywhere
	.thumb_func					@; make sure it starts in thumb mode
CortexM4asmOps_init: @; initialize variables defined in this sourcefile
	@; initialize globals in .data
	ldr r0,=0xFFFFFFFF			@; initialize 'Dint'
 80000b2:	48a7      	ldr	r0, [pc, #668]	; (8000350 <ROMdata+0x10c>)
	ldr r1,=Dint
 80000b4:	49a7      	ldr	r1, [pc, #668]	; (8000354 <ROMdata+0x110>)
	str r0,[r1]
 80000b6:	6008      	str	r0, [r1, #0]
	movw r0,#0xABCD				@;  initialize 'Dshort'
 80000b8:	f64a 30cd 	movw	r0, #43981	; 0xabcd
	ldr r1,=Dshort
 80000bc:	49a6      	ldr	r1, [pc, #664]	; (8000358 <ROMdata+0x114>)
	strh r0,[r1]
 80000be:	8008      	strh	r0, [r1, #0]
	mov r0,#0x55				@;  initialize 'Dchar'
 80000c0:	f04f 0055 	mov.w	r0, #85	; 0x55
	ldr r1,=Dchar
 80000c4:	49a5      	ldr	r1, [pc, #660]	; (800035c <ROMdata+0x118>)
	strb r0,[r1]
 80000c6:	7008      	strb	r0, [r1, #0]
	@; initialize .bss
	ldr r1,=local_bss_begin		
 80000c8:	49a5      	ldr	r1, [pc, #660]	; (8000360 <ROMdata+0x11c>)
	ldr r3,=local_bss_end
 80000ca:	4ba6      	ldr	r3, [pc, #664]	; (8000364 <ROMdata+0x120>)
	subs r3, r3, r1			@; length of uninitialized local .bss data section
 80000cc:	1a5b      	subs	r3, r3, r1
	beq 2f					@; Skip if none
 80000ce:	d005      	beq.n	80000dc <CortexM4asmOps_init+0x2a>
	mov r2, #0				@; value to initialize .bss with
 80000d0:	f04f 0200 	mov.w	r2, #0
1: 	@;!!local label which I can 'b 1b' branch backward to. Oooo, delicious. 
	strb r2, [r1],#1		@; Store zero
 80000d4:	f801 2b01 	strb.w	r2, [r1], #1
	subs r3, r3, #1			@; Decrement counter
 80000d8:	3b01      	subs	r3, #1
	bgt 1b					@; Repeat until done
 80000da:	dcfb      	bgt.n	80000d4 <CortexM4asmOps_init+0x22>
2:  @;!!local label which I can 'b 1f' branch forward to. 
	BX LR
 80000dc:	4770      	bx	lr

080000de <asmLDR_examples>:
	.thumb_func				@;specify that the function (defined below) uses thumb opcodes
asmLDR_examples:			@;examples using different LDR addressing and decoration 

	@;your code goes here

	bx lr					@; return to the caller
 80000de:	4770      	bx	lr

080000e0 <asmSTR_examples>:
	.thumb_func				@;specify that the function (defined below) uses thumb opcodes
asmSTR_examples:			@;examples using different LDR addressing and decoration 

	@;your code goes here

	bx lr					@; return to the caller
 80000e0:	4770      	bx	lr

080000e2 <CortexM4asmOps_test1>:
	.global CortexM4asmOps_test1 	@; make this function visible everywhere
	.thumb_func						@; make sure it starts in thumb mode
CortexM4asmOps_test1: 	@; asm function which decrements Cint by 2, increments Gint by 2, and shifts Dint left by 2	
	@;subtract 2 from Cint
	.extern Cint		@; tell linker where to look for Cint
	ldr r0,=Cint		@; point to Cint		
 80000e2:	48a1      	ldr	r0, [pc, #644]	; (8000368 <ROMdata+0x124>)
	ldr r1,[r0]			@; and get its current value
 80000e4:	6801      	ldr	r1, [r0, #0]
	sub r1,r1,#2		@;	and subtract 2
 80000e6:	f1a1 0102 	sub.w	r1, r1, #2
	str r1,[r0]			@;    then put it back
 80000ea:	6001      	str	r1, [r0, #0]

	@;add 2 to Gint
	.extern Gint		@; tell linker where to look for Gint
	ldr r0,=Gint		@; point to Gint		
 80000ec:	489f      	ldr	r0, [pc, #636]	; (800036c <ROMdata+0x128>)
	ldr r1,[r0]			@; and get its current value
 80000ee:	6801      	ldr	r1, [r0, #0]
	add r1,r1,#2		@;	and add 2
 80000f0:	f101 0102 	add.w	r1, r1, #2
	str r1,[r0]			@;    then put it back
 80000f4:	6001      	str	r1, [r0, #0]

	@;shift Dint left
	.extern Dint		@; tell linker where to look for Dint
	ldr r0,=Dint		@; point to Dint		
 80000f6:	4897      	ldr	r0, [pc, #604]	; (8000354 <ROMdata+0x110>)
	ldr r1,[r0]			@; and get its current value shifted left by 2
 80000f8:	6801      	ldr	r1, [r0, #0]
	lsr r1,r1,#1		@;  shift it left 1 bits
 80000fa:	ea4f 0151 	mov.w	r1, r1, lsr #1
	str r1,[r0]			@;    then put it back
 80000fe:	6001      	str	r1, [r0, #0]
	
	bx lr				@;return to the caller
 8000100:	4770      	bx	lr

08000102 <MyasmDelay>:
	

	.global MyasmDelay 			@; make this function visible everywhere
	.thumb_func					@; make sure it starts in thumb mode
MyasmDelay:						@; short software delay
	MOVW    R3, #0x0F88		    @; r3=0x00000F88
 8000102:	f640 7388 	movw	r3, #3976	; 0xf88
	MOVT    R3, #0x0000			@; ..
 8000106:	f2c0 0300 	movt	r3, #0
	MUL 	R3, R0;
 800010a:	fb00 f303 	mul.w	r3, r0, r3

0800010e <delay_loop>:
delay_loop:						@; repeat here
	CBZ     R3, delay_exit		@; r3 == 0?
 800010e:	b11b      	cbz	r3, 8000118 <delay_exit>
	SUB     R3, R3, #1			@; 	no --
 8000110:	f1a3 0301 	sub.w	r3, r3, #1
	B       delay_loop			@;	  continue 
 8000114:	f7ff bffb 	b.w	800010e <delay_loop>

08000118 <delay_exit>:
delay_exit:						@;  yes --
	BX      LR					@;    return to caller
 8000118:	4770      	bx	lr

0800011a <asmLED_ON>:

	.global asmLED_ON 			@; make this function visible everywhere
	.thumb_func					@; make sure it starts in thumb mode
asmLED_ON: 						@; turn on LED
	MOVW 	r1, #0x1000			@; r1=UL1<<12, UL1=000....001
 800011a:	f241 0100 	movw	r1, #4096	; 0x1000
	MOVT 	r1, #0x0000	
 800011e:	f2c0 0100 	movt	r1, #0
	LSL		r1, r1, r0			@; r1<<r0
 8000122:	fa01 f100 	lsl.w	r1, r1, r0
	MOVW	r2, #0x0C18			@; r2=0x40020C18
 8000126:	f640 4218 	movw	r2, #3096	; 0xc18
	MOVT 	r2, #0x4002			
 800012a:	f2c4 0202 	movt	r2, #16386	; 0x4002
	STR		r1, [r2]
 800012e:	6011      	str	r1, [r2, #0]
	BX LR
 8000130:	4770      	bx	lr

08000132 <asmLED_OFF>:
	
	.global asmLED_OFF 			@; make this function visible everywhere
	.thumb_func					@; make sure it starts in thumb mode
asmLED_OFF: 					@; turn off LED
	MOVW 	r1, #0x1000			@; r1=UL1<<12, UL1=000....001
 8000132:	f241 0100 	movw	r1, #4096	; 0x1000
	MOVT 	r1, #0x0000	
 8000136:	f2c0 0100 	movt	r1, #0
	LSL		r1, r1, r0			@; r1<<r0
 800013a:	fa01 f100 	lsl.w	r1, r1, r0
	MOVW	r2, #0x0C1A			@; r2=0x40020C1A
 800013e:	f640 421a 	movw	r2, #3098	; 0xc1a
	MOVT 	r2, #0x4002			
 8000142:	f2c4 0202 	movt	r2, #16386	; 0x4002
	STR		r1, [r2]
 8000146:	6011      	str	r1, [r2, #0]
	BX LR
 8000148:	4770      	bx	lr

0800014a <sub_uchar_from_quad_asm>:
	.global sub_uchar_from_quad_asm
	.thumb_func
sub_uchar_from_quad_asm:

@; load registers
	ldr 	r3, [r1,#0]
 800014a:	680b      	ldr	r3, [r1, #0]
	ldr 	r4, [r1,#4]
 800014c:	684c      	ldr	r4, [r1, #4]
	ldr 	r5, [r1,#8]
 800014e:	688d      	ldr	r5, [r1, #8]
	ldr 	r6, [r1,#12]
 8000150:	68ce      	ldr	r6, [r1, #12]
	
@; store initial sign bit
	mov r8, r3
 8000152:	4698      	mov	r8, r3
	lsr r8, #31
 8000154:	ea4f 78d8 	mov.w	r8, r8, lsr #31
	
@; subtract and propogate carry
	subs 	r6, r2
 8000158:	1ab6      	subs	r6, r6, r2
	sbcs 	r5, #0
 800015a:	f175 0500 	sbcs.w	r5, r5, #0
	sbcs 	r4, #0
 800015e:	f174 0400 	sbcs.w	r4, r4, #0
	sbc 	r3, #0
 8000162:	f163 0300 	sbc.w	r3, r3, #0

@; check if negative overflow occured
	mov 	r9, r3
 8000166:	4699      	mov	r9, r3
	lsr 	r9, #31
 8000168:	ea4f 79d9 	mov.w	r9, r9, lsr #31
	cmp 	r9, r8
 800016c:	45c1      	cmp	r9, r8
	blt 	overflow_case
 800016e:	f2c0 8002 	blt.w	8000176 <overflow_case>
	b 		store_values
 8000172:	f000 b805 	b.w	8000180 <store_values>

08000176 <overflow_case>:
	
overflow_case:
@; return -1 if overflow
	movw	r0, 0xfffe
 8000176:	f64f 70fe 	movw	r0, #65534	; 0xfffe
	movt	r0, 0xffff
 800017a:	f6cf 70ff 	movt	r0, #65535	; 0xffff
@; return
	bx lr
 800017e:	4770      	bx	lr

08000180 <store_values>:

store_values:
@; store values to RAM destination 
	str		r3, [r0, #0]
 8000180:	6003      	str	r3, [r0, #0]
	str		r4, [r0, #4]
 8000182:	6044      	str	r4, [r0, #4]
	str		r5, [r0, #8]
 8000184:	6085      	str	r5, [r0, #8]
	str		r6, [r0, #12]
 8000186:	60c6      	str	r6, [r0, #12]
@; return
	bx		lr
 8000188:	4770      	bx	lr

0800018a <test_update_mask32>:


	.global test_update_mask32
	.thumb_func
test_update_mask32:
	ldr r0, =mask32			@; load mask address
 800018a:	4879      	ldr	r0, [pc, #484]	; (8000370 <ROMdata+0x12c>)
	movw r1, #0x0005		@; set value to be or'd with existing mask
 800018c:	f240 0105 	movw	r1, #5
	movt r1, #0x0000
 8000190:	f2c0 0100 	movt	r1, #0
	update_mask32 r0 r1	
 8000194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000198:	466f      	mov	r7, sp
 800019a:	6802      	ldr	r2, [r0, #0]
 800019c:	ea42 0201 	orr.w	r2, r2, r1
 80001a0:	6002      	str	r2, [r0, #0]
 80001a2:	46bd      	mov	sp, r7
 80001a4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ldr r3, [r0]			@; check to see if mask got updated correctly
 80001a8:	6803      	ldr	r3, [r0, #0]
	bx lr
 80001aa:	4770      	bx	lr

080001ac <test_op>:

	.global test_op
	.thumb_func
test_op:
	ldr r0, =mask32 @; address of label goes into r0
 80001ac:	4870      	ldr	r0, [pc, #448]	; (8000370 <ROMdata+0x12c>)
	ldr r1, [r0]
 80001ae:	6801      	ldr	r1, [r0, #0]
	bx lr
 80001b0:	4770      	bx	lr

080001b2 <atoi>:
	
	.global atoi
	.thumb_func
atoi:
	movw r4, #0		@; pointer offset
 80001b2:	f240 0400 	movw	r4, #0
	movt r4, #0
 80001b6:	f2c0 0400 	movt	r4, #0
	movw r10, #10 	@; r10 = const 10
 80001ba:	f240 0a0a 	movw	sl, #10
	movt r10, #0
 80001be:	f2c0 0a00 	movt	sl, #0
	movw r9, #1 	@; place holder multiplier
 80001c2:	f240 0901 	movw	r9, #1
	movt r9, #0
 80001c6:	f2c0 0900 	movt	r9, #0
	movw r11, #0 	@; accumulator
 80001ca:	f240 0b00 	movw	fp, #0
	movt r11, #0
 80001ce:	f2c0 0b00 	movt	fp, #0
	movw r7, #0		@; negative flag
 80001d2:	f240 0700 	movw	r7, #0
	movt r7, #0		
 80001d6:	f2c0 0700 	movt	r7, #0

080001da <check_negative>:

check_negative:
	ldrb r5, [r0,r4] 		@; load in first byte
 80001da:	5d05      	ldrb	r5, [r0, r4]
	cmp r5, #0x2D
 80001dc:	2d2d      	cmp	r5, #45	; 0x2d
	itt eq
 80001de:	bf04      	itt	eq
	addeq r7, #1			@; set negative flag
 80001e0:	3701      	addeq	r7, #1
	addeq r0, #1			@; increment pointer start by 1 byte
 80001e2:	3001      	addeq	r0, #1

080001e4 <str_length>:
	
str_length:
	ldrb r5, [r0,r4] 		@; load in next byte
 80001e4:	5d05      	ldrb	r5, [r0, r4]
	add r4,	#1				@; increment pointer offset by 1 byte
 80001e6:	f104 0401 	add.w	r4, r4, #1
	cmp r5, #0
 80001ea:	2d00      	cmp	r5, #0
	bne	str_length
 80001ec:	f47f affa 	bne.w	80001e4 <str_length>
	sub r4, #2
 80001f0:	f1a4 0402 	sub.w	r4, r4, #2

080001f4 <update_accumulator>:
	
update_accumulator:	
	ldrb r5, [r0,r4] 		@; load in next byte
 80001f4:	5d05      	ldrb	r5, [r0, r4]
	sub r5, #0x30	 		@; convert ascii to decimal digit
 80001f6:	f1a5 0530 	sub.w	r5, r5, #48	; 0x30
	mla r11, r5, r9, r11	@; acc += decimal digit * place holder multiplier
 80001fa:	fb05 bb09 	mla	fp, r5, r9, fp
	
	mul r9, r10				@; place holder multiplier *= 10
 80001fe:	fb0a f909 	mul.w	r9, sl, r9
	sub r4, #1				@; decrement pointer offsey by 1 byte
 8000202:	f1a4 0401 	sub.w	r4, r4, #1
	
	cmp r4, #0
 8000206:	2c00      	cmp	r4, #0
	bge update_accumulator
 8000208:	f6bf aff4 	bge.w	80001f4 <update_accumulator>

0800020c <update_sign>:

update_sign:
	cmp r7, #1
 800020c:	2f01      	cmp	r7, #1
	it eq
 800020e:	bf08      	it	eq
	rsbeq r11, #0 
 8000210:	f1cb 0b00 	rsbeq	fp, fp, #0
	
bx lr
 8000214:	4770      	bx	lr

08000216 <doJump>:


	.global doJump
	.thumb_func
doJump:	@;jump to address stored in table
	ldr R1,=dothings
 8000216:	4957      	ldr	r1, [pc, #348]	; (8000374 <ROMdata+0x130>)
	lsl R0,R0,#2
 8000218:	ea4f 0080 	mov.w	r0, r0, lsl #2
	add R0,R0,R1
 800021c:	4408      	add	r0, r1
	orr R0,R0,#1
 800021e:	f040 0001 	orr.w	r0, r0, #1
	bx  R0
 8000222:	4700      	bx	r0

08000224 <do0>:
 8000224:	08000241 	.word	0x08000241

08000228 <do1>:
 8000228:	0800023d 	.word	0x0800023d

0800022c <do2>:
 800022c:	08000239 	.word	0x08000239

08000230 <do3>:
 8000230:	08000235 	.word	0x08000235

08000234 <fn3>:
do2:	.word fn2
do3:	.word fn3

	.thumb_func
fn3: 
	nop
 8000234:	bf00      	nop
	bx LR
 8000236:	4770      	bx	lr

08000238 <fn2>:
	.thumb_func
fn2: 
	nop
 8000238:	bf00      	nop
	bx LR
 800023a:	4770      	bx	lr

0800023c <fn1>:
	.thumb_func
fn1: 
	nop
 800023c:	bf00      	nop
	bx LR
 800023e:	4770      	bx	lr

08000240 <fn0>:
	.thumb_func
fn0:
	nop
 8000240:	bf00      	nop
	bx LR
 8000242:	4770      	bx	lr

08000244 <ROMdata>:
 8000244:	03020100 	.word	0x03020100
 8000248:	07060504 	.word	0x07060504
 800024c:	0b0a0908 	.word	0x0b0a0908
 8000250:	0f0e0d0c 	.word	0x0f0e0d0c
 8000254:	13121110 	.word	0x13121110
 8000258:	17161514 	.word	0x17161514
 800025c:	1b1a1918 	.word	0x1b1a1918
 8000260:	1f1e1d1c 	.word	0x1f1e1d1c
 8000264:	23222120 	.word	0x23222120
 8000268:	27262524 	.word	0x27262524
 800026c:	2b2a2928 	.word	0x2b2a2928
 8000270:	2f2e2d2c 	.word	0x2f2e2d2c
 8000274:	33323130 	.word	0x33323130
 8000278:	37363534 	.word	0x37363534
 800027c:	3b3a3938 	.word	0x3b3a3938
 8000280:	3f3e3d3c 	.word	0x3f3e3d3c
 8000284:	43424140 	.word	0x43424140
 8000288:	47464544 	.word	0x47464544
 800028c:	4b4a4948 	.word	0x4b4a4948
 8000290:	4f4e4d4c 	.word	0x4f4e4d4c
 8000294:	53525150 	.word	0x53525150
 8000298:	57565554 	.word	0x57565554
 800029c:	5b5a5958 	.word	0x5b5a5958
 80002a0:	5f5e5d5c 	.word	0x5f5e5d5c
 80002a4:	63626160 	.word	0x63626160
 80002a8:	67666564 	.word	0x67666564
 80002ac:	6b6a6968 	.word	0x6b6a6968
 80002b0:	6f6e6d6c 	.word	0x6f6e6d6c
 80002b4:	73727170 	.word	0x73727170
 80002b8:	77767574 	.word	0x77767574
 80002bc:	7b7a7978 	.word	0x7b7a7978
 80002c0:	7f7e7d7c 	.word	0x7f7e7d7c
 80002c4:	83828180 	.word	0x83828180
 80002c8:	87868584 	.word	0x87868584
 80002cc:	8b8a8988 	.word	0x8b8a8988
 80002d0:	8f8e8d8c 	.word	0x8f8e8d8c
 80002d4:	93929190 	.word	0x93929190
 80002d8:	97969594 	.word	0x97969594
 80002dc:	9b9a9998 	.word	0x9b9a9998
 80002e0:	9f9e9d9c 	.word	0x9f9e9d9c
 80002e4:	a3a2a1a0 	.word	0xa3a2a1a0
 80002e8:	a7a6a5a4 	.word	0xa7a6a5a4
 80002ec:	abaaa9a8 	.word	0xabaaa9a8
 80002f0:	afaeadac 	.word	0xafaeadac
 80002f4:	b3b2b1b0 	.word	0xb3b2b1b0
 80002f8:	b7b6b5b4 	.word	0xb7b6b5b4
 80002fc:	bbbab9b8 	.word	0xbbbab9b8
 8000300:	bfbebdbc 	.word	0xbfbebdbc
 8000304:	c3c2c1c0 	.word	0xc3c2c1c0
 8000308:	c7c6c5c4 	.word	0xc7c6c5c4
 800030c:	cbcac9c8 	.word	0xcbcac9c8
 8000310:	cfcecdcc 	.word	0xcfcecdcc
 8000314:	d3d2d1d0 	.word	0xd3d2d1d0
 8000318:	d7d6d5d4 	.word	0xd7d6d5d4
 800031c:	dbdad9d8 	.word	0xdbdad9d8
 8000320:	dfdedddc 	.word	0xdfdedddc
 8000324:	e3e2e1e0 	.word	0xe3e2e1e0
 8000328:	e7e6e5e4 	.word	0xe7e6e5e4
 800032c:	ebeae9e8 	.word	0xebeae9e8
 8000330:	efeeedec 	.word	0xefeeedec
 8000334:	f3f2f1f0 	.word	0xf3f2f1f0
 8000338:	f7f6f5f4 	.word	0xf7f6f5f4
 800033c:	fbfaf9f8 	.word	0xfbfaf9f8
 8000340:	fffefdfc 	.word	0xfffefdfc
	.text						@;start the code section

	.global testmacro
	.thumb_func
testmacro:
	bitbandload r0 0x00010000 21
 8000344:	02200054 	.word	0x02200054
	bitbandload r1 0x00010000 22
 8000348:	02200058 	.word	0x02200058
	bitbandload r2 0x00010000 23	
 800034c:	0220005c 	.word	0x0220005c
	
	.global CortexM4asmOps_init @; make this function visible everywhere
	.thumb_func					@; make sure it starts in thumb mode
CortexM4asmOps_init: @; initialize variables defined in this sourcefile
	@; initialize globals in .data
	ldr r0,=0xFFFFFFFF			@; initialize 'Dint'
 8000350:	ffffffff 	.word	0xffffffff
	ldr r1,=Dint
 8000354:	20000000 	.word	0x20000000
	str r0,[r1]
	movw r0,#0xABCD				@;  initialize 'Dshort'
	ldr r1,=Dshort
 8000358:	20000004 	.word	0x20000004
	strh r0,[r1]
	mov r0,#0x55				@;  initialize 'Dchar'
	ldr r1,=Dchar
 800035c:	20000006 	.word	0x20000006
	strb r0,[r1]
	@; initialize .bss
	ldr r1,=local_bss_begin		
 8000360:	20000040 	.word	0x20000040
	ldr r3,=local_bss_end
 8000364:	20000040 	.word	0x20000040
	.global CortexM4asmOps_test1 	@; make this function visible everywhere
	.thumb_func						@; make sure it starts in thumb mode
CortexM4asmOps_test1: 	@; asm function which decrements Cint by 2, increments Gint by 2, and shifts Dint left by 2	
	@;subtract 2 from Cint
	.extern Cint		@; tell linker where to look for Cint
	ldr r0,=Cint		@; point to Cint		
 8000368:	200002e4 	.word	0x200002e4
	sub r1,r1,#2		@;	and subtract 2
	str r1,[r0]			@;    then put it back

	@;add 2 to Gint
	.extern Gint		@; tell linker where to look for Gint
	ldr r0,=Gint		@; point to Gint		
 800036c:	200001d4 	.word	0x200001d4


	.global test_update_mask32
	.thumb_func
test_update_mask32:
	ldr r0, =mask32			@; load mask address
 8000370:	20000007 	.word	0x20000007


	.global doJump
	.thumb_func
doJump:	@;jump to address stored in table
	ldr R1,=dothings
 8000374:	08000224 	.word	0x08000224

08000378 <switch_init>:
		SW_7-8 (CA_B):		PB1
		SW_9-10 (CA_G): 	PC4
		SW_11-12 (CA_A):	PC5
		SW_13 (CA_C):			PA1
 *----------------------------------------------------------------------------*/
void switch_init() {
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
	//Enable GPIO Clocks
	RCC->AHB1ENR  |= ((1UL <<  0));         /* Enable GPIOA clock                */
 800037c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000380:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000384:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000388:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800038c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800038e:	f042 0201 	orr.w	r2, r2, #1
 8000392:	631a      	str	r2, [r3, #48]	; 0x30
	RCC->AHB1ENR  |= ((1UL <<  1));         /* Enable GPIOB clock                */
 8000394:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000398:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800039c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80003a0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80003a6:	f042 0202 	orr.w	r2, r2, #2
 80003aa:	631a      	str	r2, [r3, #48]	; 0x30
	RCC->AHB1ENR  |= ((1UL <<  2));         /* Enable GPIOC clock                */
 80003ac:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80003b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003b4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80003b8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003bc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80003be:	f042 0204 	orr.w	r2, r2, #4
 80003c2:	631a      	str	r2, [r3, #48]	; 0x30
	
	//Initialize Port A: 1 (Switch Cathode Latch)
	GPIOA->MODER    &= ~((3UL << 2*1));   /* PA.1 is output               */
 80003c4:	f04f 0300 	mov.w	r3, #0
 80003c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003cc:	f04f 0200 	mov.w	r2, #0
 80003d0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003d4:	6812      	ldr	r2, [r2, #0]
 80003d6:	f022 020c 	bic.w	r2, r2, #12
 80003da:	601a      	str	r2, [r3, #0]
  GPIOA->MODER    |=  ((1UL << 2*1)); 
 80003dc:	f04f 0300 	mov.w	r3, #0
 80003e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003e4:	f04f 0200 	mov.w	r2, #0
 80003e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003ec:	6812      	ldr	r2, [r2, #0]
 80003ee:	f042 0204 	orr.w	r2, r2, #4
 80003f2:	601a      	str	r2, [r3, #0]
	GPIOA->OTYPER   &= ~((1UL <<   1));   /* PA.1 is output Push-Pull     */
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003fc:	f04f 0200 	mov.w	r2, #0
 8000400:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000404:	6852      	ldr	r2, [r2, #4]
 8000406:	f022 0202 	bic.w	r2, r2, #2
 800040a:	605a      	str	r2, [r3, #4]
  GPIOA->OSPEEDR  &= ~((3UL << 2*1));   /* PA.1 is 50MHz Fast Speed     */
 800040c:	f04f 0300 	mov.w	r3, #0
 8000410:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000414:	f04f 0200 	mov.w	r2, #0
 8000418:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800041c:	6892      	ldr	r2, [r2, #8]
 800041e:	f022 020c 	bic.w	r2, r2, #12
 8000422:	609a      	str	r2, [r3, #8]
  GPIOA->OSPEEDR  |=  ((2UL << 2*1)); 
 8000424:	f04f 0300 	mov.w	r3, #0
 8000428:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800042c:	f04f 0200 	mov.w	r2, #0
 8000430:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000434:	6892      	ldr	r2, [r2, #8]
 8000436:	f042 0208 	orr.w	r2, r2, #8
 800043a:	609a      	str	r2, [r3, #8]
  GPIOA->PUPDR    &= ~((3UL << 2*1));   /* PA.1 is Pull up              */
 800043c:	f04f 0300 	mov.w	r3, #0
 8000440:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000444:	f04f 0200 	mov.w	r2, #0
 8000448:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800044c:	68d2      	ldr	r2, [r2, #12]
 800044e:	f022 020c 	bic.w	r2, r2, #12
 8000452:	60da      	str	r2, [r3, #12]
  GPIOA->PUPDR    |=  ((1UL << 2*1));  
 8000454:	f04f 0300 	mov.w	r3, #0
 8000458:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800045c:	f04f 0200 	mov.w	r2, #0
 8000460:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000464:	68d2      	ldr	r2, [r2, #12]
 8000466:	f042 0204 	orr.w	r2, r2, #4
 800046a:	60da      	str	r2, [r3, #12]
	
	//Initialize Port A: 15 (Odd Input)
	GPIOA->MODER    &= ~((3UL << 2*15));   /* PA.15 is input               */
 800046c:	f04f 0300 	mov.w	r3, #0
 8000470:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000474:	f04f 0200 	mov.w	r2, #0
 8000478:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800047c:	6812      	ldr	r2, [r2, #0]
 800047e:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8000482:	601a      	str	r2, [r3, #0]
  GPIOA->OSPEEDR  &= ~((3UL << 2*15));   /* PA.15 is 50MHz Fast Speed     */
 8000484:	f04f 0300 	mov.w	r3, #0
 8000488:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800048c:	f04f 0200 	mov.w	r2, #0
 8000490:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000494:	6892      	ldr	r2, [r2, #8]
 8000496:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800049a:	609a      	str	r2, [r3, #8]
  GPIOA->OSPEEDR  |=  ((2UL << 2*15)); 
 800049c:	f04f 0300 	mov.w	r3, #0
 80004a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004a4:	f04f 0200 	mov.w	r2, #0
 80004a8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80004ac:	6892      	ldr	r2, [r2, #8]
 80004ae:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80004b2:	609a      	str	r2, [r3, #8]
  GPIOA->PUPDR    &= ~((3UL << 2*15));   /* PA.15 is Pull up              */
 80004b4:	f04f 0300 	mov.w	r3, #0
 80004b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004bc:	f04f 0200 	mov.w	r2, #0
 80004c0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80004c4:	68d2      	ldr	r2, [r2, #12]
 80004c6:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80004ca:	60da      	str	r2, [r3, #12]
  GPIOA->PUPDR    |=  ((1UL << 2*15));  
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004d4:	f04f 0200 	mov.w	r2, #0
 80004d8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80004dc:	68d2      	ldr	r2, [r2, #12]
 80004de:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80004e2:	60da      	str	r2, [r3, #12]
	
	//Initialize Port B: 0,1,5,11 (Switch Cathode Latches)
  GPIOB->MODER    &= ~((3UL << 2*0) | (3UL << 2*1) | (3UL << 2*5) | (3UL << 2*11));   /* PB.0,1,5,11 is output               */
 80004e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80004e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80004ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004f4:	6819      	ldr	r1, [r3, #0]
 80004f6:	f24f 33f0 	movw	r3, #62448	; 0xf3f0
 80004fa:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 80004fe:	400b      	ands	r3, r1
 8000500:	6013      	str	r3, [r2, #0]
  GPIOB->MODER    |=  ((1UL << 2*0) | (1UL << 2*1) | (1UL << 2*5) | (1UL << 2*11)); 
 8000502:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000506:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800050a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800050e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000512:	6819      	ldr	r1, [r3, #0]
 8000514:	f240 4305 	movw	r3, #1029	; 0x405
 8000518:	f2c0 0340 	movt	r3, #64	; 0x40
 800051c:	430b      	orrs	r3, r1
 800051e:	6013      	str	r3, [r2, #0]
  GPIOB->OTYPER   &= ~((1UL <<   0) | (1UL <<   1) | (1UL <<   5) | (1UL <<   11));   /* PB.0,1,5,11 is output Push-Pull     */
 8000520:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000524:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000528:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800052c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000530:	6852      	ldr	r2, [r2, #4]
 8000532:	f422 6202 	bic.w	r2, r2, #2080	; 0x820
 8000536:	f022 0203 	bic.w	r2, r2, #3
 800053a:	605a      	str	r2, [r3, #4]
  GPIOB->OSPEEDR  &= ~((3UL << 2*0) | (3UL << 2*1) | (3UL << 2*5) | (3UL << 2*11));   /* PB.0,1,5,11 is 50MHz Fast Speed     */
 800053c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000540:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000544:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000548:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800054c:	6899      	ldr	r1, [r3, #8]
 800054e:	f24f 33f0 	movw	r3, #62448	; 0xf3f0
 8000552:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 8000556:	400b      	ands	r3, r1
 8000558:	6093      	str	r3, [r2, #8]
  GPIOB->OSPEEDR  |=  ((2UL << 2*0) | (2UL << 2*1) | (2UL << 2*5) | (2UL << 2*11)); 
 800055a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800055e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000562:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000566:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800056a:	6899      	ldr	r1, [r3, #8]
 800056c:	f640 030a 	movw	r3, #2058	; 0x80a
 8000570:	f2c0 0380 	movt	r3, #128	; 0x80
 8000574:	430b      	orrs	r3, r1
 8000576:	6093      	str	r3, [r2, #8]
  GPIOB->PUPDR    &= ~((3UL << 2*0) | (3UL << 2*1) | (3UL << 2*5) | (3UL << 2*11));   /* PB.0,1,5,11 is Pull up              */
 8000578:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800057c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000580:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000584:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000588:	68d9      	ldr	r1, [r3, #12]
 800058a:	f24f 33f0 	movw	r3, #62448	; 0xf3f0
 800058e:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 8000592:	400b      	ands	r3, r1
 8000594:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR    |=  ((1UL << 2*0) | (1UL << 2*1) | (1UL << 2*5) | (1UL << 2*11)); 
 8000596:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800059a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800059e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005a6:	68d9      	ldr	r1, [r3, #12]
 80005a8:	f240 4305 	movw	r3, #1029	; 0x405
 80005ac:	f2c0 0340 	movt	r3, #64	; 0x40
 80005b0:	430b      	orrs	r3, r1
 80005b2:	60d3      	str	r3, [r2, #12]
											 						 
	//Initialize Port C: 4,5 (Switch Cathode Latches)
	GPIOC->MODER    &= ~((3UL << 2*4) | (3UL << 2*5));   /* PC.4,5 is output               */
 80005b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80005c0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80005c4:	6812      	ldr	r2, [r2, #0]
 80005c6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80005ca:	601a      	str	r2, [r3, #0]
  GPIOC->MODER    |=  ((1UL << 2*4) | (1UL << 2*5)); 
 80005cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80005d8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80005dc:	6812      	ldr	r2, [r2, #0]
 80005de:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
 80005e2:	601a      	str	r2, [r3, #0]
  GPIOC->OTYPER   &= ~((1UL <<   4) | (1UL <<   5));   /* PC.4,5 is output Push-Pull     */
 80005e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80005f0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80005f4:	6852      	ldr	r2, [r2, #4]
 80005f6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80005fa:	605a      	str	r2, [r3, #4]
  GPIOC->OSPEEDR  &= ~((3UL << 2*4) | (3UL << 2*5));   /* PC.4,5 is 50MHz Fast Speed     */
 80005fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000600:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000604:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000608:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800060c:	6892      	ldr	r2, [r2, #8]
 800060e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8000612:	609a      	str	r2, [r3, #8]
  GPIOC->OSPEEDR  |=  ((2UL << 2*4) | (2UL << 2*5)); 
 8000614:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000618:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800061c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000620:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000624:	6892      	ldr	r2, [r2, #8]
 8000626:	f442 6220 	orr.w	r2, r2, #2560	; 0xa00
 800062a:	609a      	str	r2, [r3, #8]
  GPIOC->PUPDR    &= ~((3UL << 2*4) | (3UL << 2*5));   /* PC.4,5 is Pull up              */
 800062c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000630:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000634:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000638:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800063c:	68d2      	ldr	r2, [r2, #12]
 800063e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8000642:	60da      	str	r2, [r3, #12]
  GPIOC->PUPDR    |=  ((1UL << 2*4) | (1UL << 2*5)); 
 8000644:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000648:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800064c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000650:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000654:	68d2      	ldr	r2, [r2, #12]
 8000656:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
 800065a:	60da      	str	r2, [r3, #12]
	
	//Initialize Port C: 8 (Even Input)
	GPIOC->MODER    &= ~((3UL << 2*8));   /* PC.8 is input               */
 800065c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000660:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000664:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000668:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800066c:	6812      	ldr	r2, [r2, #0]
 800066e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000672:	601a      	str	r2, [r3, #0]
  GPIOC->OSPEEDR  &= ~((3UL << 2*8));   /* PC.8 is 50MHz Fast Speed     */
 8000674:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000678:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800067c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000680:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000684:	6892      	ldr	r2, [r2, #8]
 8000686:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800068a:	609a      	str	r2, [r3, #8]
  GPIOC->OSPEEDR  |=  ((2UL << 2*8)); 
 800068c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000690:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000694:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000698:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800069c:	6892      	ldr	r2, [r2, #8]
 800069e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80006a2:	609a      	str	r2, [r3, #8]
  GPIOC->PUPDR    &= ~((3UL << 2*8));   /* PC.8 is Pull up              */
 80006a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80006b0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80006b4:	68d2      	ldr	r2, [r2, #12]
 80006b6:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80006ba:	60da      	str	r2, [r3, #12]
  GPIOC->PUPDR    |=  ((1UL << 2*8)); 
 80006bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80006c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80006cc:	68d2      	ldr	r2, [r2, #12]
 80006ce:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80006d2:	60da      	str	r2, [r3, #12]
}
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bc80      	pop	{r7}
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <SEG7_Init>:
/*----------------------------------------------------------------------------
  Initialize 7-Segments Display Pins
 *----------------------------------------------------------------------------*/
void SEG7_Init() {
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
	RCC->AHB1ENR  |= ((1UL <<  0) );         /* Enable GPIOA clock                */
 80006e0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80006e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006e8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80006ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80006f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80006f2:	f042 0201 	orr.w	r2, r2, #1
 80006f6:	631a      	str	r2, [r3, #48]	; 0x30
	RCC->AHB1ENR  |= ((1UL <<  1) );         /* Enable GPIOB clock                */
 80006f8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80006fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000700:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000704:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000708:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800070a:	f042 0202 	orr.w	r2, r2, #2
 800070e:	631a      	str	r2, [r3, #48]	; 0x30
	RCC->AHB1ENR  |= ((1UL <<  2) );         /* Enable GPIOC clock                */
 8000710:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000714:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000718:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800071c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000720:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000722:	f042 0204 	orr.w	r2, r2, #4
 8000726:	631a      	str	r2, [r3, #48]	; 0x30
	RCC->AHB1ENR  |= ((1UL <<  3) );         /* Enable GPIOD clock                */
 8000728:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800072c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000730:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000734:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000738:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800073a:	f042 0208 	orr.w	r2, r2, #8
 800073e:	631a      	str	r2, [r3, #48]	; 0x30
	
	//Initialize Cathode and Anode Pins
	//Initialize Port A: 1
	GPIOA->MODER    &= ~((3UL << 2*1));   /* PA.1 is output               */
 8000740:	f04f 0300 	mov.w	r3, #0
 8000744:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000748:	f04f 0200 	mov.w	r2, #0
 800074c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000750:	6812      	ldr	r2, [r2, #0]
 8000752:	f022 020c 	bic.w	r2, r2, #12
 8000756:	601a      	str	r2, [r3, #0]
  GPIOA->MODER    |=  ((1UL << 2*1)); 
 8000758:	f04f 0300 	mov.w	r3, #0
 800075c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000760:	f04f 0200 	mov.w	r2, #0
 8000764:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000768:	6812      	ldr	r2, [r2, #0]
 800076a:	f042 0204 	orr.w	r2, r2, #4
 800076e:	601a      	str	r2, [r3, #0]
	GPIOA->OTYPER   &= ~((1UL <<   1));   /* PA.1 is output Push-Pull     */
 8000770:	f04f 0300 	mov.w	r3, #0
 8000774:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000778:	f04f 0200 	mov.w	r2, #0
 800077c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000780:	6852      	ldr	r2, [r2, #4]
 8000782:	f022 0202 	bic.w	r2, r2, #2
 8000786:	605a      	str	r2, [r3, #4]
  GPIOA->OSPEEDR  &= ~((3UL << 2*1));   /* PA.1 is 50MHz Fast Speed     */
 8000788:	f04f 0300 	mov.w	r3, #0
 800078c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000790:	f04f 0200 	mov.w	r2, #0
 8000794:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000798:	6892      	ldr	r2, [r2, #8]
 800079a:	f022 020c 	bic.w	r2, r2, #12
 800079e:	609a      	str	r2, [r3, #8]
  GPIOA->OSPEEDR  |=  ((2UL << 2*1)); 
 80007a0:	f04f 0300 	mov.w	r3, #0
 80007a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007a8:	f04f 0200 	mov.w	r2, #0
 80007ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80007b0:	6892      	ldr	r2, [r2, #8]
 80007b2:	f042 0208 	orr.w	r2, r2, #8
 80007b6:	609a      	str	r2, [r3, #8]
  GPIOA->PUPDR    &= ~((3UL << 2*1));   /* PA.1 is Pull up              */
 80007b8:	f04f 0300 	mov.w	r3, #0
 80007bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007c0:	f04f 0200 	mov.w	r2, #0
 80007c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80007c8:	68d2      	ldr	r2, [r2, #12]
 80007ca:	f022 020c 	bic.w	r2, r2, #12
 80007ce:	60da      	str	r2, [r3, #12]
  GPIOA->PUPDR    |=  ((1UL << 2*1));  
 80007d0:	f04f 0300 	mov.w	r3, #0
 80007d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007d8:	f04f 0200 	mov.w	r2, #0
 80007dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80007e0:	68d2      	ldr	r2, [r2, #12]
 80007e2:	f042 0204 	orr.w	r2, r2, #4
 80007e6:	60da      	str	r2, [r3, #12]

	//Initialize Port B: 0,1,4,5,11
  GPIOB->MODER    &= ~((3UL << 2*0) | (3UL << 2*1) | (3UL << 2*4) | (3UL << 2*5) | (3UL << 2*11));   /* PB.0,1,4,5,11 is output               */
 80007e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80007f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007f8:	6819      	ldr	r1, [r3, #0]
 80007fa:	f24f 03f0 	movw	r3, #61680	; 0xf0f0
 80007fe:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 8000802:	400b      	ands	r3, r1
 8000804:	6013      	str	r3, [r2, #0]
  GPIOB->MODER    |=  ((1UL << 2*0) | (1UL << 2*1) | (1UL << 2*4) | (1UL << 2*5) | (1UL << 2*11)); 
 8000806:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800080a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800080e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000812:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000816:	6819      	ldr	r1, [r3, #0]
 8000818:	f240 5305 	movw	r3, #1285	; 0x505
 800081c:	f2c0 0340 	movt	r3, #64	; 0x40
 8000820:	430b      	orrs	r3, r1
 8000822:	6013      	str	r3, [r2, #0]
  GPIOB->OTYPER   &= ~((1UL <<   0) | (1UL <<   1) | (1UL <<   4) | (1UL <<   5) | (1UL <<   11));   /* PB.0,1,4,5,11 is output Push-Pull     */
 8000824:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000828:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800082c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000830:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000834:	6852      	ldr	r2, [r2, #4]
 8000836:	f422 6203 	bic.w	r2, r2, #2096	; 0x830
 800083a:	f022 0203 	bic.w	r2, r2, #3
 800083e:	605a      	str	r2, [r3, #4]
  GPIOB->OSPEEDR  &= ~((3UL << 2*0) | (3UL << 2*1) | (3UL << 2*4) | (3UL << 2*5) | (3UL << 2*11));   /* PB.0,1,4,5,11 is 50MHz Fast Speed     */
 8000840:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000844:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000848:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800084c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000850:	6899      	ldr	r1, [r3, #8]
 8000852:	f24f 03f0 	movw	r3, #61680	; 0xf0f0
 8000856:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 800085a:	400b      	ands	r3, r1
 800085c:	6093      	str	r3, [r2, #8]
  GPIOB->OSPEEDR  |=  ((2UL << 2*0) | (2UL << 2*1) | (2UL << 2*4) | (2UL << 2*5) | (2UL << 2*11)); 
 800085e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000862:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000866:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800086a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800086e:	6899      	ldr	r1, [r3, #8]
 8000870:	f640 230a 	movw	r3, #2570	; 0xa0a
 8000874:	f2c0 0380 	movt	r3, #128	; 0x80
 8000878:	430b      	orrs	r3, r1
 800087a:	6093      	str	r3, [r2, #8]
  GPIOB->PUPDR    &= ~((3UL << 2*0) | (3UL << 2*1) | (3UL << 2*4) | (3UL << 2*5) | (3UL << 2*11));   /* PB.0,1,4,5,11 is Pull up              */
 800087c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000880:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000884:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000888:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800088c:	68d9      	ldr	r1, [r3, #12]
 800088e:	f24f 03f0 	movw	r3, #61680	; 0xf0f0
 8000892:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 8000896:	400b      	ands	r3, r1
 8000898:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR    |=  ((1UL << 2*0) | (1UL << 2*1) | (1UL << 2*4) | (1UL << 2*5) | (1UL << 2*11)); 
 800089a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800089e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80008a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80008aa:	68d9      	ldr	r1, [r3, #12]
 80008ac:	f240 5305 	movw	r3, #1285	; 0x505
 80008b0:	f2c0 0340 	movt	r3, #64	; 0x40
 80008b4:	430b      	orrs	r3, r1
 80008b6:	60d3      	str	r3, [r2, #12]
											 						 
	//Initialize Port C: 1,2,4,5,11
	GPIOC->MODER    &= ~((3UL << 2*1) | (3UL << 2*2) | (3UL << 2*4) | (3UL << 2*5) | (3UL << 2*11));   /* PC.1,2,4,5,11 is output               */
 80008b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80008c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80008c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80008c8:	6819      	ldr	r1, [r3, #0]
 80008ca:	f24f 03c3 	movw	r3, #61635	; 0xf0c3
 80008ce:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 80008d2:	400b      	ands	r3, r1
 80008d4:	6013      	str	r3, [r2, #0]
  GPIOC->MODER    |=  ((1UL << 2*1) | (1UL << 2*2) | (1UL << 2*4) | (1UL << 2*5) | (1UL << 2*11)); 
 80008d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008da:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80008de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80008e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80008e6:	6819      	ldr	r1, [r3, #0]
 80008e8:	f240 5314 	movw	r3, #1300	; 0x514
 80008ec:	f2c0 0340 	movt	r3, #64	; 0x40
 80008f0:	430b      	orrs	r3, r1
 80008f2:	6013      	str	r3, [r2, #0]
  GPIOC->OTYPER   &= ~((1UL <<   1) | (1UL <<   2) | (1UL <<   4) | (1UL <<   5) | (1UL <<   11));   /* PC.1,2,4,5,11 is output Push-Pull     */
 80008f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80008f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80008fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000900:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000904:	6852      	ldr	r2, [r2, #4]
 8000906:	f422 6203 	bic.w	r2, r2, #2096	; 0x830
 800090a:	f022 0206 	bic.w	r2, r2, #6
 800090e:	605a      	str	r2, [r3, #4]
  GPIOC->OSPEEDR  &= ~((3UL << 2*1) | (3UL << 2*2) | (3UL << 2*4) | (3UL << 2*5) | (3UL << 2*11));   /* PC.1,2,4,5,11 is 50MHz Fast Speed     */
 8000910:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000914:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000918:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800091c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000920:	6899      	ldr	r1, [r3, #8]
 8000922:	f24f 03c3 	movw	r3, #61635	; 0xf0c3
 8000926:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 800092a:	400b      	ands	r3, r1
 800092c:	6093      	str	r3, [r2, #8]
  GPIOC->OSPEEDR  |=  ((2UL << 2*1) | (2UL << 2*2) | (2UL << 2*4) | (2UL << 2*5) | (2UL << 2*11)); 
 800092e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000932:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000936:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800093a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800093e:	6899      	ldr	r1, [r3, #8]
 8000940:	f640 2328 	movw	r3, #2600	; 0xa28
 8000944:	f2c0 0380 	movt	r3, #128	; 0x80
 8000948:	430b      	orrs	r3, r1
 800094a:	6093      	str	r3, [r2, #8]
  GPIOC->PUPDR    &= ~((3UL << 2*1) | (3UL << 2*2) | (3UL << 2*4) | (3UL << 2*5) | (3UL << 2*11));   /* PC.1,2,4,5,11 is Pull up              */
 800094c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000950:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000954:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000958:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800095c:	68d9      	ldr	r1, [r3, #12]
 800095e:	f24f 03c3 	movw	r3, #61635	; 0xf0c3
 8000962:	f6cf 733f 	movt	r3, #65343	; 0xff3f
 8000966:	400b      	ands	r3, r1
 8000968:	60d3      	str	r3, [r2, #12]
  GPIOC->PUPDR    |=  ((1UL << 2*1) | (1UL << 2*2) | (1UL << 2*4) | (1UL << 2*5) | (1UL << 2*11)); 
 800096a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800096e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000972:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000976:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800097a:	68d9      	ldr	r1, [r3, #12]
 800097c:	f240 5314 	movw	r3, #1300	; 0x514
 8000980:	f2c0 0340 	movt	r3, #64	; 0x40
 8000984:	430b      	orrs	r3, r1
 8000986:	60d3      	str	r3, [r2, #12]
	
	//Initialize Port D: 2
	GPIOD->MODER    &= ~((3UL << 2*2));   /* PD.2 is output               */
 8000988:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800098c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000990:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000994:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000998:	6812      	ldr	r2, [r2, #0]
 800099a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800099e:	601a      	str	r2, [r3, #0]
  GPIOD->MODER    |=  ((1UL << 2*2)); 
 80009a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80009a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80009a8:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80009ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80009b0:	6812      	ldr	r2, [r2, #0]
 80009b2:	f042 0210 	orr.w	r2, r2, #16
 80009b6:	601a      	str	r2, [r3, #0]
	GPIOD->OTYPER   &= ~((1UL <<   2));   /* PD.2 is output Push-Pull     */
 80009b8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80009bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80009c0:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80009c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80009c8:	6852      	ldr	r2, [r2, #4]
 80009ca:	f022 0204 	bic.w	r2, r2, #4
 80009ce:	605a      	str	r2, [r3, #4]
  GPIOD->OSPEEDR  &= ~((3UL << 2*2));   /* PD.2 is 50MHz Fast Speed     */
 80009d0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80009d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80009d8:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80009dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80009e0:	6892      	ldr	r2, [r2, #8]
 80009e2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80009e6:	609a      	str	r2, [r3, #8]
  GPIOD->OSPEEDR  |=  ((2UL << 2*2)); 
 80009e8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80009ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80009f0:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80009f4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80009f8:	6892      	ldr	r2, [r2, #8]
 80009fa:	f042 0220 	orr.w	r2, r2, #32
 80009fe:	609a      	str	r2, [r3, #8]
  GPIOD->PUPDR    &= ~((3UL << 2*2));   /* PD.2 is Pull up              */
 8000a00:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000a04:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a08:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000a0c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000a10:	68d2      	ldr	r2, [r2, #12]
 8000a12:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8000a16:	60da      	str	r2, [r3, #12]
  GPIOD->PUPDR    |=  ((1UL << 2*2)); 
 8000a18:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000a1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a20:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000a24:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000a28:	68d2      	ldr	r2, [r2, #12]
 8000a2a:	f042 0210 	orr.w	r2, r2, #16
 8000a2e:	60da      	str	r2, [r3, #12]
	
	
/* set anode and cathode clocks high (b/c clock on rising edge) */
	GPIOC->BSRRL |= (1ul << 11); //set AN_CLK (PC11) high
 8000a30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a34:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a3c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000a40:	8b12      	ldrh	r2, [r2, #24]
 8000a42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000a46:	b292      	uxth	r2, r2
 8000a48:	831a      	strh	r2, [r3, #24]
	GPIOD->BSRRL |= (1ul << 2);  //set CA_CLK (PD2)  high
 8000a4a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000a4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a52:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000a56:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000a5a:	8b12      	ldrh	r2, [r2, #24]
 8000a5c:	f042 0204 	orr.w	r2, r2, #4
 8000a60:	b292      	uxth	r2, r2
 8000a62:	831a      	strh	r2, [r3, #24]
	
/* initialize seg7 to be disabled */
	//disable anode driver
	GPIOB->BSRRL |= (1ul << 4); //set AN_EN (PB4) high b/c active low
 8000a64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a68:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a70:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000a74:	8b12      	ldrh	r2, [r2, #24]
 8000a76:	f042 0210 	orr.w	r2, r2, #16
 8000a7a:	b292      	uxth	r2, r2
 8000a7c:	831a      	strh	r2, [r3, #24]

	// set anode lines high
	GPIOC->BSRRL |= (1ul << 2); //set DIGIT1 anode (PC2) high
 8000a7e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a82:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000a86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a8a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000a8e:	8b12      	ldrh	r2, [r2, #24]
 8000a90:	f042 0204 	orr.w	r2, r2, #4
 8000a94:	b292      	uxth	r2, r2
 8000a96:	831a      	strh	r2, [r3, #24]
	GPIOA->BSRRL |= (1ul << 1); //set DIGIT2 anode (PA1) high
 8000a98:	f04f 0300 	mov.w	r3, #0
 8000a9c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000aa0:	f04f 0200 	mov.w	r2, #0
 8000aa4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000aa8:	8b12      	ldrh	r2, [r2, #24]
 8000aaa:	f042 0202 	orr.w	r2, r2, #2
 8000aae:	b292      	uxth	r2, r2
 8000ab0:	831a      	strh	r2, [r3, #24]
	GPIOC->BSRRL |= (1ul << 4); //set DIGIT3 anode (PC4) high
 8000ab2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ab6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000aba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000abe:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000ac2:	8b12      	ldrh	r2, [r2, #24]
 8000ac4:	f042 0210 	orr.w	r2, r2, #16
 8000ac8:	b292      	uxth	r2, r2
 8000aca:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 1); //set DIGIT4 anode (PB1) high
 8000acc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ad0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000ad4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ad8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000adc:	8b12      	ldrh	r2, [r2, #24]
 8000ade:	f042 0202 	orr.w	r2, r2, #2
 8000ae2:	b292      	uxth	r2, r2
 8000ae4:	831a      	strh	r2, [r3, #24]
	GPIOC->BSRRL |= (1ul << 5); //set COLON  anode (PC5) high
 8000ae6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000aea:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000aee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000af2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000af6:	8b12      	ldrh	r2, [r2, #24]
 8000af8:	f042 0220 	orr.w	r2, r2, #32
 8000afc:	b292      	uxth	r2, r2
 8000afe:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 8000b00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b04:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b0c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000b10:	8b12      	ldrh	r2, [r2, #24]
 8000b12:	f042 0201 	orr.w	r2, r2, #1
 8000b16:	b292      	uxth	r2, r2
 8000b18:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high
 8000b1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b26:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000b2a:	8b12      	ldrh	r2, [r2, #24]
 8000b2c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000b30:	b292      	uxth	r2, r2
 8000b32:	831a      	strh	r2, [r3, #24]
	
	// clock the anode driver
	GPIOC->BSRRH |= (1ul << 11); //set AN_CLK (PC11) low
 8000b34:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b38:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b40:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000b44:	8b52      	ldrh	r2, [r2, #26]
 8000b46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000b4a:	b292      	uxth	r2, r2
 8000b4c:	835a      	strh	r2, [r3, #26]
	GPIOC->BSRRL |= (1ul << 11); //set AN_CLK (PC11) high
 8000b4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b52:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b5a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000b5e:	8b12      	ldrh	r2, [r2, #24]
 8000b60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000b64:	b292      	uxth	r2, r2
 8000b66:	831a      	strh	r2, [r3, #24]
	
	// enable anode driver
	GPIOB->BSRRH |= (1ul << 4); //set AN_EN (PB4) low b/c active low
 8000b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b74:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000b78:	8b52      	ldrh	r2, [r2, #26]
 8000b7a:	f042 0210 	orr.w	r2, r2, #16
 8000b7e:	b292      	uxth	r2, r2
 8000b80:	835a      	strh	r2, [r3, #26]
	
}
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr

08000b88 <LED_Init>:

/*----------------------------------------------------------------------------
  initialize LED Pins
 *----------------------------------------------------------------------------*/
void LED_Init (void) {
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0

  RCC->AHB1ENR  |= ((1UL <<  3) );         /* Enable GPIOD clock                */
 8000b8c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000b90:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000b94:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000b98:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000b9c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000b9e:	f042 0208 	orr.w	r2, r2, #8
 8000ba2:	631a      	str	r2, [r3, #48]	; 0x30

  GPIOD->MODER    &= ~((3UL << 2*12) |
 8000ba4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ba8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000bac:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000bb0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000bb4:	6812      	ldr	r2, [r2, #0]
 8000bb6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8000bba:	601a      	str	r2, [r3, #0]
                       (3UL << 2*13) |
                       (3UL << 2*14) |
                       (3UL << 2*15)  );   /* PD.12..15 is output               */
  GPIOD->MODER    |=  ((1UL << 2*12) |
 8000bbc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000bc0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000bc4:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000bc8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000bcc:	6812      	ldr	r2, [r2, #0]
 8000bce:	f042 42aa 	orr.w	r2, r2, #1426063360	; 0x55000000
 8000bd2:	601a      	str	r2, [r3, #0]
                       (1UL << 2*13) | 
                       (1UL << 2*14) | 
                       (1UL << 2*15)  ); 
  GPIOD->OTYPER   &= ~((1UL <<   12) |
 8000bd4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000bd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000bdc:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000be0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000be4:	6852      	ldr	r2, [r2, #4]
 8000be6:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 8000bea:	605a      	str	r2, [r3, #4]
                       (1UL <<   13) |
                       (1UL <<   14) |
                       (1UL <<   15)  );   /* PD.12..15 is output Push-Pull     */
  GPIOD->OSPEEDR  &= ~((3UL << 2*12) |
 8000bec:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000bf0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000bf4:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000bf8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000bfc:	6892      	ldr	r2, [r2, #8]
 8000bfe:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8000c02:	609a      	str	r2, [r3, #8]
                       (3UL << 2*13) |
                       (3UL << 2*14) |
                       (3UL << 2*15)  );   /* PD.12..15 is 50MHz Fast Speed     */
  GPIOD->OSPEEDR  |=  ((2UL << 2*12) |
 8000c04:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c08:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000c0c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000c10:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000c14:	6892      	ldr	r2, [r2, #8]
 8000c16:	f042 422a 	orr.w	r2, r2, #2852126720	; 0xaa000000
 8000c1a:	609a      	str	r2, [r3, #8]
                       (2UL << 2*13) | 
                       (2UL << 2*14) | 
                       (2UL << 2*15)  ); 
  GPIOD->PUPDR    &= ~((3UL << 2*12) |
 8000c1c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c20:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000c24:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000c28:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000c2c:	68d2      	ldr	r2, [r2, #12]
 8000c2e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8000c32:	60da      	str	r2, [r3, #12]
                       (3UL << 2*13) |
                       (3UL << 2*14) |
                       (3UL << 2*15)  );   /* PD.12..15 is Pull up              */
  GPIOD->PUPDR    |=  ((1UL << 2*12) |
 8000c34:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c38:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000c3c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000c40:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000c44:	68d2      	ldr	r2, [r2, #12]
 8000c46:	f042 42aa 	orr.w	r2, r2, #1426063360	; 0x55000000
 8000c4a:	60da      	str	r2, [r3, #12]
                       (1UL << 2*13) | 
                       (1UL << 2*14) | 
                       (1UL << 2*15)  ); 
}
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bc80      	pop	{r7}
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <LED_On>:

/*----------------------------------------------------------------------------
  Function that turns on requested LED
 *----------------------------------------------------------------------------*/
void LED_On (unsigned int num) {
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]

  if (num < LED_NUM) {
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d80c      	bhi.n	8000c7c <LED_On+0x28>
    GPIOD->BSRRL = led_mask[num];
 8000c62:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c66:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000c6a:	f243 0270 	movw	r2, #12400	; 0x3070
 8000c6e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000c72:	6879      	ldr	r1, [r7, #4]
 8000c74:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8000c78:	b292      	uxth	r2, r2
 8000c7a:	831a      	strh	r2, [r3, #24]
  }
}
 8000c7c:	f107 070c 	add.w	r7, r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bc80      	pop	{r7}
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <LED_Off>:

/*----------------------------------------------------------------------------
  Function that turns off requested LED
 *----------------------------------------------------------------------------*/
void LED_Off (unsigned int num) {
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]

  if (num < LED_NUM) {
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2b03      	cmp	r3, #3
 8000c94:	d80c      	bhi.n	8000cb0 <LED_Off+0x28>
    GPIOD->BSRRH = led_mask[num];
 8000c96:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000c9e:	f243 0270 	movw	r2, #12400	; 0x3070
 8000ca2:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000ca6:	6879      	ldr	r1, [r7, #4]
 8000ca8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8000cac:	b292      	uxth	r2, r2
 8000cae:	835a      	strh	r2, [r3, #26]
  }
}
 8000cb0:	f107 070c 	add.w	r7, r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bc80      	pop	{r7}
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop

08000cbc <LED_Out>:

/*----------------------------------------------------------------------------
  Function that outputs value to LEDs
 *----------------------------------------------------------------------------*/
void LED_Out(unsigned int value) {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < LED_NUM; i++) {
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	60fb      	str	r3, [r7, #12]
 8000cca:	e016      	b.n	8000cfa <LED_Out+0x3e>
    if (value & (1<<i)) {
 8000ccc:	f04f 0201 	mov.w	r2, #1
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4013      	ands	r3, r2
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d004      	beq.n	8000cea <LED_Out+0x2e>
      LED_On (i);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff ffb6 	bl	8000c54 <LED_On>
 8000ce8:	e003      	b.n	8000cf2 <LED_Out+0x36>
    } else {
      LED_Off(i);
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff ffcb 	bl	8000c88 <LED_Off>
  Function that outputs value to LEDs
 *----------------------------------------------------------------------------*/
void LED_Out(unsigned int value) {
  int i;

  for (i = 0; i < LED_NUM; i++) {
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	f103 0301 	add.w	r3, r3, #1
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	2b03      	cmp	r3, #3
 8000cfe:	dde5      	ble.n	8000ccc <LED_Out+0x10>
      LED_On (i);
    } else {
      LED_Off(i);
    }
  }
}
 8000d00:	f107 0710 	add.w	r7, r7, #16
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <SystemCoreClockUpdate>:
#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysTick CALIB: TENMS Mask */

/*@} end of group CMSIS_SysTick */

void SystemCoreClockUpdate(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b087      	sub	sp, #28
 8000d0c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000d0e:	f04f 0300 	mov.w	r3, #0
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	617b      	str	r3, [r7, #20]
 8000d1a:	f04f 0302 	mov.w	r3, #2
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	f04f 0300 	mov.w	r3, #0
 8000d24:	60bb      	str	r3, [r7, #8]
 8000d26:	f04f 0302 	mov.w	r3, #2
 8000d2a:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000d2c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000d30:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	f003 030c 	and.w	r3, r3, #12
 8000d3a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	2b04      	cmp	r3, #4
 8000d40:	d00d      	beq.n	8000d5e <SystemCoreClockUpdate+0x56>
 8000d42:	2b08      	cmp	r3, #8
 8000d44:	d015      	beq.n	8000d72 <SystemCoreClockUpdate+0x6a>
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d169      	bne.n	8000e1e <SystemCoreClockUpdate+0x116>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000d4a:	f240 23e0 	movw	r3, #736	; 0x2e0
 8000d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d52:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8000d56:	f2c0 02f4 	movt	r2, #244	; 0xf4
 8000d5a:	601a      	str	r2, [r3, #0]
      break;
 8000d5c:	e069      	b.n	8000e32 <SystemCoreClockUpdate+0x12a>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000d5e:	f240 23e0 	movw	r3, #736	; 0x2e0
 8000d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d66:	f647 0240 	movw	r2, #30784	; 0x7840
 8000d6a:	f2c0 127d 	movt	r2, #381	; 0x17d
 8000d6e:	601a      	str	r2, [r3, #0]
      break;
 8000d70:	e05f      	b.n	8000e32 <SystemCoreClockUpdate+0x12a>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000d72:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000d76:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d80:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8000d84:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000d86:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000d8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d94:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d014      	beq.n	8000dc6 <SystemCoreClockUpdate+0xbe>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000d9c:	f647 0340 	movw	r3, #30784	; 0x7840
 8000da0:	f2c0 137d 	movt	r3, #381	; 0x17d
 8000da4:	687a      	ldr	r2, [r7, #4]
 8000da6:	fbb3 f2f2 	udiv	r2, r3, r2
 8000daa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000dae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000db2:	6859      	ldr	r1, [r3, #4]
 8000db4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000db8:	400b      	ands	r3, r1
 8000dba:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8000dbe:	fb03 f302 	mul.w	r3, r3, r2
 8000dc2:	617b      	str	r3, [r7, #20]
 8000dc4:	e013      	b.n	8000dee <SystemCoreClockUpdate+0xe6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000dc6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000dca:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	fbb3 f2f2 	udiv	r2, r3, r2
 8000dd4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000dd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000ddc:	6859      	ldr	r1, [r3, #4]
 8000dde:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000de2:	400b      	ands	r3, r1
 8000de4:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8000de8:	fb03 f302 	mul.w	r3, r3, r2
 8000dec:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000dee:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000df2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000dfc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000e00:	f103 0301 	add.w	r3, r3, #1
 8000e04:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000e08:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000e0a:	697a      	ldr	r2, [r7, #20]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e12:	f240 23e0 	movw	r3, #736	; 0x2e0
 8000e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e1a:	601a      	str	r2, [r3, #0]
      break;
 8000e1c:	e009      	b.n	8000e32 <SystemCoreClockUpdate+0x12a>
    default:
      SystemCoreClock = HSI_VALUE;
 8000e1e:	f240 23e0 	movw	r3, #736	; 0x2e0
 8000e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e26:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8000e2a:	f2c0 02f4 	movt	r2, #244	; 0xf4
 8000e2e:	601a      	str	r2, [r3, #0]
      break;
 8000e30:	bf00      	nop
  }
}
 8000e32:	f107 071c 	add.w	r7, r7, #28
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bc80      	pop	{r7}
 8000e3a:	4770      	bx	lr

08000e3c <NVIC_SetPriority>:
 

//__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
static inline void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	6039      	str	r1, [r7, #0]
 8000e46:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	da10      	bge.n	8000e72 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000e50:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000e54:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e58:	79fa      	ldrb	r2, [r7, #7]
 8000e5a:	f002 020f 	and.w	r2, r2, #15
 8000e5e:	f1a2 0104 	sub.w	r1, r2, #4
 8000e62:	683a      	ldr	r2, [r7, #0]
 8000e64:	b2d2      	uxtb	r2, r2
 8000e66:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8000e6a:	b2d2      	uxtb	r2, r2
 8000e6c:	185b      	adds	r3, r3, r1
 8000e6e:	761a      	strb	r2, [r3, #24]
 8000e70:	e00d      	b.n	8000e8e <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000e72:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000e76:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e7a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8000e7e:	683a      	ldr	r2, [r7, #0]
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8000e86:	b2d2      	uxtb	r2, r2
 8000e88:	185b      	adds	r3, r3, r1
 8000e8a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e8e:	f107 070c 	add.w	r7, r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr

08000e98 <SysTick_Config>:
 
 //__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) - change to gcc 'static inline' convention
static inline uint32_t SysTick_Config(uint32_t ticks)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f103 32ff 	add.w	r2, r3, #4294967295
 8000ea6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	d902      	bls.n	8000eb4 <SysTick_Config+0x1c>
 8000eae:	f04f 0301 	mov.w	r3, #1
 8000eb2:	e01d      	b.n	8000ef0 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8000eb4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000eb8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	f102 32ff 	add.w	r2, r2, #4294967295
 8000ec2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8000ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec8:	f04f 010f 	mov.w	r1, #15
 8000ecc:	f7ff ffb6 	bl	8000e3c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000ed0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ed4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ed8:	f04f 0200 	mov.w	r2, #0
 8000edc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ede:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ee2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ee6:	f04f 0207 	mov.w	r2, #7
 8000eea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000eec:	f04f 0300 	mov.w	r3, #0
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f107 0708 	add.w	r7, r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop

08000efc <SysTick_Handler>:

volatile uint32_t msTicks;                      /* counts 1ms timeTicks       */
/*----------------------------------------------------------------------------
  SysTick_Handler
 *----------------------------------------------------------------------------*/
void SysTick_Handler(void) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	//RUN EVERY 1 ms
  msTicks++; //need this for Delay()
 8000f00:	f240 23e8 	movw	r3, #744	; 0x2e8
 8000f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f103 0201 	add.w	r2, r3, #1
 8000f0e:	f240 23e8 	movw	r3, #744	; 0x2e8
 8000f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f16:	601a      	str	r2, [r3, #0]
	seg7_handler();
 8000f18:	f000 fda6 	bl	8001a68 <seg7_handler>
	
	//RUN EVERY 20 ms
	if (SAMPLE_COUNTER < 20) {
 8000f1c:	f240 1354 	movw	r3, #340	; 0x154
 8000f20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2b13      	cmp	r3, #19
 8000f28:	dc0c      	bgt.n	8000f44 <SysTick_Handler+0x48>
		SAMPLE_COUNTER++;
 8000f2a:	f240 1354 	movw	r3, #340	; 0x154
 8000f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f103 0201 	add.w	r2, r3, #1
 8000f38:	f240 1354 	movw	r3, #340	; 0x154
 8000f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	e00e      	b.n	8000f62 <SysTick_Handler+0x66>
	}
	else {
		switch_cluster_handler();
 8000f44:	f000 faac 	bl	80014a0 <switch_cluster_handler>
		switch_queue_handler();
 8000f48:	f000 f8be 	bl	80010c8 <switch_queue_handler>
		switch_edge_handler();
 8000f4c:	f000 f80a 	bl	8000f64 <switch_edge_handler>
		mode_handler();
 8000f50:	f000 f902 	bl	8001158 <mode_handler>
		
		SAMPLE_COUNTER = 0;
 8000f54:	f240 1354 	movw	r3, #340	; 0x154
 8000f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f5c:	f04f 0200 	mov.w	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
	}
}
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <switch_edge_handler>:

/*----------------------------------------------------------------------------
  switch_edge_handler function
 *----------------------------------------------------------------------------*/
switch_edge_handler() {
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
	//Reset edges
	SW_POS_EDGE = 0x0;
 8000f6a:	f240 13ac 	movw	r3, #428	; 0x1ac
 8000f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f72:	f04f 0200 	mov.w	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
	SW_NEG_EDGE = 0x0;
 8000f78:	f240 13b0 	movw	r3, #432	; 0x1b0
 8000f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f80:	f04f 0200 	mov.w	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
	
	int i;
	for (i=0; i<13; i++) {
 8000f86:	f04f 0300 	mov.w	r3, #0
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	e092      	b.n	80010b4 <switch_edge_handler+0x150>
		//Check edges then update egdes and state
		if (((SWITCHES & (0x1ul<<i))>>i) & !((SW_STATE & (0x1ul<<i))>>i)) { //sw=1, state=0
 8000f8e:	f04f 0201 	mov.w	r2, #1
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	fa02 f203 	lsl.w	r2, r2, r3
 8000f98:	f240 1350 	movw	r3, #336	; 0x150
 8000f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	401a      	ands	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	fa22 f203 	lsr.w	r2, r2, r3
 8000faa:	f04f 0101 	mov.w	r1, #1
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000fb4:	f240 13b4 	movw	r3, #436	; 0x1b4
 8000fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4019      	ands	r1, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	fa21 f303 	lsr.w	r3, r1, r3
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	bf14      	ite	ne
 8000fca:	2300      	movne	r3, #0
 8000fcc:	2301      	moveq	r3, #1
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d021      	beq.n	800101a <switch_edge_handler+0xb6>
				//positive edge
				SW_POS_EDGE |= (0x1ul<<i);
 8000fd6:	f04f 0201 	mov.w	r2, #1
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	fa02 f203 	lsl.w	r2, r2, r3
 8000fe0:	f240 13ac 	movw	r3, #428	; 0x1ac
 8000fe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	461a      	mov	r2, r3
 8000fee:	f240 13ac 	movw	r3, #428	; 0x1ac
 8000ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ff6:	601a      	str	r2, [r3, #0]
				//high state
				SW_STATE |= (0x1ul<<i); //set
 8000ff8:	f04f 0201 	mov.w	r2, #1
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	fa02 f203 	lsl.w	r2, r2, r3
 8001002:	f240 13b4 	movw	r3, #436	; 0x1b4
 8001006:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4313      	orrs	r3, r2
 800100e:	461a      	mov	r2, r3
 8001010:	f240 13b4 	movw	r3, #436	; 0x1b4
 8001014:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001018:	601a      	str	r2, [r3, #0]
		}
		if (!((SWITCHES & (0x1ul<<i))>>i) & ((SW_STATE & (0x1ul<<i))>>i)) { //sw=0, state=1
 800101a:	f04f 0201 	mov.w	r2, #1
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	fa02 f203 	lsl.w	r2, r2, r3
 8001024:	f240 1350 	movw	r3, #336	; 0x150
 8001028:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	401a      	ands	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	fa22 f303 	lsr.w	r3, r2, r3
 8001036:	2b00      	cmp	r3, #0
 8001038:	bf14      	ite	ne
 800103a:	2300      	movne	r3, #0
 800103c:	2301      	moveq	r3, #1
 800103e:	b2db      	uxtb	r3, r3
 8001040:	461a      	mov	r2, r3
 8001042:	f04f 0101 	mov.w	r1, #1
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	fa01 f103 	lsl.w	r1, r1, r3
 800104c:	f240 13b4 	movw	r3, #436	; 0x1b4
 8001050:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4019      	ands	r1, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	fa21 f303 	lsr.w	r3, r1, r3
 800105e:	4013      	ands	r3, r2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d023      	beq.n	80010ac <switch_edge_handler+0x148>
				//negative edge
				SW_NEG_EDGE |= (0x1ul<<i);
 8001064:	f04f 0201 	mov.w	r2, #1
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	fa02 f203 	lsl.w	r2, r2, r3
 800106e:	f240 13b0 	movw	r3, #432	; 0x1b0
 8001072:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4313      	orrs	r3, r2
 800107a:	461a      	mov	r2, r3
 800107c:	f240 13b0 	movw	r3, #432	; 0x1b0
 8001080:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001084:	601a      	str	r2, [r3, #0]
				//low state
				SW_STATE &= ~(0x1ul<<i); //reset
 8001086:	f04f 0201 	mov.w	r2, #1
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	ea6f 0203 	mvn.w	r2, r3
 8001094:	f240 13b4 	movw	r3, #436	; 0x1b4
 8001098:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4013      	ands	r3, r2
 80010a0:	461a      	mov	r2, r3
 80010a2:	f240 13b4 	movw	r3, #436	; 0x1b4
 80010a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010aa:	601a      	str	r2, [r3, #0]
	//Reset edges
	SW_POS_EDGE = 0x0;
	SW_NEG_EDGE = 0x0;
	
	int i;
	for (i=0; i<13; i++) {
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f103 0301 	add.w	r3, r3, #1
 80010b2:	607b      	str	r3, [r7, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b0c      	cmp	r3, #12
 80010b8:	f77f af69 	ble.w	8000f8e <switch_edge_handler+0x2a>
				SW_NEG_EDGE |= (0x1ul<<i);
				//low state
				SW_STATE &= ~(0x1ul<<i); //reset
		}
	}
}
 80010bc:	4618      	mov	r0, r3
 80010be:	f107 070c 	add.w	r7, r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bc80      	pop	{r7}
 80010c6:	4770      	bx	lr

080010c8 <switch_queue_handler>:

/*----------------------------------------------------------------------------
  switch_queue_handler function
	NOTE: QUEUE[0] = newest item in queue
 *----------------------------------------------------------------------------*/
void switch_queue_handler() { //build the switch queue
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
	if (QUEUE_COUNTER < QUEUE_SIZE) {
 80010ce:	f240 13a8 	movw	r3, #424	; 0x1a8
 80010d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2b13      	cmp	r3, #19
 80010da:	dc31      	bgt.n	8001140 <switch_queue_handler+0x78>
		int i;
		for (i=QUEUE_SIZE; i>0; i--) { //shift all items in queue to the left by 1
 80010dc:	f04f 0314 	mov.w	r3, #20
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	e013      	b.n	800110c <switch_queue_handler+0x44>
			SW_QUEUE[i] = SW_QUEUE[i-1];
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f103 32ff 	add.w	r2, r3, #4294967295
 80010ea:	f240 1358 	movw	r3, #344	; 0x158
 80010ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010f2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80010f6:	f240 1358 	movw	r3, #344	; 0x158
 80010fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	NOTE: QUEUE[0] = newest item in queue
 *----------------------------------------------------------------------------*/
void switch_queue_handler() { //build the switch queue
	if (QUEUE_COUNTER < QUEUE_SIZE) {
		int i;
		for (i=QUEUE_SIZE; i>0; i--) { //shift all items in queue to the left by 1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f103 33ff 	add.w	r3, r3, #4294967295
 800110a:	607b      	str	r3, [r7, #4]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2b00      	cmp	r3, #0
 8001110:	dce8      	bgt.n	80010e4 <switch_queue_handler+0x1c>
			SW_QUEUE[i] = SW_QUEUE[i-1];
		}
		SW_QUEUE[0] = SWITCHES;//store new item
 8001112:	f240 1350 	movw	r3, #336	; 0x150
 8001116:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	f240 1358 	movw	r3, #344	; 0x158
 8001120:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001124:	601a      	str	r2, [r3, #0]
		
		QUEUE_COUNTER++;
 8001126:	f240 13a8 	movw	r3, #424	; 0x1a8
 800112a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f103 0201 	add.w	r2, r3, #1
 8001134:	f240 13a8 	movw	r3, #424	; 0x1a8
 8001138:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	e006      	b.n	800114e <switch_queue_handler+0x86>
	}
	else {
		QUEUE_COUNTER = 0; //reset switch counter
 8001140:	f240 13a8 	movw	r3, #424	; 0x1a8
 8001144:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001148:	f04f 0200 	mov.w	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
	}
}
 800114e:	f107 070c 	add.w	r7, r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr

08001158 <mode_handler>:

/*----------------------------------------------------------------------------
  mode_handler function
 *----------------------------------------------------------------------------*/
void mode_handler() {
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
	switch(MODE){
 800115c:	f240 13c0 	movw	r3, #448	; 0x1c0
 8001160:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d029      	beq.n	80011be <mode_handler+0x66>
 800116a:	2b02      	cmp	r3, #2
 800116c:	d02a      	beq.n	80011c4 <mode_handler+0x6c>
 800116e:	2b00      	cmp	r3, #0
 8001170:	d12d      	bne.n	80011ce <mode_handler+0x76>
		case 0: //INIT_MODE
			if ((SWITCHES >> 8)&(0x1L)) { //if SW9 is pressed
 8001172:	f240 1350 	movw	r3, #336	; 0x150
 8001176:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	ea4f 2323 	mov.w	r3, r3, asr #8
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	2b00      	cmp	r3, #0
 8001186:	d007      	beq.n	8001198 <mode_handler+0x40>
				MODE = FREQ_MODE;
 8001188:	f240 13c0 	movw	r3, #448	; 0x1c0
 800118c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001190:	f04f 0201 	mov.w	r2, #1
 8001194:	601a      	str	r2, [r3, #0]
			}
			else if ((SWITCHES >> 9)&(0x1L)) { //if SW10 is pressed
				MODE = TEST_MODE;
			}
			break;
 8001196:	e019      	b.n	80011cc <mode_handler+0x74>
	switch(MODE){
		case 0: //INIT_MODE
			if ((SWITCHES >> 8)&(0x1L)) { //if SW9 is pressed
				MODE = FREQ_MODE;
			}
			else if ((SWITCHES >> 9)&(0x1L)) { //if SW10 is pressed
 8001198:	f240 1350 	movw	r3, #336	; 0x150
 800119c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	ea4f 2363 	mov.w	r3, r3, asr #9
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d00e      	beq.n	80011cc <mode_handler+0x74>
				MODE = TEST_MODE;
 80011ae:	f240 13c0 	movw	r3, #448	; 0x1c0
 80011b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011b6:	f04f 0202 	mov.w	r2, #2
 80011ba:	601a      	str	r2, [r3, #0]
			}
			break;
 80011bc:	e006      	b.n	80011cc <mode_handler+0x74>
		case 1: //FREQ_MODE
			freq_mode_handler();
 80011be:	f000 f807 	bl	80011d0 <freq_mode_handler>
			break;
 80011c2:	e004      	b.n	80011ce <mode_handler+0x76>
		case 2: //TEST_MODE
			test_mode_handler();
 80011c4:	f000 f8e4 	bl	8001390 <test_mode_handler>
			break;
 80011c8:	bf00      	nop
 80011ca:	e000      	b.n	80011ce <mode_handler+0x76>
				MODE = FREQ_MODE;
			}
			else if ((SWITCHES >> 9)&(0x1L)) { //if SW10 is pressed
				MODE = TEST_MODE;
			}
			break;
 80011cc:	bf00      	nop
			break;
		case 2: //TEST_MODE
			test_mode_handler();
			break;
	}
}
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <freq_mode_handler>:

/*----------------------------------------------------------------------------
  freq_mode_handler function
 *----------------------------------------------------------------------------*/
void freq_mode_handler() {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
	display_frequency();
 80011d4:	f000 f862 	bl	800129c <display_frequency>
	if ((SWITCHES >> 9)&(0x1L)) { //if SW10 is pressed
 80011d8:	f240 1350 	movw	r3, #336	; 0x150
 80011dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	ea4f 2363 	mov.w	r3, r3, asr #9
 80011e6:	f003 0301 	and.w	r3, r3, #1
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d006      	beq.n	80011fc <freq_mode_handler+0x2c>
		MODE = TEST_MODE;
 80011ee:	f240 13c0 	movw	r3, #448	; 0x1c0
 80011f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011f6:	f04f 0202 	mov.w	r2, #2
 80011fa:	601a      	str	r2, [r3, #0]
	}	
	if ((SWITCHES & 0x1L) & (FREQ_VAL <= 7000)) { //SW1
 80011fc:	f240 1350 	movw	r3, #336	; 0x150
 8001200:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	b2da      	uxtb	r2, r3
 8001210:	f240 0330 	movw	r3, #48	; 0x30
 8001214:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001218:	6819      	ldr	r1, [r3, #0]
 800121a:	f641 3358 	movw	r3, #7000	; 0x1b58
 800121e:	4299      	cmp	r1, r3
 8001220:	bfcc      	ite	gt
 8001222:	2300      	movgt	r3, #0
 8001224:	2301      	movle	r3, #1
 8001226:	b2db      	uxtb	r3, r3
 8001228:	4013      	ands	r3, r2
 800122a:	b2db      	uxtb	r3, r3
 800122c:	2b00      	cmp	r3, #0
 800122e:	d00b      	beq.n	8001248 <freq_mode_handler+0x78>
		FREQ_VAL += 1000;
 8001230:	f240 0330 	movw	r3, #48	; 0x30
 8001234:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 800123e:	f240 0330 	movw	r3, #48	; 0x30
 8001242:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001246:	601a      	str	r2, [r3, #0]
	}
	if (((SWITCHES >> 1) & 0x1L) & (FREQ_VAL >= 1125)) {
 8001248:	f240 1350 	movw	r3, #336	; 0x150
 800124c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	ea4f 0363 	mov.w	r3, r3, asr #1
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	b2da      	uxtb	r2, r3
 8001260:	f240 0330 	movw	r3, #48	; 0x30
 8001264:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001268:	6819      	ldr	r1, [r3, #0]
 800126a:	f240 4364 	movw	r3, #1124	; 0x464
 800126e:	4299      	cmp	r1, r3
 8001270:	bfd4      	ite	le
 8001272:	2300      	movle	r3, #0
 8001274:	2301      	movgt	r3, #1
 8001276:	b2db      	uxtb	r3, r3
 8001278:	4013      	ands	r3, r2
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b00      	cmp	r3, #0
 800127e:	d00b      	beq.n	8001298 <freq_mode_handler+0xc8>
		FREQ_VAL -= 1000;
 8001280:	f240 0330 	movw	r3, #48	; 0x30
 8001284:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 800128e:	f240 0330 	movw	r3, #48	; 0x30
 8001292:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001296:	601a      	str	r2, [r3, #0]
	}
}
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop

0800129c <display_frequency>:


/*----------------------------------------------------------------------------
  display_frequency function
 *----------------------------------------------------------------------------*/
void display_frequency(){
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
	//We know the frequency will be inbetween 125 and 8000
	int freq = FREQ_VAL;
 80012a2:	f240 0330 	movw	r3, #48	; 0x30
 80012a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	607b      	str	r3, [r7, #4]
	//DIGIT1
	if (freq > 999) {
 80012ae:	687a      	ldr	r2, [r7, #4]
 80012b0:	f240 33e7 	movw	r3, #999	; 0x3e7
 80012b4:	429a      	cmp	r2, r3
 80012b6:	dd1f      	ble.n	80012f8 <display_frequency+0x5c>
		SEG7_DIGIT1 = freq / 1000;
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 80012be:	f2c1 0362 	movt	r3, #4194	; 0x1062
 80012c2:	fb83 1302 	smull	r1, r3, r3, r2
 80012c6:	ea4f 11a3 	mov.w	r1, r3, asr #6
 80012ca:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80012ce:	1aca      	subs	r2, r1, r3
 80012d0:	f240 0314 	movw	r3, #20
 80012d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012d8:	601a      	str	r2, [r3, #0]
		freq -= 1000*SEG7_DIGIT1;
 80012da:	f240 0314 	movw	r3, #20
 80012de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	f64f 4318 	movw	r3, #64536	; 0xfc18
 80012e8:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80012ec:	fb03 f302 	mul.w	r3, r3, r2
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	18d3      	adds	r3, r2, r3
 80012f4:	607b      	str	r3, [r7, #4]
 80012f6:	e006      	b.n	8001306 <display_frequency+0x6a>
	}
	else {
		SEG7_DIGIT1 = 10;
 80012f8:	f240 0314 	movw	r3, #20
 80012fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001300:	f04f 020a 	mov.w	r2, #10
 8001304:	601a      	str	r2, [r3, #0]
	}
	//DIGIT2-4
	SEG7_DIGIT2 = freq / 100;
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	f248 531f 	movw	r3, #34079	; 0x851f
 800130c:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8001310:	fb83 1302 	smull	r1, r3, r3, r2
 8001314:	ea4f 1163 	mov.w	r1, r3, asr #5
 8001318:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800131c:	1aca      	subs	r2, r1, r3
 800131e:	f240 0318 	movw	r3, #24
 8001322:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001326:	601a      	str	r2, [r3, #0]
	freq -= 100*SEG7_DIGIT2;
 8001328:	f240 0318 	movw	r3, #24
 800132c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8001336:	fb02 f303 	mul.w	r3, r2, r3
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	18d3      	adds	r3, r2, r3
 800133e:	607b      	str	r3, [r7, #4]
	SEG7_DIGIT3 = freq / 10;
 8001340:	687a      	ldr	r2, [r7, #4]
 8001342:	f246 6367 	movw	r3, #26215	; 0x6667
 8001346:	f2c6 6366 	movt	r3, #26214	; 0x6666
 800134a:	fb83 1302 	smull	r1, r3, r3, r2
 800134e:	ea4f 01a3 	mov.w	r1, r3, asr #2
 8001352:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001356:	1aca      	subs	r2, r1, r3
 8001358:	f240 031c 	movw	r3, #28
 800135c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001360:	601a      	str	r2, [r3, #0]
	freq -= 10*SEG7_DIGIT3;
 8001362:	f240 031c 	movw	r3, #28
 8001366:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f06f 0209 	mvn.w	r2, #9
 8001370:	fb02 f303 	mul.w	r3, r2, r3
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	18d3      	adds	r3, r2, r3
 8001378:	607b      	str	r3, [r7, #4]
	SEG7_DIGIT4 = freq;
 800137a:	f240 0320 	movw	r3, #32
 800137e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	601a      	str	r2, [r3, #0]
}
 8001386:	f107 070c 	add.w	r7, r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr

08001390 <test_mode_handler>:
/*----------------------------------------------------------------------------
  test_mode_handler function
 *----------------------------------------------------------------------------*/
void test_mode_handler() {
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  display_intensity();
 8001394:	f000 f814 	bl	80013c0 <display_intensity>
	if ((SWITCHES >> 8)&(0x1L)) { //if SW9 is pressed
 8001398:	f240 1350 	movw	r3, #336	; 0x150
 800139c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	ea4f 2323 	mov.w	r3, r3, asr #8
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d006      	beq.n	80013bc <test_mode_handler+0x2c>
		MODE = FREQ_MODE;
 80013ae:	f240 13c0 	movw	r3, #448	; 0x1c0
 80013b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013b6:	f04f 0201 	mov.w	r2, #1
 80013ba:	601a      	str	r2, [r3, #0]
	}	
}
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop

080013c0 <display_intensity>:

/*----------------------------------------------------------------------------
  display_intensity function
 *----------------------------------------------------------------------------*/
void display_intensity() {
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
	int val = TEST_VAL;
 80013c6:	f240 0334 	movw	r3, #52	; 0x34
 80013ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	607b      	str	r3, [r7, #4]
	//DIGIT1
	SEG7_DIGIT1 = 10; //off
 80013d2:	f240 0314 	movw	r3, #20
 80013d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013da:	f04f 020a 	mov.w	r2, #10
 80013de:	601a      	str	r2, [r3, #0]
	//DIGIT2
	if (val < 0) {
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	da0b      	bge.n	80013fe <display_intensity+0x3e>
		SEG7_DIGIT2 = 17; //'-'
 80013e6:	f240 0318 	movw	r3, #24
 80013ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013ee:	f04f 0211 	mov.w	r2, #17
 80013f2:	601a      	str	r2, [r3, #0]
		val *= -1;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f1c3 0300 	rsb	r3, r3, #0
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	e027      	b.n	800144e <display_intensity+0x8e>
	}
	else if (val < 100){
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b63      	cmp	r3, #99	; 0x63
 8001402:	dc07      	bgt.n	8001414 <display_intensity+0x54>
		SEG7_DIGIT2 = 10; //off
 8001404:	f240 0318 	movw	r3, #24
 8001408:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800140c:	f04f 020a 	mov.w	r2, #10
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	e01c      	b.n	800144e <display_intensity+0x8e>
	}
	else {
		SEG7_DIGIT2 = val / 100;
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	f248 531f 	movw	r3, #34079	; 0x851f
 800141a:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 800141e:	fb83 1302 	smull	r1, r3, r3, r2
 8001422:	ea4f 1163 	mov.w	r1, r3, asr #5
 8001426:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800142a:	1aca      	subs	r2, r1, r3
 800142c:	f240 0318 	movw	r3, #24
 8001430:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001434:	601a      	str	r2, [r3, #0]
		val -= 100*SEG7_DIGIT2;
 8001436:	f240 0318 	movw	r3, #24
 800143a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8001444:	fb02 f303 	mul.w	r3, r2, r3
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	18d3      	adds	r3, r2, r3
 800144c:	607b      	str	r3, [r7, #4]
	}
	//DIGIT3,4
	SEG7_DIGIT3 = val / 10;
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	f246 6367 	movw	r3, #26215	; 0x6667
 8001454:	f2c6 6366 	movt	r3, #26214	; 0x6666
 8001458:	fb83 1302 	smull	r1, r3, r3, r2
 800145c:	ea4f 01a3 	mov.w	r1, r3, asr #2
 8001460:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001464:	1aca      	subs	r2, r1, r3
 8001466:	f240 031c 	movw	r3, #28
 800146a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800146e:	601a      	str	r2, [r3, #0]
	val -= 10*SEG7_DIGIT3;
 8001470:	f240 031c 	movw	r3, #28
 8001474:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f06f 0209 	mvn.w	r2, #9
 800147e:	fb02 f303 	mul.w	r3, r2, r3
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	18d3      	adds	r3, r2, r3
 8001486:	607b      	str	r3, [r7, #4]
	SEG7_DIGIT4 = val;
 8001488:	f240 0320 	movw	r3, #32
 800148c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	601a      	str	r2, [r3, #0]
}
 8001494:	f107 070c 	add.w	r7, r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	bc80      	pop	{r7}
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop

080014a0 <switch_cluster_handler>:

/*----------------------------------------------------------------------------
  switch_cluster_handler function
 *----------------------------------------------------------------------------*/
void switch_cluster_handler() {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
	switch_handler(1);
 80014a4:	f04f 0001 	mov.w	r0, #1
 80014a8:	f000 f81a 	bl	80014e0 <switch_handler>
	switch_handler(3);
 80014ac:	f04f 0003 	mov.w	r0, #3
 80014b0:	f000 f816 	bl	80014e0 <switch_handler>
	switch_handler(5);
 80014b4:	f04f 0005 	mov.w	r0, #5
 80014b8:	f000 f812 	bl	80014e0 <switch_handler>
	switch_handler(7);
 80014bc:	f04f 0007 	mov.w	r0, #7
 80014c0:	f000 f80e 	bl	80014e0 <switch_handler>
	switch_handler(9);
 80014c4:	f04f 0009 	mov.w	r0, #9
 80014c8:	f000 f80a 	bl	80014e0 <switch_handler>
	switch_handler(11);
 80014cc:	f04f 000b 	mov.w	r0, #11
 80014d0:	f000 f806 	bl	80014e0 <switch_handler>
	switch_handler(13);
 80014d4:	f04f 000d 	mov.w	r0, #13
 80014d8:	f000 f802 	bl	80014e0 <switch_handler>
}
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop

080014e0 <switch_handler>:

/*----------------------------------------------------------------------------
  switch_handler function
 *----------------------------------------------------------------------------*/
void switch_handler(int sw_set) {
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	//initialize (disable) anode lines to prevent flicker in seven segment
	GPIOC->BSRRL |= (1ul << 2); //set DIGIT1 anode (PC2) high
 80014e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80014ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014f4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80014f8:	8b12      	ldrh	r2, [r2, #24]
 80014fa:	f042 0204 	orr.w	r2, r2, #4
 80014fe:	b292      	uxth	r2, r2
 8001500:	831a      	strh	r2, [r3, #24]
	GPIOA->BSRRL |= (1ul << 1); //set DIGIT2 anode (PA1) high
 8001502:	f04f 0300 	mov.w	r3, #0
 8001506:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800150a:	f04f 0200 	mov.w	r2, #0
 800150e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001512:	8b12      	ldrh	r2, [r2, #24]
 8001514:	f042 0202 	orr.w	r2, r2, #2
 8001518:	b292      	uxth	r2, r2
 800151a:	831a      	strh	r2, [r3, #24]
	GPIOC->BSRRL |= (1ul << 4); //set DIGIT3 anode (PC4) high
 800151c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001520:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001524:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001528:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800152c:	8b12      	ldrh	r2, [r2, #24]
 800152e:	f042 0210 	orr.w	r2, r2, #16
 8001532:	b292      	uxth	r2, r2
 8001534:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 1); //set DIGIT4 anode (PB1) high
 8001536:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800153a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800153e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001542:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001546:	8b12      	ldrh	r2, [r2, #24]
 8001548:	f042 0202 	orr.w	r2, r2, #2
 800154c:	b292      	uxth	r2, r2
 800154e:	831a      	strh	r2, [r3, #24]
	GPIOC->BSRRL |= (1ul << 5); //set COLON  anode (PC5) high
 8001550:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001554:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001558:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800155c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001560:	8b12      	ldrh	r2, [r2, #24]
 8001562:	f042 0220 	orr.w	r2, r2, #32
 8001566:	b292      	uxth	r2, r2
 8001568:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 800156a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800156e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001572:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001576:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800157a:	8b12      	ldrh	r2, [r2, #24]
 800157c:	f042 0201 	orr.w	r2, r2, #1
 8001580:	b292      	uxth	r2, r2
 8001582:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high	
 8001584:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001588:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800158c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001590:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001594:	8b12      	ldrh	r2, [r2, #24]
 8001596:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800159a:	b292      	uxth	r2, r2
 800159c:	831a      	strh	r2, [r3, #24]
	
	//clock anode driver
	GPIOC->BSRRH |= (1ul << 11); //set AN_CLK (PC11) low
 800159e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80015a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015aa:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80015ae:	8b52      	ldrh	r2, [r2, #26]
 80015b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015b4:	b292      	uxth	r2, r2
 80015b6:	835a      	strh	r2, [r3, #26]
	GPIOC->BSRRL |= (1ul << 11); //set AN_CLK (PC11) high
 80015b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80015bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80015c8:	8b12      	ldrh	r2, [r2, #24]
 80015ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015ce:	b292      	uxth	r2, r2
 80015d0:	831a      	strh	r2, [r3, #24]

	//enable anode driver
	GPIOB->BSRRH |= (1ul << 4); //set AN_EN (PB4) low b/c active low
 80015d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015de:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80015e2:	8b52      	ldrh	r2, [r2, #26]
 80015e4:	f042 0210 	orr.w	r2, r2, #16
 80015e8:	b292      	uxth	r2, r2
 80015ea:	835a      	strh	r2, [r3, #26]
	
	//initialize all cathode lines
	GPIOB->BSRRL |= (1ul << 5); //set SW_1-2 | CA_D | PB5 high
 80015ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015f8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80015fc:	8b12      	ldrh	r2, [r2, #24]
 80015fe:	f042 0220 	orr.w	r2, r2, #32
 8001602:	b292      	uxth	r2, r2
 8001604:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 11); //set SW_3-4 | CA_E | PB11 high
 8001606:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800160a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800160e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001612:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001616:	8b12      	ldrh	r2, [r2, #24]
 8001618:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800161c:	b292      	uxth	r2, r2
 800161e:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 0); //set SW_5-6 | CA_DP | PB0 high
 8001620:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001624:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001628:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800162c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001630:	8b12      	ldrh	r2, [r2, #24]
 8001632:	f042 0201 	orr.w	r2, r2, #1
 8001636:	b292      	uxth	r2, r2
 8001638:	831a      	strh	r2, [r3, #24]
	GPIOB->BSRRL |= (1ul << 1); //set SW_7-8 | CA_B | PB1 high
 800163a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800163e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001642:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001646:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800164a:	8b12      	ldrh	r2, [r2, #24]
 800164c:	f042 0202 	orr.w	r2, r2, #2
 8001650:	b292      	uxth	r2, r2
 8001652:	831a      	strh	r2, [r3, #24]
	GPIOC->BSRRL |= (1ul << 4); //set SW_9-10 | CA_G | PC4 high
 8001654:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001658:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800165c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001660:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001664:	8b12      	ldrh	r2, [r2, #24]
 8001666:	f042 0210 	orr.w	r2, r2, #16
 800166a:	b292      	uxth	r2, r2
 800166c:	831a      	strh	r2, [r3, #24]
	GPIOC->BSRRL |= (1ul << 5); //set SW_11-12 | CA_A | PC5 high
 800166e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001672:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001676:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800167a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800167e:	8b12      	ldrh	r2, [r2, #24]
 8001680:	f042 0220 	orr.w	r2, r2, #32
 8001684:	b292      	uxth	r2, r2
 8001686:	831a      	strh	r2, [r3, #24]
	GPIOA->BSRRL |= (1ul << 1); //set SW_13 | CA_C | PA1 high	
 8001688:	f04f 0300 	mov.w	r3, #0
 800168c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001690:	f04f 0200 	mov.w	r2, #0
 8001694:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001698:	8b12      	ldrh	r2, [r2, #24]
 800169a:	f042 0202 	orr.w	r2, r2, #2
 800169e:	b292      	uxth	r2, r2
 80016a0:	831a      	strh	r2, [r3, #24]
	
	//set switch pair cathode lines
	switch (sw_set) {
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f103 33ff 	add.w	r3, r3, #4294967295
 80016a8:	2b0c      	cmp	r3, #12
 80016aa:	d87f      	bhi.n	80017ac <switch_handler+0x2cc>
 80016ac:	a201      	add	r2, pc, #4	; (adr r2, 80016b4 <switch_handler+0x1d4>)
 80016ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b2:	bf00      	nop
 80016b4:	080016e9 	.word	0x080016e9
 80016b8:	080017ad 	.word	0x080017ad
 80016bc:	08001705 	.word	0x08001705
 80016c0:	080017ad 	.word	0x080017ad
 80016c4:	08001721 	.word	0x08001721
 80016c8:	080017ad 	.word	0x080017ad
 80016cc:	0800173d 	.word	0x0800173d
 80016d0:	080017ad 	.word	0x080017ad
 80016d4:	08001759 	.word	0x08001759
 80016d8:	080017ad 	.word	0x080017ad
 80016dc:	08001775 	.word	0x08001775
 80016e0:	080017ad 	.word	0x080017ad
 80016e4:	08001791 	.word	0x08001791
		case 1: //SW_1-2
			GPIOB->BSRRH |= (1ul << 5); //set SW_1-2 | CA_D | PB5 low
 80016e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016f4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80016f8:	8b52      	ldrh	r2, [r2, #26]
 80016fa:	f042 0220 	orr.w	r2, r2, #32
 80016fe:	b292      	uxth	r2, r2
 8001700:	835a      	strh	r2, [r3, #26]
			break;
 8001702:	e053      	b.n	80017ac <switch_handler+0x2cc>
		case 3: //SW_3-4
			GPIOB->BSRRH |= (1ul << 11); //set SW_3-4 | CA_E | PB11 low
 8001704:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001708:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800170c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001710:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001714:	8b52      	ldrh	r2, [r2, #26]
 8001716:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800171a:	b292      	uxth	r2, r2
 800171c:	835a      	strh	r2, [r3, #26]
			break;
 800171e:	e045      	b.n	80017ac <switch_handler+0x2cc>
		case 5: //SW_5-6
			GPIOB->BSRRH |= (1ul << 0); //set SW_5-6 | CA_DP | PB0 low
 8001720:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001724:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001728:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800172c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001730:	8b52      	ldrh	r2, [r2, #26]
 8001732:	f042 0201 	orr.w	r2, r2, #1
 8001736:	b292      	uxth	r2, r2
 8001738:	835a      	strh	r2, [r3, #26]
			break;
 800173a:	e037      	b.n	80017ac <switch_handler+0x2cc>
		case 7: //SW_7-8
			GPIOB->BSRRH |= (1ul << 1); //set SW_7-8 | CA_B | PB1 low
 800173c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001740:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001744:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001748:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800174c:	8b52      	ldrh	r2, [r2, #26]
 800174e:	f042 0202 	orr.w	r2, r2, #2
 8001752:	b292      	uxth	r2, r2
 8001754:	835a      	strh	r2, [r3, #26]
			break;
 8001756:	e029      	b.n	80017ac <switch_handler+0x2cc>
		case 9: //SW_9-10
			GPIOC->BSRRH |= (1ul << 4); //set SW_9-10 | CA_G | PC4 low
 8001758:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800175c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001760:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001764:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001768:	8b52      	ldrh	r2, [r2, #26]
 800176a:	f042 0210 	orr.w	r2, r2, #16
 800176e:	b292      	uxth	r2, r2
 8001770:	835a      	strh	r2, [r3, #26]
			break;
 8001772:	e01b      	b.n	80017ac <switch_handler+0x2cc>
		case 11: //SW_11-12
			GPIOC->BSRRH |= (1ul << 5); //set SW_11-12 | CA_A | PC5 low
 8001774:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001778:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800177c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001780:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001784:	8b52      	ldrh	r2, [r2, #26]
 8001786:	f042 0220 	orr.w	r2, r2, #32
 800178a:	b292      	uxth	r2, r2
 800178c:	835a      	strh	r2, [r3, #26]
			break;
 800178e:	e00d      	b.n	80017ac <switch_handler+0x2cc>
		case 13: //SW_13
			GPIOA->BSRRH |= (1ul << 1); //set SW_13 | CA_C | PA1 low	
 8001790:	f04f 0300 	mov.w	r3, #0
 8001794:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001798:	f04f 0200 	mov.w	r2, #0
 800179c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80017a0:	8b52      	ldrh	r2, [r2, #26]
 80017a2:	f042 0202 	orr.w	r2, r2, #2
 80017a6:	b292      	uxth	r2, r2
 80017a8:	835a      	strh	r2, [r3, #26]
			break;
 80017aa:	bf00      	nop
	}
	
	//clock cathode driver
	GPIOD->BSRRH |= (1ul << 2); //set CA_CLK | PD2 low
 80017ac:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017b4:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80017b8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80017bc:	8b52      	ldrh	r2, [r2, #26]
 80017be:	f042 0204 	orr.w	r2, r2, #4
 80017c2:	b292      	uxth	r2, r2
 80017c4:	835a      	strh	r2, [r3, #26]
	GPIOD->BSRRL |= (1ul << 2); //set CA_CLK | PD2 high
 80017c6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017ca:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017ce:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80017d2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80017d6:	8b12      	ldrh	r2, [r2, #24]
 80017d8:	f042 0204 	orr.w	r2, r2, #4
 80017dc:	b292      	uxth	r2, r2
 80017de:	831a      	strh	r2, [r3, #24]
	
	//enable cathode driver
	GPIOC->BSRRH |= (1ul << 1); //set CA_EN (PC1) low b/c active low
 80017e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80017f0:	8b52      	ldrh	r2, [r2, #26]
 80017f2:	f042 0202 	orr.w	r2, r2, #2
 80017f6:	b292      	uxth	r2, r2
 80017f8:	835a      	strh	r2, [r3, #26]
	
	//read switch lines (0: not-pressed, 1: pressed)
	int val=0xDEAD;
 80017fa:	f64d 63ad 	movw	r3, #57005	; 0xdead
 80017fe:	60fb      	str	r3, [r7, #12]
	val = (~(((GPIOA->IDR) & (1ul<<15))>>15)) & 1ul; //SW_ODD | PA15
 8001800:	f04f 0300 	mov.w	r3, #0
 8001804:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800180e:	2b00      	cmp	r3, #0
 8001810:	bf14      	ite	ne
 8001812:	2300      	movne	r3, #0
 8001814:	2301      	moveq	r3, #1
 8001816:	b2db      	uxtb	r3, r3
 8001818:	60fb      	str	r3, [r7, #12]
	SWITCHES &= ~(1ul<<(sw_set-1)); //clear bit
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001820:	f04f 0201 	mov.w	r2, #1
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	ea6f 0203 	mvn.w	r2, r3
 800182c:	f240 1350 	movw	r3, #336	; 0x150
 8001830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4013      	ands	r3, r2
 8001838:	461a      	mov	r2, r3
 800183a:	f240 1350 	movw	r3, #336	; 0x150
 800183e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001842:	601a      	str	r2, [r3, #0]
	SWITCHES |= val<<(sw_set-1); //set bit
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f103 33ff 	add.w	r3, r3, #4294967295
 800184a:	68fa      	ldr	r2, [r7, #12]
 800184c:	fa02 f203 	lsl.w	r2, r2, r3
 8001850:	f240 1350 	movw	r3, #336	; 0x150
 8001854:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	431a      	orrs	r2, r3
 800185c:	f240 1350 	movw	r3, #336	; 0x150
 8001860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001864:	601a      	str	r2, [r3, #0]
	
	val = (~(((GPIOC->IDR) & (1ul<<8))>>8)) & 1ul; //SW_EVEN | PC8
 8001866:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800186a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800186e:	691b      	ldr	r3, [r3, #16]
 8001870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001874:	2b00      	cmp	r3, #0
 8001876:	bf14      	ite	ne
 8001878:	2300      	movne	r3, #0
 800187a:	2301      	moveq	r3, #1
 800187c:	b2db      	uxtb	r3, r3
 800187e:	60fb      	str	r3, [r7, #12]
	SWITCHES &= ~(1ul<<(sw_set)); //clear bit
 8001880:	f04f 0201 	mov.w	r2, #1
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	ea6f 0203 	mvn.w	r2, r3
 800188e:	f240 1350 	movw	r3, #336	; 0x150
 8001892:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4013      	ands	r3, r2
 800189a:	461a      	mov	r2, r3
 800189c:	f240 1350 	movw	r3, #336	; 0x150
 80018a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018a4:	601a      	str	r2, [r3, #0]
	SWITCHES |= val<<(sw_set); //set bit
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	fa02 f203 	lsl.w	r2, r2, r3
 80018ae:	f240 1350 	movw	r3, #336	; 0x150
 80018b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	431a      	orrs	r2, r3
 80018ba:	f240 1350 	movw	r3, #336	; 0x150
 80018be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018c2:	601a      	str	r2, [r3, #0]
	
	int sw=0xBAD;
 80018c4:	f640 33ad 	movw	r3, #2989	; 0xbad
 80018c8:	60bb      	str	r3, [r7, #8]
	sw=SWITCHES;
 80018ca:	f240 1350 	movw	r3, #336	; 0x150
 80018ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	60bb      	str	r3, [r7, #8]
	
	
}
 80018d6:	f107 0714 	add.w	r7, r7, #20
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <Delay>:


/*----------------------------------------------------------------------------
  delays number of tick Systicks (happens every 1 ms)
 *----------------------------------------------------------------------------*/
void Delay (uint32_t dlyTicks) {                                              
 80018e0:	b480      	push	{r7}
 80018e2:	b085      	sub	sp, #20
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  uint32_t curTicks;

//!!temporary -- replaced delay mediated by SysTick_Handeler() with software delay
//  curTicks = msTicks;
//  while ((msTicks - curTicks) < dlyTicks);
  curTicks = 0x12345;
 80018e8:	f242 3345 	movw	r3, #9029	; 0x2345
 80018ec:	f2c0 0301 	movt	r3, #1
 80018f0:	60fb      	str	r3, [r7, #12]
  while(curTicks-- > 0);
 80018f2:	bf00      	nop
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	bf0c      	ite	eq
 80018fa:	2300      	moveq	r3, #0
 80018fc:	2301      	movne	r3, #1
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	f102 32ff 	add.w	r2, r2, #4294967295
 8001906:	60fa      	str	r2, [r7, #12]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1f3      	bne.n	80018f4 <Delay+0x14>
  return;
 800190c:	bf00      	nop
}
 800190e:	f107 0714 	add.w	r7, r7, #20
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr

08001918 <BTN_Init>:


/*----------------------------------------------------------------------------
  Function that initializes Button pins
 *----------------------------------------------------------------------------*/
void BTN_Init(void) {
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0

  RCC->AHB1ENR  |= ((1UL <<  0) );              /* Enable GPIOA clock         */
 800191c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001920:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001924:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001928:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800192c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800192e:	f042 0201 	orr.w	r2, r2, #1
 8001932:	631a      	str	r2, [r3, #48]	; 0x30

  GPIOA->MODER    &= ~((3UL << 2*0)  );         /* PA.0 is input              */
 8001934:	f04f 0300 	mov.w	r3, #0
 8001938:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001944:	6812      	ldr	r2, [r2, #0]
 8001946:	f022 0203 	bic.w	r2, r2, #3
 800194a:	601a      	str	r2, [r3, #0]
  GPIOA->OSPEEDR  &= ~((3UL << 2*0)  );         /* PA.0 is 50MHz Fast Speed   */
 800194c:	f04f 0300 	mov.w	r3, #0
 8001950:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001954:	f04f 0200 	mov.w	r2, #0
 8001958:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800195c:	6892      	ldr	r2, [r2, #8]
 800195e:	f022 0203 	bic.w	r2, r2, #3
 8001962:	609a      	str	r2, [r3, #8]
  GPIOA->OSPEEDR  |=  ((2UL << 2*0)  ); 
 8001964:	f04f 0300 	mov.w	r3, #0
 8001968:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800196c:	f04f 0200 	mov.w	r2, #0
 8001970:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001974:	6892      	ldr	r2, [r2, #8]
 8001976:	f042 0202 	orr.w	r2, r2, #2
 800197a:	609a      	str	r2, [r3, #8]
  GPIOA->PUPDR    &= ~((3UL << 2*0)  );         /* PA.0 is no Pull up         */
 800197c:	f04f 0300 	mov.w	r3, #0
 8001980:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001984:	f04f 0200 	mov.w	r2, #0
 8001988:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800198c:	68d2      	ldr	r2, [r2, #12]
 800198e:	f022 0203 	bic.w	r2, r2, #3
 8001992:	60da      	str	r2, [r3, #12]
}
 8001994:	46bd      	mov	sp, r7
 8001996:	bc80      	pop	{r7}
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop

0800199c <BTN_Get>:

/*----------------------------------------------------------------------------
  Function that read Button pins
 *----------------------------------------------------------------------------*/
uint32_t BTN_Get(void) {
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0

 return (GPIOA->IDR & (1UL << 0));
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019a8:	691b      	ldr	r3, [r3, #16]
 80019aa:	f003 0301 	and.w	r3, r3, #1
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bc80      	pop	{r7}
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop

080019b8 <sub_uchar_from_quad_example>:
/*----------------------------------------------------------------------------
  sub_uchar_from_quad_asm function & function wrapper
 *----------------------------------------------------------------------------*/
void sub_uchar_from_quad_asm(int *quad_dest_addr, int *quad_base_addr, char uchar_addr); 

void sub_uchar_from_quad_example() {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08a      	sub	sp, #40	; 0x28
 80019bc:	af00      	add	r7, sp, #0
	unsigned int quad_dest[4];
  
  unsigned int quad_base[4] = {0x0, 0x0, 0x0, 0x4}; 	//test 1 - basic case
 80019be:	f04f 0300 	mov.w	r3, #0
 80019c2:	607b      	str	r3, [r7, #4]
 80019c4:	f04f 0300 	mov.w	r3, #0
 80019c8:	60bb      	str	r3, [r7, #8]
 80019ca:	f04f 0300 	mov.w	r3, #0
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	f04f 0304 	mov.w	r3, #4
 80019d4:	613b      	str	r3, [r7, #16]
	unsigned char uchar = 0x1;
 80019d6:	f04f 0301 	mov.w	r3, #1
 80019da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  sub_uchar_from_quad_asm(quad_dest, quad_base, uchar); 
 80019de:	f107 0114 	add.w	r1, r7, #20
 80019e2:	f107 0204 	add.w	r2, r7, #4
 80019e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019ea:	4608      	mov	r0, r1
 80019ec:	4611      	mov	r1, r2
 80019ee:	461a      	mov	r2, r3
 80019f0:	f7fe fbab 	bl	800014a <sub_uchar_from_quad_asm>

	quad_base[0] = 0x0; //test 2 - propogation case
 80019f4:	f04f 0300 	mov.w	r3, #0
 80019f8:	607b      	str	r3, [r7, #4]
	quad_base[1] = 0x0;
 80019fa:	f04f 0300 	mov.w	r3, #0
 80019fe:	60bb      	str	r3, [r7, #8]
	quad_base[2] = 0x3;
 8001a00:	f04f 0303 	mov.w	r3, #3
 8001a04:	60fb      	str	r3, [r7, #12]
	quad_base[3] = 0x10;
 8001a06:	f04f 0310 	mov.w	r3, #16
 8001a0a:	613b      	str	r3, [r7, #16]
	uchar = 0x20;
 8001a0c:	f04f 0320 	mov.w	r3, #32
 8001a10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  sub_uchar_from_quad_asm(quad_dest, quad_base, uchar); 
 8001a14:	f107 0114 	add.w	r1, r7, #20
 8001a18:	f107 0204 	add.w	r2, r7, #4
 8001a1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a20:	4608      	mov	r0, r1
 8001a22:	4611      	mov	r1, r2
 8001a24:	461a      	mov	r2, r3
 8001a26:	f7fe fb90 	bl	800014a <sub_uchar_from_quad_asm>

	quad_base[0] = 0x80000000; //test 3 - overflow case
 8001a2a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001a2e:	607b      	str	r3, [r7, #4]
	quad_base[1] = 0x0;
 8001a30:	f04f 0300 	mov.w	r3, #0
 8001a34:	60bb      	str	r3, [r7, #8]
	quad_base[2] = 0x0;
 8001a36:	f04f 0300 	mov.w	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]
	quad_base[3] = 0x0;
 8001a3c:	f04f 0300 	mov.w	r3, #0
 8001a40:	613b      	str	r3, [r7, #16]
	uchar = 0x01;
 8001a42:	f04f 0301 	mov.w	r3, #1
 8001a46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  sub_uchar_from_quad_asm(quad_dest, quad_base, uchar);
 8001a4a:	f107 0114 	add.w	r1, r7, #20
 8001a4e:	f107 0204 	add.w	r2, r7, #4
 8001a52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a56:	4608      	mov	r0, r1
 8001a58:	4611      	mov	r1, r2
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	f7fe fb75 	bl	800014a <sub_uchar_from_quad_asm>
}
 8001a60:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <seg7_handler>:
int atoi(char* num_char);

/*----------------------------------------------------------------------------
  seg7_handler function - called from systick
 *----------------------------------------------------------------------------*/
int seg7_handler() {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
	switch (SEG7_COUNTER) {
 8001a6c:	f240 0310 	movw	r3, #16
 8001a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f103 33ff 	add.w	r3, r3, #4294967295
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	d87f      	bhi.n	8001b7e <seg7_handler+0x116>
 8001a7e:	a201      	add	r2, pc, #4	; (adr r2, 8001a84 <seg7_handler+0x1c>)
 8001a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a84:	08001a99 	.word	0x08001a99
 8001a88:	08001ac7 	.word	0x08001ac7
 8001a8c:	08001af5 	.word	0x08001af5
 8001a90:	08001b23 	.word	0x08001b23
 8001a94:	08001b51 	.word	0x08001b51
		case 1:
			seg7_update(1, SEG7_DIGIT1);
 8001a98:	f240 0314 	movw	r3, #20
 8001a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f04f 0001 	mov.w	r0, #1
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f000 f874 	bl	8001b94 <seg7_update>
			SEG7_COUNTER++;
 8001aac:	f240 0310 	movw	r3, #16
 8001ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f103 0201 	add.w	r2, r3, #1
 8001aba:	f240 0310 	movw	r3, #16
 8001abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ac2:	601a      	str	r2, [r3, #0]
			break;
 8001ac4:	e063      	b.n	8001b8e <seg7_handler+0x126>
		case 2:
			seg7_update(2, SEG7_DIGIT2);
 8001ac6:	f240 0318 	movw	r3, #24
 8001aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f04f 0002 	mov.w	r0, #2
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	f000 f85d 	bl	8001b94 <seg7_update>
			SEG7_COUNTER++;
 8001ada:	f240 0310 	movw	r3, #16
 8001ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f103 0201 	add.w	r2, r3, #1
 8001ae8:	f240 0310 	movw	r3, #16
 8001aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001af0:	601a      	str	r2, [r3, #0]
			break;
 8001af2:	e04c      	b.n	8001b8e <seg7_handler+0x126>
		case 3:
			seg7_update(3, SEG7_DIGIT3);
 8001af4:	f240 031c 	movw	r3, #28
 8001af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f04f 0003 	mov.w	r0, #3
 8001b02:	4619      	mov	r1, r3
 8001b04:	f000 f846 	bl	8001b94 <seg7_update>
			SEG7_COUNTER++;
 8001b08:	f240 0310 	movw	r3, #16
 8001b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f103 0201 	add.w	r2, r3, #1
 8001b16:	f240 0310 	movw	r3, #16
 8001b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b1e:	601a      	str	r2, [r3, #0]
			break;
 8001b20:	e035      	b.n	8001b8e <seg7_handler+0x126>
		case 4:
			seg7_update(4, SEG7_DIGIT4);
 8001b22:	f240 0320 	movw	r3, #32
 8001b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f04f 0004 	mov.w	r0, #4
 8001b30:	4619      	mov	r1, r3
 8001b32:	f000 f82f 	bl	8001b94 <seg7_update>
		  SEG7_COUNTER++;
 8001b36:	f240 0310 	movw	r3, #16
 8001b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f103 0201 	add.w	r2, r3, #1
 8001b44:	f240 0310 	movw	r3, #16
 8001b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b4c:	601a      	str	r2, [r3, #0]
			break;
 8001b4e:	e01e      	b.n	8001b8e <seg7_handler+0x126>
		case 5:
			seg7_update(5, SEG7_COLON_DEGREE);
 8001b50:	f240 0324 	movw	r3, #36	; 0x24
 8001b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f04f 0005 	mov.w	r0, #5
 8001b5e:	4619      	mov	r1, r3
 8001b60:	f000 f818 	bl	8001b94 <seg7_update>
		  SEG7_COUNTER++;
 8001b64:	f240 0310 	movw	r3, #16
 8001b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f103 0201 	add.w	r2, r3, #1
 8001b72:	f240 0310 	movw	r3, #16
 8001b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b7a:	601a      	str	r2, [r3, #0]
			break;
 8001b7c:	e007      	b.n	8001b8e <seg7_handler+0x126>
		default:
			SEG7_COUNTER = 1;
 8001b7e:	f240 0310 	movw	r3, #16
 8001b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b86:	f04f 0201 	mov.w	r2, #1
 8001b8a:	601a      	str	r2, [r3, #0]
			break;
 8001b8c:	bf00      	nop
	}
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop

08001b94 <seg7_update>:

/*----------------------------------------------------------------------------
  seg7_update function - updates a single seg7 digit to write passed value
 *----------------------------------------------------------------------------*/
int seg7_update(int digit, int val) {
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
	//disable cathode driver
	GPIOC->BSRRL |= (1ul << 1); //set CA_EN (PC1) high b/c active low
 8001b9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ba2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ba6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001baa:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001bae:	8b12      	ldrh	r2, [r2, #24]
 8001bb0:	f042 0202 	orr.w	r2, r2, #2
 8001bb4:	b292      	uxth	r2, r2
 8001bb6:	831a      	strh	r2, [r3, #24]
	
	//set cathode lines
	switch(val) {
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	2b11      	cmp	r3, #17
 8001bbc:	f200 8792 	bhi.w	8002ae4 <seg7_update+0xf50>
 8001bc0:	a201      	add	r2, pc, #4	; (adr r2, 8001bc8 <seg7_update+0x34>)
 8001bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bc6:	bf00      	nop
 8001bc8:	08001c11 	.word	0x08001c11
 8001bcc:	08001ce5 	.word	0x08001ce5
 8001bd0:	08001db9 	.word	0x08001db9
 8001bd4:	08001e8d 	.word	0x08001e8d
 8001bd8:	08001f61 	.word	0x08001f61
 8001bdc:	08002035 	.word	0x08002035
 8001be0:	08002109 	.word	0x08002109
 8001be4:	080021dd 	.word	0x080021dd
 8001be8:	080022b1 	.word	0x080022b1
 8001bec:	08002383 	.word	0x08002383
 8001bf0:	08002455 	.word	0x08002455
 8001bf4:	08002527 	.word	0x08002527
 8001bf8:	080025f9 	.word	0x080025f9
 8001bfc:	080026cb 	.word	0x080026cb
 8001c00:	0800279d 	.word	0x0800279d
 8001c04:	0800286f 	.word	0x0800286f
 8001c08:	08002941 	.word	0x08002941
 8001c0c:	08002a13 	.word	0x08002a13
		case 0: //'0'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8001c10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c14:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c1c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c20:	8b52      	ldrh	r2, [r2, #26]
 8001c22:	f042 0220 	orr.w	r2, r2, #32
 8001c26:	b292      	uxth	r2, r2
 8001c28:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8001c2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c32:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c36:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c3a:	8b52      	ldrh	r2, [r2, #26]
 8001c3c:	f042 0202 	orr.w	r2, r2, #2
 8001c40:	b292      	uxth	r2, r2
 8001c42:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8001c44:	f04f 0300 	mov.w	r3, #0
 8001c48:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c54:	8b52      	ldrh	r2, [r2, #26]
 8001c56:	f042 0202 	orr.w	r2, r2, #2
 8001c5a:	b292      	uxth	r2, r2
 8001c5c:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 8001c5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c62:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c6a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c6e:	8b52      	ldrh	r2, [r2, #26]
 8001c70:	f042 0220 	orr.w	r2, r2, #32
 8001c74:	b292      	uxth	r2, r2
 8001c76:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 8001c78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c84:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c88:	8b52      	ldrh	r2, [r2, #26]
 8001c8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c8e:	b292      	uxth	r2, r2
 8001c90:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 8001c92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c96:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c9e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ca2:	8b52      	ldrh	r2, [r2, #26]
 8001ca4:	f042 0204 	orr.w	r2, r2, #4
 8001ca8:	b292      	uxth	r2, r2
 8001caa:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 8001cac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001cb0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cb8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001cbc:	8b12      	ldrh	r2, [r2, #24]
 8001cbe:	f042 0210 	orr.w	r2, r2, #16
 8001cc2:	b292      	uxth	r2, r2
 8001cc4:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8001cc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cca:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cd2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001cd6:	8b12      	ldrh	r2, [r2, #24]
 8001cd8:	f042 0201 	orr.w	r2, r2, #1
 8001cdc:	b292      	uxth	r2, r2
 8001cde:	831a      	strh	r2, [r3, #24]
			break;
 8001ce0:	f000 bf00 	b.w	8002ae4 <seg7_update+0xf50>
		case 1: //'1'
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 8001ce4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ce8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cf0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001cf4:	8b12      	ldrh	r2, [r2, #24]
 8001cf6:	f042 0220 	orr.w	r2, r2, #32
 8001cfa:	b292      	uxth	r2, r2
 8001cfc:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8001cfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d02:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d0a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d0e:	8b52      	ldrh	r2, [r2, #26]
 8001d10:	f042 0202 	orr.w	r2, r2, #2
 8001d14:	b292      	uxth	r2, r2
 8001d16:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8001d18:	f04f 0300 	mov.w	r3, #0
 8001d1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d20:	f04f 0200 	mov.w	r2, #0
 8001d24:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d28:	8b52      	ldrh	r2, [r2, #26]
 8001d2a:	f042 0202 	orr.w	r2, r2, #2
 8001d2e:	b292      	uxth	r2, r2
 8001d30:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 8001d32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d36:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d3e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d42:	8b12      	ldrh	r2, [r2, #24]
 8001d44:	f042 0220 	orr.w	r2, r2, #32
 8001d48:	b292      	uxth	r2, r2
 8001d4a:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8001d4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d54:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d58:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d5c:	8b12      	ldrh	r2, [r2, #24]
 8001d5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d62:	b292      	uxth	r2, r2
 8001d64:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 8001d66:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d6a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d72:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d76:	8b12      	ldrh	r2, [r2, #24]
 8001d78:	f042 0204 	orr.w	r2, r2, #4
 8001d7c:	b292      	uxth	r2, r2
 8001d7e:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 8001d80:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d84:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d8c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d90:	8b12      	ldrh	r2, [r2, #24]
 8001d92:	f042 0210 	orr.w	r2, r2, #16
 8001d96:	b292      	uxth	r2, r2
 8001d98:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8001d9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001da2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001da6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001daa:	8b12      	ldrh	r2, [r2, #24]
 8001dac:	f042 0201 	orr.w	r2, r2, #1
 8001db0:	b292      	uxth	r2, r2
 8001db2:	831a      	strh	r2, [r3, #24]
			break;
 8001db4:	f000 be96 	b.w	8002ae4 <seg7_update+0xf50>
		case 2: //'2'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8001db8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001dbc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001dc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001dc4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001dc8:	8b52      	ldrh	r2, [r2, #26]
 8001dca:	f042 0220 	orr.w	r2, r2, #32
 8001dce:	b292      	uxth	r2, r2
 8001dd0:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8001dd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dd6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001dda:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001dde:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001de2:	8b52      	ldrh	r2, [r2, #26]
 8001de4:	f042 0202 	orr.w	r2, r2, #2
 8001de8:	b292      	uxth	r2, r2
 8001dea:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRL |= (1ul << 1); //set  CA_C (PA1) high
 8001dec:	f04f 0300 	mov.w	r3, #0
 8001df0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001df4:	f04f 0200 	mov.w	r2, #0
 8001df8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001dfc:	8b12      	ldrh	r2, [r2, #24]
 8001dfe:	f042 0202 	orr.w	r2, r2, #2
 8001e02:	b292      	uxth	r2, r2
 8001e04:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 8001e06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e0a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e12:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e16:	8b52      	ldrh	r2, [r2, #26]
 8001e18:	f042 0220 	orr.w	r2, r2, #32
 8001e1c:	b292      	uxth	r2, r2
 8001e1e:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 8001e20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e24:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e28:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e2c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e30:	8b52      	ldrh	r2, [r2, #26]
 8001e32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e36:	b292      	uxth	r2, r2
 8001e38:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 8001e3a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e3e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e46:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e4a:	8b12      	ldrh	r2, [r2, #24]
 8001e4c:	f042 0204 	orr.w	r2, r2, #4
 8001e50:	b292      	uxth	r2, r2
 8001e52:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8001e54:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e58:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e60:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e64:	8b52      	ldrh	r2, [r2, #26]
 8001e66:	f042 0210 	orr.w	r2, r2, #16
 8001e6a:	b292      	uxth	r2, r2
 8001e6c:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8001e6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e72:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e7a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e7e:	8b12      	ldrh	r2, [r2, #24]
 8001e80:	f042 0201 	orr.w	r2, r2, #1
 8001e84:	b292      	uxth	r2, r2
 8001e86:	831a      	strh	r2, [r3, #24]
			break;
 8001e88:	f000 be2c 	b.w	8002ae4 <seg7_update+0xf50>
		case 3: //'3'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8001e8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e90:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e98:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e9c:	8b52      	ldrh	r2, [r2, #26]
 8001e9e:	f042 0220 	orr.w	r2, r2, #32
 8001ea2:	b292      	uxth	r2, r2
 8001ea4:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8001ea6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001eaa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001eae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001eb2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001eb6:	8b52      	ldrh	r2, [r2, #26]
 8001eb8:	f042 0202 	orr.w	r2, r2, #2
 8001ebc:	b292      	uxth	r2, r2
 8001ebe:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8001ec0:	f04f 0300 	mov.w	r3, #0
 8001ec4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ec8:	f04f 0200 	mov.w	r2, #0
 8001ecc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ed0:	8b52      	ldrh	r2, [r2, #26]
 8001ed2:	f042 0202 	orr.w	r2, r2, #2
 8001ed6:	b292      	uxth	r2, r2
 8001ed8:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 8001eda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ede:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ee2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ee6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001eea:	8b52      	ldrh	r2, [r2, #26]
 8001eec:	f042 0220 	orr.w	r2, r2, #32
 8001ef0:	b292      	uxth	r2, r2
 8001ef2:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8001ef4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ef8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001efc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f00:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f04:	8b12      	ldrh	r2, [r2, #24]
 8001f06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f0a:	b292      	uxth	r2, r2
 8001f0c:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 8001f0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f12:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f1a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f1e:	8b12      	ldrh	r2, [r2, #24]
 8001f20:	f042 0204 	orr.w	r2, r2, #4
 8001f24:	b292      	uxth	r2, r2
 8001f26:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8001f28:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f2c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f34:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f38:	8b52      	ldrh	r2, [r2, #26]
 8001f3a:	f042 0210 	orr.w	r2, r2, #16
 8001f3e:	b292      	uxth	r2, r2
 8001f40:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8001f42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f46:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f4e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f52:	8b12      	ldrh	r2, [r2, #24]
 8001f54:	f042 0201 	orr.w	r2, r2, #1
 8001f58:	b292      	uxth	r2, r2
 8001f5a:	831a      	strh	r2, [r3, #24]
			break;
 8001f5c:	f000 bdc2 	b.w	8002ae4 <seg7_update+0xf50>
		case 4: //'4'
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 8001f60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f64:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f6c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f70:	8b12      	ldrh	r2, [r2, #24]
 8001f72:	f042 0220 	orr.w	r2, r2, #32
 8001f76:	b292      	uxth	r2, r2
 8001f78:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8001f7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f7e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f86:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f8a:	8b52      	ldrh	r2, [r2, #26]
 8001f8c:	f042 0202 	orr.w	r2, r2, #2
 8001f90:	b292      	uxth	r2, r2
 8001f92:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8001f94:	f04f 0300 	mov.w	r3, #0
 8001f98:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f9c:	f04f 0200 	mov.w	r2, #0
 8001fa0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001fa4:	8b52      	ldrh	r2, [r2, #26]
 8001fa6:	f042 0202 	orr.w	r2, r2, #2
 8001faa:	b292      	uxth	r2, r2
 8001fac:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 8001fae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fb2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001fb6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fba:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001fbe:	8b12      	ldrh	r2, [r2, #24]
 8001fc0:	f042 0220 	orr.w	r2, r2, #32
 8001fc4:	b292      	uxth	r2, r2
 8001fc6:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8001fc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fcc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001fd0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fd4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001fd8:	8b12      	ldrh	r2, [r2, #24]
 8001fda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001fde:	b292      	uxth	r2, r2
 8001fe0:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 8001fe2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001fe6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001fea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fee:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ff2:	8b52      	ldrh	r2, [r2, #26]
 8001ff4:	f042 0204 	orr.w	r2, r2, #4
 8001ff8:	b292      	uxth	r2, r2
 8001ffa:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8001ffc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002000:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002004:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002008:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800200c:	8b52      	ldrh	r2, [r2, #26]
 800200e:	f042 0210 	orr.w	r2, r2, #16
 8002012:	b292      	uxth	r2, r2
 8002014:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8002016:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800201a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800201e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002022:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002026:	8b12      	ldrh	r2, [r2, #24]
 8002028:	f042 0201 	orr.w	r2, r2, #1
 800202c:	b292      	uxth	r2, r2
 800202e:	831a      	strh	r2, [r3, #24]
			break;	
 8002030:	f000 bd58 	b.w	8002ae4 <seg7_update+0xf50>
		case 5: //'5'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8002034:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002038:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800203c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002040:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002044:	8b52      	ldrh	r2, [r2, #26]
 8002046:	f042 0220 	orr.w	r2, r2, #32
 800204a:	b292      	uxth	r2, r2
 800204c:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 800204e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002052:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002056:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800205a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800205e:	8b12      	ldrh	r2, [r2, #24]
 8002060:	f042 0202 	orr.w	r2, r2, #2
 8002064:	b292      	uxth	r2, r2
 8002066:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8002068:	f04f 0300 	mov.w	r3, #0
 800206c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002070:	f04f 0200 	mov.w	r2, #0
 8002074:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002078:	8b52      	ldrh	r2, [r2, #26]
 800207a:	f042 0202 	orr.w	r2, r2, #2
 800207e:	b292      	uxth	r2, r2
 8002080:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 8002082:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002086:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800208a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800208e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002092:	8b52      	ldrh	r2, [r2, #26]
 8002094:	f042 0220 	orr.w	r2, r2, #32
 8002098:	b292      	uxth	r2, r2
 800209a:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 800209c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80020a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020a8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80020ac:	8b12      	ldrh	r2, [r2, #24]
 80020ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020b2:	b292      	uxth	r2, r2
 80020b4:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 80020b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80020ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80020be:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020c2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80020c6:	8b52      	ldrh	r2, [r2, #26]
 80020c8:	f042 0204 	orr.w	r2, r2, #4
 80020cc:	b292      	uxth	r2, r2
 80020ce:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 80020d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80020d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80020d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80020e0:	8b52      	ldrh	r2, [r2, #26]
 80020e2:	f042 0210 	orr.w	r2, r2, #16
 80020e6:	b292      	uxth	r2, r2
 80020e8:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 80020ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80020f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020f6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80020fa:	8b12      	ldrh	r2, [r2, #24]
 80020fc:	f042 0201 	orr.w	r2, r2, #1
 8002100:	b292      	uxth	r2, r2
 8002102:	831a      	strh	r2, [r3, #24]
			break;
 8002104:	f000 bcee 	b.w	8002ae4 <seg7_update+0xf50>
		case 6: //'6'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8002108:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800210c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002110:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002114:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002118:	8b52      	ldrh	r2, [r2, #26]
 800211a:	f042 0220 	orr.w	r2, r2, #32
 800211e:	b292      	uxth	r2, r2
 8002120:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 8002122:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002126:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800212a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800212e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002132:	8b12      	ldrh	r2, [r2, #24]
 8002134:	f042 0202 	orr.w	r2, r2, #2
 8002138:	b292      	uxth	r2, r2
 800213a:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 800213c:	f04f 0300 	mov.w	r3, #0
 8002140:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002144:	f04f 0200 	mov.w	r2, #0
 8002148:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800214c:	8b52      	ldrh	r2, [r2, #26]
 800214e:	f042 0202 	orr.w	r2, r2, #2
 8002152:	b292      	uxth	r2, r2
 8002154:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 8002156:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800215a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800215e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002162:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002166:	8b52      	ldrh	r2, [r2, #26]
 8002168:	f042 0220 	orr.w	r2, r2, #32
 800216c:	b292      	uxth	r2, r2
 800216e:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 8002170:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002174:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002178:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800217c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002180:	8b52      	ldrh	r2, [r2, #26]
 8002182:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002186:	b292      	uxth	r2, r2
 8002188:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 800218a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800218e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002192:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002196:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800219a:	8b52      	ldrh	r2, [r2, #26]
 800219c:	f042 0204 	orr.w	r2, r2, #4
 80021a0:	b292      	uxth	r2, r2
 80021a2:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 80021a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80021a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80021ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021b0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80021b4:	8b52      	ldrh	r2, [r2, #26]
 80021b6:	f042 0210 	orr.w	r2, r2, #16
 80021ba:	b292      	uxth	r2, r2
 80021bc:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 80021be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021c2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80021c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021ca:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80021ce:	8b12      	ldrh	r2, [r2, #24]
 80021d0:	f042 0201 	orr.w	r2, r2, #1
 80021d4:	b292      	uxth	r2, r2
 80021d6:	831a      	strh	r2, [r3, #24]
			break;
 80021d8:	f000 bc84 	b.w	8002ae4 <seg7_update+0xf50>
		case 7: //'7'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 80021dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80021e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80021e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80021ec:	8b52      	ldrh	r2, [r2, #26]
 80021ee:	f042 0220 	orr.w	r2, r2, #32
 80021f2:	b292      	uxth	r2, r2
 80021f4:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 80021f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80021fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002202:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002206:	8b52      	ldrh	r2, [r2, #26]
 8002208:	f042 0202 	orr.w	r2, r2, #2
 800220c:	b292      	uxth	r2, r2
 800220e:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8002210:	f04f 0300 	mov.w	r3, #0
 8002214:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002218:	f04f 0200 	mov.w	r2, #0
 800221c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002220:	8b52      	ldrh	r2, [r2, #26]
 8002222:	f042 0202 	orr.w	r2, r2, #2
 8002226:	b292      	uxth	r2, r2
 8002228:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 800222a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800222e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002232:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002236:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800223a:	8b12      	ldrh	r2, [r2, #24]
 800223c:	f042 0220 	orr.w	r2, r2, #32
 8002240:	b292      	uxth	r2, r2
 8002242:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8002244:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002248:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800224c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002250:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002254:	8b12      	ldrh	r2, [r2, #24]
 8002256:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800225a:	b292      	uxth	r2, r2
 800225c:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 800225e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002262:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002266:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800226a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800226e:	8b52      	ldrh	r2, [r2, #26]
 8002270:	f042 0204 	orr.w	r2, r2, #4
 8002274:	b292      	uxth	r2, r2
 8002276:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 8002278:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800227c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002280:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002284:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002288:	8b12      	ldrh	r2, [r2, #24]
 800228a:	f042 0210 	orr.w	r2, r2, #16
 800228e:	b292      	uxth	r2, r2
 8002290:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8002292:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002296:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800229a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800229e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80022a2:	8b12      	ldrh	r2, [r2, #24]
 80022a4:	f042 0201 	orr.w	r2, r2, #1
 80022a8:	b292      	uxth	r2, r2
 80022aa:	831a      	strh	r2, [r3, #24]
			break;
 80022ac:	f000 bc1a 	b.w	8002ae4 <seg7_update+0xf50>
		case 8: //'8'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 80022b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80022b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80022c0:	8b52      	ldrh	r2, [r2, #26]
 80022c2:	f042 0220 	orr.w	r2, r2, #32
 80022c6:	b292      	uxth	r2, r2
 80022c8:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 80022ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80022d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022d6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80022da:	8b52      	ldrh	r2, [r2, #26]
 80022dc:	f042 0202 	orr.w	r2, r2, #2
 80022e0:	b292      	uxth	r2, r2
 80022e2:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 80022e4:	f04f 0300 	mov.w	r3, #0
 80022e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80022ec:	f04f 0200 	mov.w	r2, #0
 80022f0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80022f4:	8b52      	ldrh	r2, [r2, #26]
 80022f6:	f042 0202 	orr.w	r2, r2, #2
 80022fa:	b292      	uxth	r2, r2
 80022fc:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 80022fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002302:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002306:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800230a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800230e:	8b52      	ldrh	r2, [r2, #26]
 8002310:	f042 0220 	orr.w	r2, r2, #32
 8002314:	b292      	uxth	r2, r2
 8002316:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 8002318:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800231c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002320:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002324:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002328:	8b52      	ldrh	r2, [r2, #26]
 800232a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800232e:	b292      	uxth	r2, r2
 8002330:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 8002332:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002336:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800233a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800233e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002342:	8b52      	ldrh	r2, [r2, #26]
 8002344:	f042 0204 	orr.w	r2, r2, #4
 8002348:	b292      	uxth	r2, r2
 800234a:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 800234c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002350:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002354:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002358:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800235c:	8b52      	ldrh	r2, [r2, #26]
 800235e:	f042 0210 	orr.w	r2, r2, #16
 8002362:	b292      	uxth	r2, r2
 8002364:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8002366:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800236a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800236e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002372:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002376:	8b12      	ldrh	r2, [r2, #24]
 8002378:	f042 0201 	orr.w	r2, r2, #1
 800237c:	b292      	uxth	r2, r2
 800237e:	831a      	strh	r2, [r3, #24]
			break;	
 8002380:	e3b0      	b.n	8002ae4 <seg7_update+0xf50>
		case 9: //'9'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8002382:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002386:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800238a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800238e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002392:	8b52      	ldrh	r2, [r2, #26]
 8002394:	f042 0220 	orr.w	r2, r2, #32
 8002398:	b292      	uxth	r2, r2
 800239a:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 800239c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80023a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023a8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80023ac:	8b52      	ldrh	r2, [r2, #26]
 80023ae:	f042 0202 	orr.w	r2, r2, #2
 80023b2:	b292      	uxth	r2, r2
 80023b4:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 80023b6:	f04f 0300 	mov.w	r3, #0
 80023ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80023be:	f04f 0200 	mov.w	r2, #0
 80023c2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80023c6:	8b52      	ldrh	r2, [r2, #26]
 80023c8:	f042 0202 	orr.w	r2, r2, #2
 80023cc:	b292      	uxth	r2, r2
 80023ce:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 80023d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80023d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80023e0:	8b12      	ldrh	r2, [r2, #24]
 80023e2:	f042 0220 	orr.w	r2, r2, #32
 80023e6:	b292      	uxth	r2, r2
 80023e8:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 80023ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80023f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023f6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80023fa:	8b12      	ldrh	r2, [r2, #24]
 80023fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002400:	b292      	uxth	r2, r2
 8002402:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 8002404:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002408:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800240c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002410:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002414:	8b52      	ldrh	r2, [r2, #26]
 8002416:	f042 0204 	orr.w	r2, r2, #4
 800241a:	b292      	uxth	r2, r2
 800241c:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 800241e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002422:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002426:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800242a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800242e:	8b52      	ldrh	r2, [r2, #26]
 8002430:	f042 0210 	orr.w	r2, r2, #16
 8002434:	b292      	uxth	r2, r2
 8002436:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8002438:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800243c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002440:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002444:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002448:	8b12      	ldrh	r2, [r2, #24]
 800244a:	f042 0201 	orr.w	r2, r2, #1
 800244e:	b292      	uxth	r2, r2
 8002450:	831a      	strh	r2, [r3, #24]
			break;
 8002452:	e347      	b.n	8002ae4 <seg7_update+0xf50>
		case 10: //OFF
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 8002454:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002458:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800245c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002460:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002464:	8b12      	ldrh	r2, [r2, #24]
 8002466:	f042 0220 	orr.w	r2, r2, #32
 800246a:	b292      	uxth	r2, r2
 800246c:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 800246e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002472:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002476:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800247a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800247e:	8b12      	ldrh	r2, [r2, #24]
 8002480:	f042 0202 	orr.w	r2, r2, #2
 8002484:	b292      	uxth	r2, r2
 8002486:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRL |= (1ul << 1); //set  CA_C (PA1) high
 8002488:	f04f 0300 	mov.w	r3, #0
 800248c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002490:	f04f 0200 	mov.w	r2, #0
 8002494:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002498:	8b12      	ldrh	r2, [r2, #24]
 800249a:	f042 0202 	orr.w	r2, r2, #2
 800249e:	b292      	uxth	r2, r2
 80024a0:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 80024a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80024aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024ae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80024b2:	8b12      	ldrh	r2, [r2, #24]
 80024b4:	f042 0220 	orr.w	r2, r2, #32
 80024b8:	b292      	uxth	r2, r2
 80024ba:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 80024bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80024c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80024cc:	8b12      	ldrh	r2, [r2, #24]
 80024ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024d2:	b292      	uxth	r2, r2
 80024d4:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 80024d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80024da:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80024de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80024e2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80024e6:	8b12      	ldrh	r2, [r2, #24]
 80024e8:	f042 0204 	orr.w	r2, r2, #4
 80024ec:	b292      	uxth	r2, r2
 80024ee:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 80024f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80024f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80024f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80024fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002500:	8b12      	ldrh	r2, [r2, #24]
 8002502:	f042 0210 	orr.w	r2, r2, #16
 8002506:	b292      	uxth	r2, r2
 8002508:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 800250a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800250e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002512:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002516:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800251a:	8b12      	ldrh	r2, [r2, #24]
 800251c:	f042 0201 	orr.w	r2, r2, #1
 8002520:	b292      	uxth	r2, r2
 8002522:	831a      	strh	r2, [r3, #24]
			break;	
 8002524:	e2de      	b.n	8002ae4 <seg7_update+0xf50>
		case 11: //':'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 8002526:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800252a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800252e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002532:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002536:	8b52      	ldrh	r2, [r2, #26]
 8002538:	f042 0220 	orr.w	r2, r2, #32
 800253c:	b292      	uxth	r2, r2
 800253e:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 8002540:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002544:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002548:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800254c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002550:	8b52      	ldrh	r2, [r2, #26]
 8002552:	f042 0202 	orr.w	r2, r2, #2
 8002556:	b292      	uxth	r2, r2
 8002558:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRL |= (1ul << 1); //set  CA_C (PA1) high
 800255a:	f04f 0300 	mov.w	r3, #0
 800255e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002562:	f04f 0200 	mov.w	r2, #0
 8002566:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800256a:	8b12      	ldrh	r2, [r2, #24]
 800256c:	f042 0202 	orr.w	r2, r2, #2
 8002570:	b292      	uxth	r2, r2
 8002572:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 8002574:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002578:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800257c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002580:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002584:	8b12      	ldrh	r2, [r2, #24]
 8002586:	f042 0220 	orr.w	r2, r2, #32
 800258a:	b292      	uxth	r2, r2
 800258c:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 800258e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002592:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002596:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800259a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800259e:	8b12      	ldrh	r2, [r2, #24]
 80025a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025a4:	b292      	uxth	r2, r2
 80025a6:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 80025a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80025b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80025b8:	8b12      	ldrh	r2, [r2, #24]
 80025ba:	f042 0204 	orr.w	r2, r2, #4
 80025be:	b292      	uxth	r2, r2
 80025c0:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 80025c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80025ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025ce:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80025d2:	8b12      	ldrh	r2, [r2, #24]
 80025d4:	f042 0210 	orr.w	r2, r2, #16
 80025d8:	b292      	uxth	r2, r2
 80025da:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 80025dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80025e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80025ec:	8b12      	ldrh	r2, [r2, #24]
 80025ee:	f042 0201 	orr.w	r2, r2, #1
 80025f2:	b292      	uxth	r2, r2
 80025f4:	831a      	strh	r2, [r3, #24]
			break;	
 80025f6:	e275      	b.n	8002ae4 <seg7_update+0xf50>
		case 12: //'<degree>'
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 80025f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002600:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002604:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002608:	8b12      	ldrh	r2, [r2, #24]
 800260a:	f042 0220 	orr.w	r2, r2, #32
 800260e:	b292      	uxth	r2, r2
 8002610:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 8002612:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002616:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800261a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800261e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002622:	8b12      	ldrh	r2, [r2, #24]
 8002624:	f042 0202 	orr.w	r2, r2, #2
 8002628:	b292      	uxth	r2, r2
 800262a:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 800262c:	f04f 0300 	mov.w	r3, #0
 8002630:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800263c:	8b52      	ldrh	r2, [r2, #26]
 800263e:	f042 0202 	orr.w	r2, r2, #2
 8002642:	b292      	uxth	r2, r2
 8002644:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 8002646:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800264a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800264e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002652:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002656:	8b12      	ldrh	r2, [r2, #24]
 8002658:	f042 0220 	orr.w	r2, r2, #32
 800265c:	b292      	uxth	r2, r2
 800265e:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8002660:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002664:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002668:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800266c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002670:	8b12      	ldrh	r2, [r2, #24]
 8002672:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002676:	b292      	uxth	r2, r2
 8002678:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 800267a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800267e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002682:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002686:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800268a:	8b12      	ldrh	r2, [r2, #24]
 800268c:	f042 0204 	orr.w	r2, r2, #4
 8002690:	b292      	uxth	r2, r2
 8002692:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 8002694:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002698:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800269c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80026a0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80026a4:	8b12      	ldrh	r2, [r2, #24]
 80026a6:	f042 0210 	orr.w	r2, r2, #16
 80026aa:	b292      	uxth	r2, r2
 80026ac:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 80026ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80026b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026ba:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80026be:	8b12      	ldrh	r2, [r2, #24]
 80026c0:	f042 0201 	orr.w	r2, r2, #1
 80026c4:	b292      	uxth	r2, r2
 80026c6:	831a      	strh	r2, [r3, #24]
			break;	
 80026c8:	e20c      	b.n	8002ae4 <seg7_update+0xf50>
		case 13: //'<colon> and <degree>'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 80026ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80026ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80026d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80026d6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80026da:	8b52      	ldrh	r2, [r2, #26]
 80026dc:	f042 0220 	orr.w	r2, r2, #32
 80026e0:	b292      	uxth	r2, r2
 80026e2:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 1); //set  CA_B (PB1) low
 80026e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80026ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026f0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80026f4:	8b52      	ldrh	r2, [r2, #26]
 80026f6:	f042 0202 	orr.w	r2, r2, #2
 80026fa:	b292      	uxth	r2, r2
 80026fc:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 80026fe:	f04f 0300 	mov.w	r3, #0
 8002702:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002706:	f04f 0200 	mov.w	r2, #0
 800270a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800270e:	8b52      	ldrh	r2, [r2, #26]
 8002710:	f042 0202 	orr.w	r2, r2, #2
 8002714:	b292      	uxth	r2, r2
 8002716:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 8002718:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800271c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002720:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002724:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002728:	8b12      	ldrh	r2, [r2, #24]
 800272a:	f042 0220 	orr.w	r2, r2, #32
 800272e:	b292      	uxth	r2, r2
 8002730:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8002732:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002736:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800273a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800273e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002742:	8b12      	ldrh	r2, [r2, #24]
 8002744:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002748:	b292      	uxth	r2, r2
 800274a:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 800274c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002750:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002754:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002758:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800275c:	8b12      	ldrh	r2, [r2, #24]
 800275e:	f042 0204 	orr.w	r2, r2, #4
 8002762:	b292      	uxth	r2, r2
 8002764:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set  CA_G (PC4) high
 8002766:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800276a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800276e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002772:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002776:	8b12      	ldrh	r2, [r2, #24]
 8002778:	f042 0210 	orr.w	r2, r2, #16
 800277c:	b292      	uxth	r2, r2
 800277e:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8002780:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002784:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002788:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800278c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002790:	8b12      	ldrh	r2, [r2, #24]
 8002792:	f042 0201 	orr.w	r2, r2, #1
 8002796:	b292      	uxth	r2, r2
 8002798:	831a      	strh	r2, [r3, #24]
			break;		
 800279a:	e1a3      	b.n	8002ae4 <seg7_update+0xf50>
		case 14: //'E'
			GPIOC->BSRRH |= (1ul << 5); //set  CA_A (PC5) low
 800279c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80027a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80027a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027a8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80027ac:	8b52      	ldrh	r2, [r2, #26]
 80027ae:	f042 0220 	orr.w	r2, r2, #32
 80027b2:	b292      	uxth	r2, r2
 80027b4:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 80027b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80027be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027c2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80027c6:	8b12      	ldrh	r2, [r2, #24]
 80027c8:	f042 0202 	orr.w	r2, r2, #2
 80027cc:	b292      	uxth	r2, r2
 80027ce:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRL |= (1ul << 1); //set  CA_C (PA1) high
 80027d0:	f04f 0300 	mov.w	r3, #0
 80027d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80027d8:	f04f 0200 	mov.w	r2, #0
 80027dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80027e0:	8b12      	ldrh	r2, [r2, #24]
 80027e2:	f042 0202 	orr.w	r2, r2, #2
 80027e6:	b292      	uxth	r2, r2
 80027e8:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 5); //set  CA_D (PB5) low
 80027ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80027f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027f6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80027fa:	8b52      	ldrh	r2, [r2, #26]
 80027fc:	f042 0220 	orr.w	r2, r2, #32
 8002800:	b292      	uxth	r2, r2
 8002802:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 8002804:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002808:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800280c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002810:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002814:	8b52      	ldrh	r2, [r2, #26]
 8002816:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800281a:	b292      	uxth	r2, r2
 800281c:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 800281e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002822:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002826:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800282a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800282e:	8b52      	ldrh	r2, [r2, #26]
 8002830:	f042 0204 	orr.w	r2, r2, #4
 8002834:	b292      	uxth	r2, r2
 8002836:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8002838:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800283c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002840:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002844:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002848:	8b52      	ldrh	r2, [r2, #26]
 800284a:	f042 0210 	orr.w	r2, r2, #16
 800284e:	b292      	uxth	r2, r2
 8002850:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8002852:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002856:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800285a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800285e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002862:	8b12      	ldrh	r2, [r2, #24]
 8002864:	f042 0201 	orr.w	r2, r2, #1
 8002868:	b292      	uxth	r2, r2
 800286a:	831a      	strh	r2, [r3, #24]
			break;		
 800286c:	e13a      	b.n	8002ae4 <seg7_update+0xf50>
		case 15: //'h'
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 800286e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002872:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002876:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800287a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800287e:	8b12      	ldrh	r2, [r2, #24]
 8002880:	f042 0220 	orr.w	r2, r2, #32
 8002884:	b292      	uxth	r2, r2
 8002886:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 8002888:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800288c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002890:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002894:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002898:	8b12      	ldrh	r2, [r2, #24]
 800289a:	f042 0202 	orr.w	r2, r2, #2
 800289e:	b292      	uxth	r2, r2
 80028a0:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 80028a2:	f04f 0300 	mov.w	r3, #0
 80028a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80028aa:	f04f 0200 	mov.w	r2, #0
 80028ae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80028b2:	8b52      	ldrh	r2, [r2, #26]
 80028b4:	f042 0202 	orr.w	r2, r2, #2
 80028b8:	b292      	uxth	r2, r2
 80028ba:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 80028bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80028c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80028cc:	8b12      	ldrh	r2, [r2, #24]
 80028ce:	f042 0220 	orr.w	r2, r2, #32
 80028d2:	b292      	uxth	r2, r2
 80028d4:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 80028d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028da:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80028de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028e2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80028e6:	8b52      	ldrh	r2, [r2, #26]
 80028e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028ec:	b292      	uxth	r2, r2
 80028ee:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 2); //set  CA_F (PC2) low
 80028f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80028f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80028f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80028fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002900:	8b52      	ldrh	r2, [r2, #26]
 8002902:	f042 0204 	orr.w	r2, r2, #4
 8002906:	b292      	uxth	r2, r2
 8002908:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 800290a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800290e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002912:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002916:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800291a:	8b52      	ldrh	r2, [r2, #26]
 800291c:	f042 0210 	orr.w	r2, r2, #16
 8002920:	b292      	uxth	r2, r2
 8002922:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8002924:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002928:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800292c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002930:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002934:	8b12      	ldrh	r2, [r2, #24]
 8002936:	f042 0201 	orr.w	r2, r2, #1
 800293a:	b292      	uxth	r2, r2
 800293c:	831a      	strh	r2, [r3, #24]
			break;		
 800293e:	e0d1      	b.n	8002ae4 <seg7_update+0xf50>
		case 16: //'m'
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 8002940:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002944:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002948:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800294c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002950:	8b12      	ldrh	r2, [r2, #24]
 8002952:	f042 0220 	orr.w	r2, r2, #32
 8002956:	b292      	uxth	r2, r2
 8002958:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 800295a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800295e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002962:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002966:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800296a:	8b12      	ldrh	r2, [r2, #24]
 800296c:	f042 0202 	orr.w	r2, r2, #2
 8002970:	b292      	uxth	r2, r2
 8002972:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRH |= (1ul << 1); //set  CA_C (PA1) low
 8002974:	f04f 0300 	mov.w	r3, #0
 8002978:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800297c:	f04f 0200 	mov.w	r2, #0
 8002980:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002984:	8b52      	ldrh	r2, [r2, #26]
 8002986:	f042 0202 	orr.w	r2, r2, #2
 800298a:	b292      	uxth	r2, r2
 800298c:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 800298e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002992:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002996:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800299a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800299e:	8b12      	ldrh	r2, [r2, #24]
 80029a0:	f042 0220 	orr.w	r2, r2, #32
 80029a4:	b292      	uxth	r2, r2
 80029a6:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 11); //set  CA_E (PB11) low
 80029a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80029b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80029b8:	8b52      	ldrh	r2, [r2, #26]
 80029ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029be:	b292      	uxth	r2, r2
 80029c0:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 80029c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80029c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80029ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029ce:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80029d2:	8b12      	ldrh	r2, [r2, #24]
 80029d4:	f042 0204 	orr.w	r2, r2, #4
 80029d8:	b292      	uxth	r2, r2
 80029da:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 80029dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80029e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80029e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80029ec:	8b52      	ldrh	r2, [r2, #26]
 80029ee:	f042 0210 	orr.w	r2, r2, #16
 80029f2:	b292      	uxth	r2, r2
 80029f4:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 80029f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80029fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a02:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002a06:	8b12      	ldrh	r2, [r2, #24]
 8002a08:	f042 0201 	orr.w	r2, r2, #1
 8002a0c:	b292      	uxth	r2, r2
 8002a0e:	831a      	strh	r2, [r3, #24]
			break;	
 8002a10:	e068      	b.n	8002ae4 <seg7_update+0xf50>
		case 17: //'-'
			GPIOC->BSRRL |= (1ul << 5); //set  CA_A (PC5) high
 8002a12:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a16:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002a1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a1e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002a22:	8b12      	ldrh	r2, [r2, #24]
 8002a24:	f042 0220 	orr.w	r2, r2, #32
 8002a28:	b292      	uxth	r2, r2
 8002a2a:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set  CA_B (PB1) high
 8002a2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a30:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002a34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a38:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002a3c:	8b12      	ldrh	r2, [r2, #24]
 8002a3e:	f042 0202 	orr.w	r2, r2, #2
 8002a42:	b292      	uxth	r2, r2
 8002a44:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRL |= (1ul << 1); //set  CA_C (PA1) high
 8002a46:	f04f 0300 	mov.w	r3, #0
 8002a4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002a4e:	f04f 0200 	mov.w	r2, #0
 8002a52:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002a56:	8b12      	ldrh	r2, [r2, #24]
 8002a58:	f042 0202 	orr.w	r2, r2, #2
 8002a5c:	b292      	uxth	r2, r2
 8002a5e:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 5); //set  CA_D (PB5) high
 8002a60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a64:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002a68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a6c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002a70:	8b12      	ldrh	r2, [r2, #24]
 8002a72:	f042 0220 	orr.w	r2, r2, #32
 8002a76:	b292      	uxth	r2, r2
 8002a78:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set  CA_E (PB11) high
 8002a7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a7e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002a82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a86:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002a8a:	8b12      	ldrh	r2, [r2, #24]
 8002a8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a90:	b292      	uxth	r2, r2
 8002a92:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 2); //set  CA_F (PC2) high
 8002a94:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a98:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002a9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002aa0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002aa4:	8b12      	ldrh	r2, [r2, #24]
 8002aa6:	f042 0204 	orr.w	r2, r2, #4
 8002aaa:	b292      	uxth	r2, r2
 8002aac:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 4); //set  CA_G (PC4) low
 8002aae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002ab2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002ab6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002aba:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002abe:	8b52      	ldrh	r2, [r2, #26]
 8002ac0:	f042 0210 	orr.w	r2, r2, #16
 8002ac4:	b292      	uxth	r2, r2
 8002ac6:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  CA_DP (PB0) high
 8002ac8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002acc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002ad0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ad4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002ad8:	8b12      	ldrh	r2, [r2, #24]
 8002ada:	f042 0201 	orr.w	r2, r2, #1
 8002ade:	b292      	uxth	r2, r2
 8002ae0:	831a      	strh	r2, [r3, #24]
			break;		
 8002ae2:	bf00      	nop
 
	}
	
	//clock cathode
	GPIOD->BSRRH |= (1ul << 2); //set CA_CLK (PD2) low
 8002ae4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002ae8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002aec:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8002af0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002af4:	8b52      	ldrh	r2, [r2, #26]
 8002af6:	f042 0204 	orr.w	r2, r2, #4
 8002afa:	b292      	uxth	r2, r2
 8002afc:	835a      	strh	r2, [r3, #26]
	GPIOD->BSRRL |= (1ul << 2); //set CA_CLK (PD2) high
 8002afe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002b02:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002b06:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8002b0a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002b0e:	8b12      	ldrh	r2, [r2, #24]
 8002b10:	f042 0204 	orr.w	r2, r2, #4
 8002b14:	b292      	uxth	r2, r2
 8002b16:	831a      	strh	r2, [r3, #24]

	//disable anode driver
	GPIOB->BSRRL |= (1ul << 4); //set AN_EN (PB4) high b/c active low
 8002b18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002b20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b24:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002b28:	8b12      	ldrh	r2, [r2, #24]
 8002b2a:	f042 0210 	orr.w	r2, r2, #16
 8002b2e:	b292      	uxth	r2, r2
 8002b30:	831a      	strh	r2, [r3, #24]
	
	//set anode lines
	switch(digit) {
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f103 33ff 	add.w	r3, r3, #4294967295
 8002b38:	2b04      	cmp	r3, #4
 8002b3a:	f200 81d9 	bhi.w	8002ef0 <seg7_update+0x135c>
 8002b3e:	a201      	add	r2, pc, #4	; (adr r2, 8002b44 <seg7_update+0xfb0>)
 8002b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b44:	08002b59 	.word	0x08002b59
 8002b48:	08002c11 	.word	0x08002c11
 8002b4c:	08002cc9 	.word	0x08002cc9
 8002b50:	08002d81 	.word	0x08002d81
 8002b54:	08002e39 	.word	0x08002e39
		case 1: //digit 1
			GPIOC->BSRRH |= (1ul << 2); //set DIGIT1 anode (PC2) low
 8002b58:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002b5c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002b60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b64:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002b68:	8b52      	ldrh	r2, [r2, #26]
 8002b6a:	f042 0204 	orr.w	r2, r2, #4
 8002b6e:	b292      	uxth	r2, r2
 8002b70:	835a      	strh	r2, [r3, #26]
			GPIOA->BSRRL |= (1ul << 1); //set DIGIT2 anode (PA1) high
 8002b72:	f04f 0300 	mov.w	r3, #0
 8002b76:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002b7a:	f04f 0200 	mov.w	r2, #0
 8002b7e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002b82:	8b12      	ldrh	r2, [r2, #24]
 8002b84:	f042 0202 	orr.w	r2, r2, #2
 8002b88:	b292      	uxth	r2, r2
 8002b8a:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set DIGIT3 anode (PC4) high
 8002b8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002b90:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002b94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b98:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002b9c:	8b12      	ldrh	r2, [r2, #24]
 8002b9e:	f042 0210 	orr.w	r2, r2, #16
 8002ba2:	b292      	uxth	r2, r2
 8002ba4:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set DIGIT4 anode (PB1) high
 8002ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002baa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002bae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bb2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002bb6:	8b12      	ldrh	r2, [r2, #24]
 8002bb8:	f042 0202 	orr.w	r2, r2, #2
 8002bbc:	b292      	uxth	r2, r2
 8002bbe:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 5); //set COLON  anode (PC5) high
 8002bc0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002bc4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002bc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002bcc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002bd0:	8b12      	ldrh	r2, [r2, #24]
 8002bd2:	f042 0220 	orr.w	r2, r2, #32
 8002bd6:	b292      	uxth	r2, r2
 8002bd8:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 8002bda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bde:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002be2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002be6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002bea:	8b12      	ldrh	r2, [r2, #24]
 8002bec:	f042 0201 	orr.w	r2, r2, #1
 8002bf0:	b292      	uxth	r2, r2
 8002bf2:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high	
 8002bf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bf8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002bfc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c00:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002c04:	8b12      	ldrh	r2, [r2, #24]
 8002c06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c0a:	b292      	uxth	r2, r2
 8002c0c:	831a      	strh	r2, [r3, #24]
			break;
 8002c0e:	e16f      	b.n	8002ef0 <seg7_update+0x135c>
		case 2: //digit 2
			GPIOC->BSRRL |= (1ul << 2); //set DIGIT1 anode (PC2) high
 8002c10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c14:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002c18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c1c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002c20:	8b12      	ldrh	r2, [r2, #24]
 8002c22:	f042 0204 	orr.w	r2, r2, #4
 8002c26:	b292      	uxth	r2, r2
 8002c28:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRH |= (1ul << 1); //set DIGIT2 anode (PA1) low
 8002c2a:	f04f 0300 	mov.w	r3, #0
 8002c2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002c32:	f04f 0200 	mov.w	r2, #0
 8002c36:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002c3a:	8b52      	ldrh	r2, [r2, #26]
 8002c3c:	f042 0202 	orr.w	r2, r2, #2
 8002c40:	b292      	uxth	r2, r2
 8002c42:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRL |= (1ul << 4); //set DIGIT3 anode (PC4) high
 8002c44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c48:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002c4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c50:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002c54:	8b12      	ldrh	r2, [r2, #24]
 8002c56:	f042 0210 	orr.w	r2, r2, #16
 8002c5a:	b292      	uxth	r2, r2
 8002c5c:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set DIGIT4 anode (PB1) high
 8002c5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c62:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002c66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c6a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002c6e:	8b12      	ldrh	r2, [r2, #24]
 8002c70:	f042 0202 	orr.w	r2, r2, #2
 8002c74:	b292      	uxth	r2, r2
 8002c76:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 5); //set COLON  anode (PC5) high
 8002c78:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002c80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c84:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002c88:	8b12      	ldrh	r2, [r2, #24]
 8002c8a:	f042 0220 	orr.w	r2, r2, #32
 8002c8e:	b292      	uxth	r2, r2
 8002c90:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 8002c92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c96:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002c9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c9e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002ca2:	8b12      	ldrh	r2, [r2, #24]
 8002ca4:	f042 0201 	orr.w	r2, r2, #1
 8002ca8:	b292      	uxth	r2, r2
 8002caa:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high	
 8002cac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cb0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002cb4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cb8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002cbc:	8b12      	ldrh	r2, [r2, #24]
 8002cbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cc2:	b292      	uxth	r2, r2
 8002cc4:	831a      	strh	r2, [r3, #24]
			break;
 8002cc6:	e113      	b.n	8002ef0 <seg7_update+0x135c>
		case 3: //digit 3
			GPIOC->BSRRL |= (1ul << 2); //set DIGIT1 anode (PC2) high
 8002cc8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002ccc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002cd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002cd4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002cd8:	8b12      	ldrh	r2, [r2, #24]
 8002cda:	f042 0204 	orr.w	r2, r2, #4
 8002cde:	b292      	uxth	r2, r2
 8002ce0:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRL |= (1ul << 1); //set DIGIT2 anode (PA1) high
 8002ce2:	f04f 0300 	mov.w	r3, #0
 8002ce6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002cea:	f04f 0200 	mov.w	r2, #0
 8002cee:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002cf2:	8b12      	ldrh	r2, [r2, #24]
 8002cf4:	f042 0202 	orr.w	r2, r2, #2
 8002cf8:	b292      	uxth	r2, r2
 8002cfa:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 4); //set DIGIT3 anode (PC4) low
 8002cfc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d00:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002d04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d08:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002d0c:	8b52      	ldrh	r2, [r2, #26]
 8002d0e:	f042 0210 	orr.w	r2, r2, #16
 8002d12:	b292      	uxth	r2, r2
 8002d14:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 1); //set DIGIT4 anode (PB1) high
 8002d16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d1a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002d1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d22:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002d26:	8b12      	ldrh	r2, [r2, #24]
 8002d28:	f042 0202 	orr.w	r2, r2, #2
 8002d2c:	b292      	uxth	r2, r2
 8002d2e:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 5); //set COLON  anode (PC5) high
 8002d30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d34:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002d38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d3c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002d40:	8b12      	ldrh	r2, [r2, #24]
 8002d42:	f042 0220 	orr.w	r2, r2, #32
 8002d46:	b292      	uxth	r2, r2
 8002d48:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 8002d4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002d52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d56:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002d5a:	8b12      	ldrh	r2, [r2, #24]
 8002d5c:	f042 0201 	orr.w	r2, r2, #1
 8002d60:	b292      	uxth	r2, r2
 8002d62:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high	
 8002d64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d68:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002d6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d70:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002d74:	8b12      	ldrh	r2, [r2, #24]
 8002d76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d7a:	b292      	uxth	r2, r2
 8002d7c:	831a      	strh	r2, [r3, #24]
			break;
 8002d7e:	e0b7      	b.n	8002ef0 <seg7_update+0x135c>
		case 4: //digit 4
			GPIOC->BSRRL |= (1ul << 2); //set DIGIT1 anode (PC2) high
 8002d80:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d84:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002d88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d8c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002d90:	8b12      	ldrh	r2, [r2, #24]
 8002d92:	f042 0204 	orr.w	r2, r2, #4
 8002d96:	b292      	uxth	r2, r2
 8002d98:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRL |= (1ul << 1); //set DIGIT2 anode (PA1) high
 8002d9a:	f04f 0300 	mov.w	r3, #0
 8002d9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002da2:	f04f 0200 	mov.w	r2, #0
 8002da6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002daa:	8b12      	ldrh	r2, [r2, #24]
 8002dac:	f042 0202 	orr.w	r2, r2, #2
 8002db0:	b292      	uxth	r2, r2
 8002db2:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set DIGIT3 anode (PC4) high
 8002db4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002db8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002dbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002dc0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002dc4:	8b12      	ldrh	r2, [r2, #24]
 8002dc6:	f042 0210 	orr.w	r2, r2, #16
 8002dca:	b292      	uxth	r2, r2
 8002dcc:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRH |= (1ul << 1); //set DIGIT4 anode (PB1) low
 8002dce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dd2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002dd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002dda:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002dde:	8b52      	ldrh	r2, [r2, #26]
 8002de0:	f042 0202 	orr.w	r2, r2, #2
 8002de4:	b292      	uxth	r2, r2
 8002de6:	835a      	strh	r2, [r3, #26]
			GPIOC->BSRRL |= (1ul << 5); //set COLON  anode (PC5) high
 8002de8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002dec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002df0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002df4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002df8:	8b12      	ldrh	r2, [r2, #24]
 8002dfa:	f042 0220 	orr.w	r2, r2, #32
 8002dfe:	b292      	uxth	r2, r2
 8002e00:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 8002e02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e06:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002e0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e0e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002e12:	8b12      	ldrh	r2, [r2, #24]
 8002e14:	f042 0201 	orr.w	r2, r2, #1
 8002e18:	b292      	uxth	r2, r2
 8002e1a:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high	
 8002e1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e20:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002e24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e28:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002e2c:	8b12      	ldrh	r2, [r2, #24]
 8002e2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e32:	b292      	uxth	r2, r2
 8002e34:	831a      	strh	r2, [r3, #24]
			break;
 8002e36:	e05b      	b.n	8002ef0 <seg7_update+0x135c>
		case 5: //colon_degree
			GPIOC->BSRRL |= (1ul << 2); //set DIGIT1 anode (PC2) high
 8002e38:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002e3c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002e40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e44:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002e48:	8b12      	ldrh	r2, [r2, #24]
 8002e4a:	f042 0204 	orr.w	r2, r2, #4
 8002e4e:	b292      	uxth	r2, r2
 8002e50:	831a      	strh	r2, [r3, #24]
			GPIOA->BSRRL |= (1ul << 1); //set DIGIT2 anode (PA1) high
 8002e52:	f04f 0300 	mov.w	r3, #0
 8002e56:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002e5a:	f04f 0200 	mov.w	r2, #0
 8002e5e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002e62:	8b12      	ldrh	r2, [r2, #24]
 8002e64:	f042 0202 	orr.w	r2, r2, #2
 8002e68:	b292      	uxth	r2, r2
 8002e6a:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRL |= (1ul << 4); //set DIGIT3 anode (PC4) high
 8002e6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002e70:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002e74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e78:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002e7c:	8b12      	ldrh	r2, [r2, #24]
 8002e7e:	f042 0210 	orr.w	r2, r2, #16
 8002e82:	b292      	uxth	r2, r2
 8002e84:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 1); //set DIGIT4 anode (PB1) high
 8002e86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002e8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e92:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002e96:	8b12      	ldrh	r2, [r2, #24]
 8002e98:	f042 0202 	orr.w	r2, r2, #2
 8002e9c:	b292      	uxth	r2, r2
 8002e9e:	831a      	strh	r2, [r3, #24]
			GPIOC->BSRRH |= (1ul << 5); //set COLON  anode (PC5) low
 8002ea0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002ea4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002ea8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002eac:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002eb0:	8b52      	ldrh	r2, [r2, #26]
 8002eb2:	f042 0220 	orr.w	r2, r2, #32
 8002eb6:	b292      	uxth	r2, r2
 8002eb8:	835a      	strh	r2, [r3, #26]
			GPIOB->BSRRL |= (1ul << 0); //set  AN_G  anode (PB0) high
 8002eba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ebe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002ec2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ec6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002eca:	8b12      	ldrh	r2, [r2, #24]
 8002ecc:	f042 0201 	orr.w	r2, r2, #1
 8002ed0:	b292      	uxth	r2, r2
 8002ed2:	831a      	strh	r2, [r3, #24]
			GPIOB->BSRRL |= (1ul << 11); //set AN_R   anode (PB11) high	
 8002ed4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ed8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002edc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ee0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002ee4:	8b12      	ldrh	r2, [r2, #24]
 8002ee6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002eea:	b292      	uxth	r2, r2
 8002eec:	831a      	strh	r2, [r3, #24]
			break;
 8002eee:	bf00      	nop
}
	//clock anode driver
	GPIOC->BSRRH |= (1ul << 11); //set AN_CLK (PC11) low
 8002ef0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002ef4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002ef8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002efc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002f00:	8b52      	ldrh	r2, [r2, #26]
 8002f02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f06:	b292      	uxth	r2, r2
 8002f08:	835a      	strh	r2, [r3, #26]
	GPIOC->BSRRL |= (1ul << 11); //set AN_CLK (PC11) high
 8002f0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f0e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002f12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f16:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002f1a:	8b12      	ldrh	r2, [r2, #24]
 8002f1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f20:	b292      	uxth	r2, r2
 8002f22:	831a      	strh	r2, [r3, #24]

	//enable anode driver
	GPIOB->BSRRH |= (1ul << 4); //set AN_EN (PB4) low b/c active low
 8002f24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f28:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002f2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f30:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002f34:	8b52      	ldrh	r2, [r2, #26]
 8002f36:	f042 0210 	orr.w	r2, r2, #16
 8002f3a:	b292      	uxth	r2, r2
 8002f3c:	835a      	strh	r2, [r3, #26]
	
	//enable cathode driver
	GPIOC->BSRRH |= (1ul << 1); //set CA_EN (PC1) low b/c active low
 8002f3e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f42:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002f46:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f4a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002f4e:	8b52      	ldrh	r2, [r2, #26]
 8002f50:	f042 0202 	orr.w	r2, r2, #2
 8002f54:	b292      	uxth	r2, r2
 8002f56:	835a      	strh	r2, [r3, #26]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f107 070c 	add.w	r7, r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr

08002f64 <main>:

/*----------------------------------------------------------------------------
  MAIN function
 *----------------------------------------------------------------------------*/

int main (void) {
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
	//int num_int;
	
	//sub_uchar_from_quad_example();
	//num_int = atoi(num_char); //assum number between 0-9
	
  int32_t num = -1; 
 8002f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f6e:	60fb      	str	r3, [r7, #12]
  int32_t dir =  1;
 8002f70:	f04f 0301 	mov.w	r3, #1
 8002f74:	60bb      	str	r3, [r7, #8]
  uint32_t btns = 0;
 8002f76:	f04f 0300 	mov.w	r3, #0
 8002f7a:	603b      	str	r3, [r7, #0]
	
	
	//asmLDR_examples();
	//asmSTR_examples();
 
  SystemCoreClock = 168000000; 	//!!found in system_stm32f4xx.c, added here instead of as global
 8002f7c:	f240 23e0 	movw	r3, #736	; 0x2e0
 8002f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f84:	f44f 42f4 	mov.w	r2, #31232	; 0x7a00
 8002f88:	f6c0 2203 	movt	r2, #2563	; 0xa03
 8002f8c:	601a      	str	r2, [r3, #0]
							   //becaus we're trying to avoid need to have crt0.o

 
 
  SystemCoreClockUpdate();                      /* Get Core Clock Frequency   */
 8002f8e:	f7fd febb 	bl	8000d08 <SystemCoreClockUpdate>
  if (SysTick_Config(SystemCoreClock / 1000)) { /* SysTick 1 msec interrupts  */
 8002f92:	f240 23e0 	movw	r3, #736	; 0x2e0
 8002f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8002fa0:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8002fa4:	fba3 1302 	umull	r1, r3, r3, r2
 8002fa8:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fd ff73 	bl	8000e98 <SysTick_Config>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d000      	beq.n	8002fba <main+0x56>
    while (1);                                  /* Capture error              */
 8002fb8:	e7fe      	b.n	8002fb8 <main+0x54>
  }
	SEG7_Init();
 8002fba:	f7fd fb8f 	bl	80006dc <SEG7_Init>
	switch_init();
 8002fbe:	f7fd f9db 	bl	8000378 <switch_init>
  LED_Init();
 8002fc2:	f7fd fde1 	bl	8000b88 <LED_Init>
  BTN_Init();    	
 8002fc6:	f7fe fca7 	bl	8001918 <BTN_Init>
  int toggle=0;
 8002fca:	f04f 0300 	mov.w	r3, #0
 8002fce:	607b      	str	r3, [r7, #4]
	
  while(1) {                                    // Loop forever 
		btns = BTN_Get();                           // Read button states       
 8002fd0:	f7fe fce4 	bl	800199c <BTN_Get>
 8002fd4:	6038      	str	r0, [r7, #0]

    if (btns != (1UL << 0)) {
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d03f      	beq.n	800305c <main+0xf8>
      // Calculate 'num': 0,1,...,LED_NUM-1,LED_NUM-1,...,1,0,0,...
      num += dir;
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	18d3      	adds	r3, r2, r3
 8002fe2:	60fb      	str	r3, [r7, #12]
      if (num == LED_NUM) { dir = -1; num =  LED_NUM-1; } 
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2b04      	cmp	r3, #4
 8002fe8:	d106      	bne.n	8002ff8 <main+0x94>
 8002fea:	f04f 33ff 	mov.w	r3, #4294967295
 8002fee:	60bb      	str	r3, [r7, #8]
 8002ff0:	f04f 0303 	mov.w	r3, #3
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	e008      	b.n	800300a <main+0xa6>
      else if   (num < 0) { dir =  1; num =  0;         }
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	da05      	bge.n	800300a <main+0xa6>
 8002ffe:	f04f 0301 	mov.w	r3, #1
 8003002:	60bb      	str	r3, [r7, #8]
 8003004:	f04f 0300 	mov.w	r3, #0
 8003008:	60fb      	str	r3, [r7, #12]

			if (toggle==0) {  	//LED and Delay in Assembly
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d111      	bne.n	8003034 <main+0xd0>
				asmLED_ON (num);
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	f7fd f882 	bl	800011a <asmLED_ON>
				MyasmDelay(50);
 8003016:	f04f 0032 	mov.w	r0, #50	; 0x32
 800301a:	f7fd f872 	bl	8000102 <MyasmDelay>
				asmLED_OFF(num);
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f7fd f887 	bl	8000132 <asmLED_OFF>
				MyasmDelay(100);
 8003024:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003028:	f7fd f86b 	bl	8000102 <MyasmDelay>
				toggle=1;
 800302c:	f04f 0301 	mov.w	r3, #1
 8003030:	607b      	str	r3, [r7, #4]
    else {
      LED_Out (0x0F);
      Delay(10);                                // Delay 10ms
    }

  }
 8003032:	e7cd      	b.n	8002fd0 <main+0x6c>
				asmLED_OFF(num);
				MyasmDelay(100);
				toggle=1;
			}
			else {							//LED and Delay in C
				LED_On (num);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4618      	mov	r0, r3
 8003038:	f7fd fe0c 	bl	8000c54 <LED_On>
				Delay(50);
 800303c:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003040:	f7fe fc4e 	bl	80018e0 <Delay>
				LED_Off(num);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	4618      	mov	r0, r3
 8003048:	f7fd fe1e 	bl	8000c88 <LED_Off>
				Delay(100);
 800304c:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003050:	f7fe fc46 	bl	80018e0 <Delay>
				toggle=0;
 8003054:	f04f 0300 	mov.w	r3, #0
 8003058:	607b      	str	r3, [r7, #4]
    else {
      LED_Out (0x0F);
      Delay(10);                                // Delay 10ms
    }

  }
 800305a:	e7b9      	b.n	8002fd0 <main+0x6c>
			}
			
			
    }
    else {
      LED_Out (0x0F);
 800305c:	f04f 000f 	mov.w	r0, #15
 8003060:	f7fd fe2c 	bl	8000cbc <LED_Out>
      Delay(10);                                // Delay 10ms
 8003064:	f04f 000a 	mov.w	r0, #10
 8003068:	f7fe fc3a 	bl	80018e0 <Delay>
    }

  }
 800306c:	e7b0      	b.n	8002fd0 <main+0x6c>
 800306e:	bf00      	nop

08003070 <led_mask>:
 8003070:	1000 0000 2000 0000 4000 0000 8000 0000     ..... ...@......
>>>>>>> parent of 01fa8d1... edge triggering on seg7 display update works
