// Seed: 3746019549
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    input uwire id_3
);
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0
    , id_4,
    input  supply0 id_1,
    input  supply1 id_2
);
  assign id_4[1'b0] = id_4;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_2
  );
  wire id_5;
endmodule
module module_2 (
    input  tri  id_0,
    input  wire id_1
    , id_4,
    output wor  id_2
);
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_3 #(
    parameter id_1 = 32'd0,
    parameter id_2 = 32'd36,
    parameter id_3 = 32'd52,
    parameter id_4 = 32'd99
);
  defparam id_1.id_2 = id_1, id_3.id_4 = 1;
  wire id_5;
  wor  id_6 = id_4;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_3 modCall_1 ();
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
