<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPURegisterBankInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;15.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1AMDGPURegisterBankInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::AMDGPURegisterBankInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">Target/AMDGPU/AMDGPURegisterBankInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AMDGPURegisterBankInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPURegisterBankInfo__inherit__graph.png" border="0" usemap="#allvm_1_1AMDGPURegisterBankInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1AMDGPURegisterBankInfo_inherit__map" id="allvm_1_1AMDGPURegisterBankInfo_inherit__map">
<area shape="rect" title=" " alt="" coords="17,153,231,178"/>
<area shape="rect" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="5,79,243,105"/>
<area shape="poly" title=" " alt="" coords="127,119,127,152,121,152,121,119"/>
<area shape="rect" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks." alt="" coords="47,5,201,31"/>
<area shape="poly" title=" " alt="" coords="127,46,127,79,121,79,121,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::AMDGPURegisterBankInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPURegisterBankInfo__coll__graph.png" border="0" usemap="#allvm_1_1AMDGPURegisterBankInfo_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1AMDGPURegisterBankInfo_coll__map" id="allvm_1_1AMDGPURegisterBankInfo_coll__map">
<area shape="rect" title=" " alt="" coords="2347,1775,2561,1801"/>
<area shape="rect" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="2002,1747,2239,1773"/>
<area shape="poly" title=" " alt="" coords="2255,1768,2347,1776,2347,1781,2254,1774"/>
<area shape="rect" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks." alt="" coords="1708,1747,1862,1773"/>
<area shape="poly" title=" " alt="" coords="1877,1757,2001,1757,2001,1762,1877,1762"/>
<area shape="rect" href="classllvm_1_1RegisterBank.html" title="This class implements the register bank concept." alt="" coords="1290,1718,1422,1743"/>
<area shape="poly" title=" " alt="" coords="1437,1733,1707,1752,1707,1757,1437,1738"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="48,1247,121,1273"/>
<area shape="poly" title=" " alt="" coords="99,1285,134,1344,159,1375,189,1400,244,1421,340,1445,603,1495,1028,1562,1155,1580,1254,1591,1353,1602,1480,1622,1575,1637,1615,1647,1665,1667,1697,1685,1727,1706,1772,1744,1768,1748,1723,1710,1694,1689,1663,1671,1614,1652,1574,1642,1479,1628,1353,1607,1253,1596,1154,1586,1027,1568,602,1500,339,1450,242,1426,186,1405,155,1379,129,1347,95,1288"/>
<area shape="rect" href="classllvm_1_1GCNSubtarget.html" title=" " alt="" coords="2051,746,2190,771"/>
<area shape="poly" title=" " alt="" coords="135,1248,403,1196,527,1171,583,1157,589,1149,593,1140,593,1120,594,1100,598,1089,606,1079,632,1060,657,1047,683,1039,708,1035,758,1037,808,1046,857,1054,906,1056,930,1051,954,1043,978,1029,1001,1010,1011,996,1015,983,1012,953,1010,923,1014,908,1025,894,1078,851,1129,819,1178,796,1227,781,1275,773,1323,770,1420,778,1521,795,1630,812,1688,817,1749,820,1813,817,1882,809,1981,790,2067,769,2068,774,1982,795,1882,814,1814,822,1749,825,1687,823,1629,817,1520,800,1419,783,1323,776,1276,778,1228,786,1180,801,1131,824,1081,855,1029,898,1019,910,1015,924,1017,953,1020,983,1016,999,1005,1013,981,1034,956,1048,931,1057,907,1061,857,1060,807,1051,758,1043,708,1040,684,1044,659,1052,634,1064,610,1083,603,1092,599,1101,599,1120,598,1141,594,1152,585,1162,529,1176,404,1202,136,1253"/>
<area shape="rect" href="classllvm_1_1AMDGPUSubtarget.html" title=" " alt="" coords="406,510,574,535"/>
<area shape="poly" title=" " alt="" coords="96,1232,129,1152,147,1101,161,1050,165,994,163,919,167,847,174,818,186,797,208,780,232,774,256,776,280,782,303,787,326,789,348,784,370,769,385,749,391,729,391,708,387,687,380,642,383,617,393,592,407,573,424,557,459,533,462,538,428,561,411,577,398,594,388,619,386,642,392,686,396,708,396,729,390,751,374,773,350,789,327,794,303,792,279,787,255,781,232,780,211,785,190,800,179,820,172,848,169,919,170,994,166,1051,152,1103,134,1154,101,1234"/>
<area shape="rect" href="classllvm_1_1InstrItineraryData.html" title="Itinerary data supplied by a subtarget to be used by a target." alt="" coords="1708,1260,1862,1286"/>
<area shape="poly" title=" " alt="" coords="104,1283,140,1325,163,1346,189,1361,231,1378,268,1388,301,1392,333,1393,402,1387,488,1382,1357,1382,1415,1379,1474,1371,1587,1344,1684,1312,1753,1284,1755,1289,1686,1317,1589,1349,1475,1376,1416,1385,1357,1388,489,1388,402,1392,334,1398,301,1398,267,1393,229,1383,186,1366,160,1350,136,1329,100,1287"/>
<area shape="rect" href="structllvm_1_1MCSchedModel.html" title="Machine model for scheduling, bundling, and heuristics." alt="" coords="1283,1082,1429,1107"/>
<area shape="poly" title=" " alt="" coords="136,1262,279,1276,467,1290,653,1298,730,1297,788,1291,869,1274,951,1252,1108,1199,1238,1146,1326,1105,1328,1110,1241,1150,1109,1204,953,1257,870,1280,788,1297,730,1302,653,1303,467,1296,279,1281,136,1268"/>
<area shape="rect" href="structllvm_1_1MCProcResourceDesc.html" title="Define a kind of processor resource that will be modeled by the scheduler." alt="" coords="396,1322,584,1347"/>
<area shape="poly" title=" " alt="" coords="109,1282,144,1312,166,1326,189,1337,249,1351,312,1355,372,1352,424,1345,425,1350,372,1357,312,1360,248,1356,187,1342,163,1331,141,1317,105,1286"/>
<area shape="rect" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class." alt="" coords="402,870,578,895"/>
<area shape="poly" title=" " alt="" coords="102,1233,138,1194,161,1174,187,1159,214,1149,240,1146,286,1151,308,1154,329,1152,349,1144,370,1128,387,1102,392,1077,390,1050,383,1024,376,997,373,969,377,940,394,911,416,894,420,898,398,915,382,942,378,969,381,996,388,1022,395,1050,398,1077,392,1104,374,1131,352,1149,330,1157,308,1159,286,1157,240,1151,215,1154,189,1163,164,1179,142,1198,106,1236"/>
<area shape="rect" href="structllvm_1_1MCExtraProcessorInfo.html" title="Provide extra details about the machine processor." alt="" coords="815,875,1001,901"/>
<area shape="poly" title=" " alt="" coords="134,1240,370,1155,379,1141,382,1126,380,1097,378,1067,383,1052,394,1037,416,1018,438,1007,460,1002,481,1001,528,1002,554,1001,583,995,745,944,871,899,872,904,746,949,585,1000,555,1006,528,1008,481,1006,460,1007,440,1012,419,1022,398,1040,388,1054,384,1068,385,1097,388,1127,384,1143,373,1159,136,1245"/>
<area shape="rect" href="structllvm_1_1MCRegisterCostEntry.html" title="Specify the cost of a register definition in terms of number of physical register allocated at regist..." alt="" coords="399,816,581,842"/>
<area shape="poly" title=" " alt="" coords="95,1232,129,1152,161,1050,165,1007,165,950,170,895,176,872,186,856,215,846,267,839,398,830,398,835,268,844,216,851,189,860,181,875,175,896,171,950,170,1007,166,1051,134,1153,100,1234"/>
<area shape="rect" href="structllvm_1_1InstrStage.html" title="These values represent a non&#45;pipelined step in the execution of an instruction." alt="" coords="433,1611,547,1637"/>
<area shape="poly" title=" " alt="" coords="93,1286,102,1330,120,1383,149,1437,167,1460,189,1481,212,1494,234,1501,276,1500,321,1497,346,1501,373,1511,408,1533,438,1560,481,1609,477,1612,435,1564,404,1537,370,1515,344,1506,321,1502,277,1506,233,1506,210,1499,186,1485,163,1464,144,1440,116,1385,97,1332,87,1288"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1264,1942,1448,2012"/>
<area shape="poly" title=" " alt="" coords="1463,1968,1514,1959,1568,1942,1618,1917,1662,1882,1670,1870,1673,1858,1673,1834,1672,1808,1676,1795,1686,1782,1706,1768,1709,1772,1690,1786,1681,1797,1677,1809,1678,1833,1679,1859,1675,1873,1666,1886,1621,1922,1570,1947,1516,1964,1463,1974"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="612,1992,784,2048"/>
<area shape="poly" title=" " alt="" coords="769,2051,863,2087,918,2103,977,2115,1037,2120,1097,2117,1154,2103,1207,2078,1216,2066,1219,2053,1221,2038,1230,2023,1262,2001,1265,2005,1234,2027,1226,2040,1224,2054,1221,2069,1210,2082,1156,2108,1097,2122,1037,2125,976,2120,917,2108,861,2093,767,2056"/>
<area shape="rect" href="classllvm_1_1DebugEpochBase.html" title=" " alt="" coords="5,1864,164,1890"/>
<area shape="poly" title=" " alt="" coords="147,1892,188,1902,418,1957,612,1999,611,2004,417,1962,187,1908,146,1897"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="404,1883,576,1938"/>
<area shape="poly" title=" " alt="" coords="179,1882,404,1901,403,1906,178,1887"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="612,2113,784,2169"/>
<area shape="poly" title=" " alt="" coords="114,1898,148,1925,189,1951,300,2004,415,2050,523,2088,613,2115,611,2120,521,2093,413,2055,298,2009,186,1955,145,1929,110,1902"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="612,1672,784,1728"/>
<area shape="poly" title=" " alt="" coords="101,1851,137,1810,160,1790,186,1773,240,1750,296,1732,411,1707,521,1696,612,1694,612,1699,521,1702,412,1713,298,1737,242,1755,189,1778,164,1794,141,1814,105,1854"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="822,1691,993,1746"/>
<area shape="poly" title=" " alt="" coords="142,1857,187,1845,355,1809,486,1786,788,1737,821,1731,822,1736,788,1742,487,1791,356,1814,188,1850,143,1862"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="612,1816,784,1872"/>
<area shape="poly" title=" " alt="" coords="178,1869,612,1846,612,1851,179,1875"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="812,1890,1003,1931"/>
<area shape="poly" title=" " alt="" coords="960,1935,993,1950,1028,1961,1088,1972,1150,1978,1264,1980,1263,1985,1150,1983,1088,1977,1027,1966,991,1955,957,1940"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1264,2036,1448,2107"/>
<area shape="poly" title=" " alt="" coords="933,1941,973,1989,999,2012,1029,2030,1086,2052,1148,2066,1208,2072,1263,2074,1263,2079,1208,2078,1147,2071,1085,2058,1026,2035,996,2016,970,1993,929,1945"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1232,1637,1480,1693"/>
<area shape="poly" title=" " alt="" coords="931,1876,972,1829,1026,1783,1068,1761,1128,1737,1261,1691,1263,1696,1130,1742,1070,1766,1029,1787,976,1832,935,1880"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1264,1767,1448,1838"/>
<area shape="poly" title=" " alt="" coords="998,1883,1027,1876,1263,1820,1264,1825,1028,1881,999,1888"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1239,1862,1473,1903"/>
<area shape="poly" title=" " alt="" coords="1018,1911,1111,1911,1208,1906,1249,1901,1249,1906,1209,1911,1111,1916,1018,1917"/>
<area shape="poly" title=" " alt="" coords="590,1908,811,1908,811,1913,590,1913"/>
<area shape="poly" title=" " alt="" coords="1462,2067,1515,2058,1569,2042,1620,2017,1642,2001,1662,1981,1676,1956,1681,1932,1678,1908,1673,1883,1667,1859,1665,1833,1670,1808,1686,1782,1706,1767,1709,1771,1690,1785,1675,1810,1670,1834,1672,1858,1678,1882,1684,1907,1686,1932,1681,1958,1666,1984,1645,2005,1623,2022,1571,2047,1516,2063,1463,2072"/>
<area shape="poly" title=" " alt="" coords="798,2146,886,2148,989,2148,1099,2141,1208,2125,1274,2105,1276,2110,1209,2130,1100,2146,989,2153,886,2154,798,2151"/>
<area shape="poly" title=" " alt="" coords="1495,1683,1664,1718,1747,1744,1745,1749,1663,1724,1494,1689"/>
<area shape="poly" title=" " alt="" coords="798,1678,812,1676,923,1663,1010,1658,1208,1660,1232,1660,1232,1665,1208,1665,1010,1664,923,1669,812,1681,799,1683"/>
<area shape="poly" title=" " alt="" coords="1463,1789,1663,1769,1707,1765,1708,1770,1664,1775,1463,1795"/>
<area shape="poly" title=" " alt="" coords="1009,1731,1209,1766,1264,1778,1263,1783,1208,1772,1008,1736"/>
<area shape="poly" title=" " alt="" coords="1487,1866,1576,1844,1621,1828,1662,1807,1674,1795,1686,1782,1710,1771,1712,1775,1689,1786,1678,1798,1665,1811,1623,1833,1578,1849,1488,1871"/>
<area shape="poly" title=" " alt="" coords="798,1819,907,1800,1026,1784,1083,1781,1135,1782,1178,1788,1210,1800,1220,1812,1224,1825,1226,1837,1234,1848,1251,1859,1248,1864,1230,1852,1221,1839,1218,1826,1216,1814,1207,1805,1176,1793,1134,1787,1083,1786,1027,1790,907,1805,799,1825"/>
<area shape="poly" title=" " alt="" coords="2133,785,2451,1773,2446,1775,2128,786"/>
<area shape="rect" href="classAMDGPUGenSubtargetInfo.html" title=" " alt="" coords="1694,558,1876,583"/>
<area shape="poly" title=" " alt="" coords="1892,572,1936,582,1979,600,2025,633,2064,674,2094,713,2114,744,2110,747,2090,716,2060,677,2022,637,1977,605,1935,588,1890,578"/>
<area shape="poly" title=" " alt="" coords="517,543,558,574,609,600,689,621,754,625,821,621,906,618,1786,618,1835,622,1884,633,1931,649,1975,668,2051,709,2103,743,2100,747,2048,713,1973,672,1929,654,1882,638,1834,628,1786,624,906,624,821,627,754,631,689,626,607,605,555,579,514,547"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="62,376,107,402"/>
<area shape="poly" title=" " alt="" coords="89,361,100,322,119,275,147,229,165,209,186,192,226,170,262,157,296,152,330,152,401,161,489,168,1786,168,1835,173,1880,189,1919,214,1954,246,1985,284,2012,328,2035,375,2055,424,2085,524,2105,618,2121,745,2116,745,2099,619,2080,525,2050,426,2030,377,2007,330,1981,288,1950,250,1916,218,1877,194,1834,178,1786,173,488,173,400,166,330,157,297,157,264,162,228,174,189,197,169,213,151,232,124,277,105,323,94,362"/>
<area shape="poly" title=" " alt="" coords="122,388,256,398,324,407,373,420,407,439,437,463,480,507,476,511,433,467,404,443,371,425,323,412,255,403,122,393"/>
<area shape="poly" title=" " alt="" coords="91,361,104,327,123,289,151,252,186,223,235,201,278,196,322,204,373,223,438,253,495,286,543,322,584,360,620,401,652,442,708,528,764,616,828,702,868,744,913,785,966,823,1029,860,1054,871,1077,876,1119,876,1161,878,1185,885,1210,897,1237,917,1261,941,1303,993,1333,1043,1351,1080,1347,1083,1328,1046,1298,996,1257,945,1233,922,1207,902,1183,890,1161,883,1119,882,1076,881,1052,876,1026,865,963,828,910,789,864,748,824,706,759,619,704,531,648,445,616,404,581,364,540,326,492,291,436,258,371,227,320,209,278,201,237,206,189,227,154,255,128,291,108,330,96,363"/>
<area shape="rect" href="structllvm_1_1MCRegisterFileDesc.html" title="A register file descriptor." alt="" coords="402,606,578,631"/>
<area shape="poly" title=" " alt="" coords="108,411,143,447,189,479,215,490,238,495,281,496,323,498,347,505,373,517,387,531,398,546,435,577,470,603,467,607,432,582,394,549,382,534,370,522,345,510,323,504,280,501,237,500,213,495,186,484,140,451,104,415"/>
<area shape="poly" title=" " alt="" coords="95,415,107,451,126,494,154,536,189,570,213,582,236,587,280,583,324,579,348,584,374,598,422,690,484,814,479,817,417,692,370,602,346,589,324,584,280,588,236,592,211,587,186,574,149,539,122,497,102,453,90,417"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="61,603,108,629"/>
<area shape="poly" title=" " alt="" coords="92,588,106,556,126,521,152,487,186,461,235,442,277,439,320,448,372,461,427,482,470,507,468,511,425,487,371,466,319,453,277,445,236,447,189,466,156,491,130,524,111,559,97,590"/>
<area shape="poly" title=" " alt="" coords="94,643,143,882,171,1003,190,1061,211,1076,234,1082,257,1081,280,1078,304,1074,327,1074,351,1081,374,1098,387,1117,394,1136,392,1173,387,1212,389,1232,398,1253,412,1274,430,1292,467,1319,464,1323,427,1296,408,1277,393,1256,384,1233,382,1212,386,1173,388,1137,383,1119,370,1102,348,1086,327,1079,304,1079,281,1083,257,1087,233,1087,209,1081,186,1064,166,1005,138,884,89,644"/>
<area shape="poly" title=" " alt="" coords="108,638,143,672,189,703,215,712,240,714,285,710,307,707,329,709,351,717,374,734,385,749,389,764,387,794,385,824,388,838,398,853,417,867,414,871,394,856,383,840,379,824,382,794,384,765,380,751,370,738,348,722,328,714,307,713,286,715,240,720,214,717,186,708,140,676,104,641"/>
<area shape="poly" title=" " alt="" coords="112,591,146,569,187,552,238,540,280,536,321,540,372,552,401,562,429,575,473,603,470,607,426,580,399,567,371,557,320,545,279,541,239,545,188,557,149,574,115,596"/>
<area shape="rect" href="classllvm_1_1Triple.html" title="Triple &#45; Helper class for working with autoconf configuration names." alt="" coords="1742,659,1828,685"/>
<area shape="poly" title=" " alt="" coords="1843,683,1979,718,2070,742,2068,748,1977,724,1841,689"/>
<area shape="rect" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html" title=" " alt="" coords="1705,709,1865,749"/>
<area shape="poly" title=" " alt="" coords="1880,735,2051,750,2050,755,1880,740"/>
<area shape="poly" title=" " alt="" coords="1800,1246,2109,770,2113,773,1805,1249"/>
<area shape="poly" title=" " alt="" coords="1403,1111,1753,1257,1751,1262,1401,1116"/>
<area shape="poly" title=" " alt="" coords="1313,1066,1326,1058,1356,1055,1381,1057,1397,1063,1401,1073,1394,1083,1390,1079,1396,1072,1393,1067,1380,1062,1356,1060,1328,1063,1316,1070"/>
<area shape="poly" title=" " alt="" coords="599,1335,757,1336,938,1327,1024,1317,1101,1302,1164,1282,1188,1270,1206,1256,1216,1245,1220,1233,1220,1207,1218,1179,1222,1165,1230,1150,1262,1123,1300,1105,1302,1110,1265,1127,1234,1153,1227,1167,1223,1180,1225,1207,1226,1234,1221,1247,1210,1260,1191,1275,1166,1287,1102,1307,1025,1322,938,1332,757,1341,599,1341"/>
<area shape="rect" title=" " alt="" coords="65,1560,104,1586"/>
<area shape="poly" title=" " alt="" coords="118,1572,258,1577,476,1580,736,1578,1003,1565,1193,1556,1342,1550,1412,1542,1486,1527,1568,1502,1663,1465,1733,1432,1785,1399,1830,1357,1880,1297,1916,1242,1936,1194,1952,1144,1976,1081,2111,770,2116,772,1980,1083,1957,1146,1941,1196,1921,1244,1884,1300,1834,1361,1788,1403,1736,1437,1665,1470,1570,1507,1488,1532,1413,1547,1342,1556,1193,1561,1003,1570,736,1584,476,1586,258,1582,118,1577"/>
<area shape="poly" title=" " alt="" coords="118,1566,371,1526,394,1507,414,1484,447,1433,470,1383,482,1347,487,1348,475,1385,452,1435,419,1487,397,1511,373,1530,119,1571"/>
<area shape="poly" title=" " alt="" coords="118,1583,188,1604,253,1614,319,1619,433,1622,432,1628,319,1625,253,1619,187,1609,117,1588"/>
<area shape="poly" title=" " alt="" coords="560,897,1301,1078,1300,1084,559,902"/>
<area shape="rect" href="classuint16__t.html" title=" " alt="" coords="51,1012,118,1038"/>
<area shape="poly" title=" " alt="" coords="133,1029,195,1035,266,1039,329,1035,353,1030,370,1021,380,1010,385,998,383,970,381,941,384,926,394,911,419,893,422,898,398,915,389,928,386,942,388,970,390,998,385,1012,373,1025,355,1035,330,1041,266,1044,195,1041,132,1034"/>
<area shape="rect" href="structllvm_1_1InstrItinerary.html" title="An itinerary represents the scheduling information for an instruction." alt="" coords="845,1082,971,1107"/>
<area shape="poly" title=" " alt="" coords="98,1051,112,1079,132,1111,157,1141,189,1164,236,1181,276,1182,371,1164,433,1153,481,1141,526,1123,583,1096,594,1087,607,1079,672,1065,738,1064,801,1069,853,1078,852,1083,800,1074,738,1069,673,1071,609,1083,597,1091,585,1101,528,1128,482,1146,434,1158,372,1169,277,1188,235,1186,186,1169,154,1145,128,1114,108,1082,94,1053"/>
<area shape="poly" title=" " alt="" coords="83,997,86,933,99,849,112,805,131,762,155,722,186,688,209,672,231,663,252,659,273,660,318,663,343,662,371,657,455,629,457,634,372,662,344,667,318,668,273,665,252,665,232,668,211,676,189,692,159,726,135,764,117,807,105,850,91,933,88,997"/>
<area shape="poly" title=" " alt="" coords="980,1109,1212,1162,1504,1224,1708,1259,1707,1264,1503,1229,1211,1167,979,1114"/>
<area shape="poly" title=" " alt="" coords="986,1092,1282,1092,1282,1097,986,1097"/>
<area shape="rect" title=" " alt="" coords="460,1216,520,1242"/>
<area shape="poly" title=" " alt="" coords="533,1220,560,1211,582,1195,592,1178,592,1159,594,1140,606,1122,640,1111,702,1104,844,1094,844,1100,702,1109,641,1117,610,1126,599,1142,598,1159,597,1179,586,1199,562,1216,535,1225"/>
<area shape="poly" title=" " alt="" coords="980,902,1028,912,1079,918,1121,919,1161,924,1210,943,1256,974,1296,1012,1327,1050,1348,1079,1344,1082,1323,1053,1292,1016,1252,978,1207,947,1160,929,1121,924,1079,923,1027,917,979,907"/>
<area shape="poly" title=" " alt="" coords="525,637,887,872,884,876,522,642"/>
<area shape="poly" title=" " alt="" coords="596,841,814,872,814,877,595,846"/>
<area shape="poly" title=" " alt="" coords="525,1601,648,1537,728,1503,811,1476,878,1461,940,1452,998,1447,1052,1447,1153,1454,1248,1465,1341,1473,1438,1470,1489,1462,1544,1449,1601,1429,1662,1401,1700,1376,1732,1344,1774,1285,1778,1288,1736,1347,1704,1380,1665,1406,1603,1434,1545,1454,1491,1467,1439,1475,1341,1478,1248,1471,1153,1459,1052,1452,998,1453,940,1457,879,1466,813,1481,730,1508,651,1542,527,1605"/>
<area shape="rect" href="classuint64__t.html" title=" " alt="" coords="51,1688,118,1714"/>
<area shape="poly" title=" " alt="" coords="133,1700,243,1697,308,1690,371,1677,423,1658,466,1635,468,1639,425,1662,372,1683,308,1696,243,1703,133,1706"/>
<area shape="rect" title=" " alt="" coords="22,1639,147,1665"/>
<area shape="poly" title=" " alt="" coords="161,1654,262,1656,371,1649,443,1634,445,1640,372,1655,262,1661,161,1659"/>
<area shape="rect" href="classllvm_1_1SelectionDAGTargetInfo.html" title="Targets can subclass this to parameterize the SelectionDAG lowering and instruction selection process..." alt="" coords="1688,774,1882,799"/>
<area shape="poly" title=" " alt="" coords="1897,777,1978,771,2050,764,2051,769,1978,776,1897,782"/>
<area shape="rect" href="classllvm_1_1SIRegisterInfo.html" title=" " alt="" coords="2052,1796,2189,1822"/>
<area shape="poly" title=" " alt="" coords="2204,1802,2323,1795,2347,1793,2347,1798,2324,1800,2204,1807"/>
<area shape="rect" href="classAMDGPUGenRegisterInfo.html" title=" " alt="" coords="1697,1796,1873,1822"/>
<area shape="poly" title=" " alt="" coords="1887,1806,2051,1806,2051,1812,1887,1812"/>
<area shape="rect" href="classllvm_1_1SIInstrInfo.html" title=" " alt="" coords="2064,1846,2178,1871"/>
<area shape="poly" title=" " alt="" coords="2192,1844,2323,1819,2404,1799,2405,1804,2324,1824,2193,1849"/>
<area shape="rect" href="classAMDGPUGenInstrInfo.html" title=" " alt="" coords="1709,1846,1861,1871"/>
<area shape="poly" title=" " alt="" coords="1876,1856,2063,1856,2063,1861,1876,1861"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4a2188152bd06bdcbbbc6e200395a6d0" id="r_a4a2188152bd06bdcbbbc6e200395a6d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4a2188152bd06bdcbbbc6e200395a6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d33fd387b81b22c1074a78d30192fea" id="r_a1d33fd387b81b22c1074a78d30192fea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a> (<a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1d33fd387b81b22c1074a78d30192fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578172134538b718906c8255c4d0eb6a" id="r_a578172134538b718906c8255c4d0eb6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt; Range, <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a578172134538b718906c8255c4d0eb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize instruction <code>MI</code> where operands in <code>OpIndices</code> must be SGPRs.  <br /></td></tr>
<tr class="separator:a578172134538b718906c8255c4d0eb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af693d8401a06eab53b8b5b2d6df05243" id="r_af693d8401a06eab53b8b5b2d6df05243"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af693d8401a06eab53b8b5b2d6df05243">buildReadFirstLane</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Src) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af693d8401a06eab53b8b5b2d6df05243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8054fd66e07e0d1b528b890a8554a290" id="r_a8054fd66e07e0d1b528b890a8554a290"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8054fd66e07e0d1b528b890a8554a290">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8054fd66e07e0d1b528b890a8554a290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24440df02989c99abd91167e9e143e1" id="r_af24440df02989c99abd91167e9e143e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af24440df02989c99abd91167e9e143e1">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af24440df02989c99abd91167e9e143e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08f356ffc589b235ea7a767ed09331d" id="r_ac08f356ffc589b235ea7a767ed09331d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac08f356ffc589b235ea7a767ed09331d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed896b56b0c65ef8efa59f57678b23e" id="r_abed896b56b0c65ef8efa59f57678b23e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abed896b56b0c65ef8efa59f57678b23e">applyMappingDynStackAlloc</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abed896b56b0c65ef8efa59f57678b23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06010b168d1560e305bedddb74ab5921" id="r_a06010b168d1560e305bedddb74ab5921"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06010b168d1560e305bedddb74ab5921">applyMappingLoad</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a06010b168d1560e305bedddb74ab5921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a5e2013d4605db2e56f9e094b0f44b" id="r_a52a5e2013d4605db2e56f9e094b0f44b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52a5e2013d4605db2e56f9e094b0f44b">applyMappingImage</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">RSrcIdx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a52a5e2013d4605db2e56f9e094b0f44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf49a8e95b46f26d4977f6fa5d56da26" id="r_abf49a8e95b46f26d4977f6fa5d56da26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf49a8e95b46f26d4977f6fa5d56da26">applyMappingSBufferLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abf49a8e95b46f26d4977f6fa5d56da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae970f1f2282bb17dad3a3050c6c41888" id="r_ae970f1f2282bb17dad3a3050c6c41888"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae970f1f2282bb17dad3a3050c6c41888">applyMappingBFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae970f1f2282bb17dad3a3050c6c41888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a367653388456c67ece31ff347e08cce6" id="r_a367653388456c67ece31ff347e08cce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a367653388456c67ece31ff347e08cce6">applyMappingMAD_64_32</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a367653388456c67ece31ff347e08cce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e4d60d30f6101d9aedbc3e0e13bc0" id="r_a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f5e4d60d30f6101d9aedbc3e0e13bc0">handleD16VData</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle register layout difference for f16 images for some subtargets.  <br /></td></tr>
<tr class="separator:a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0924254734e306adcc8cdcd0e2a3544c" id="r_a0924254734e306adcc8cdcd0e2a3544c"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0924254734e306adcc8cdcd0e2a3544c">splitBufferOffsets</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0924254734e306adcc8cdcd0e2a3544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8096db0f3faef0f2b85f2ed8c0975e2e" id="r_a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8096db0f3faef0f2b85f2ed8c0975e2e">applyMappingImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b" title="Apply OpdMapper.getInstrMapping() to OpdMapper.getMI().">RegisterBankInfo::applyMapping</a>.  <br /></td></tr>
<tr class="separator:a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941f1e23c69340ff634ea8bbb015e6d0" id="r_a941f1e23c69340ff634ea8bbb015e6d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a941f1e23c69340ff634ea8bbb015e6d0">getValueMappingForPtr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Ptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a941f1e23c69340ff634ea8bbb015e6d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the mapping for a pointer argument.  <br /></td></tr>
<tr class="separator:a941f1e23c69340ff634ea8bbb015e6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f99fec329ba9cbb633996ee0452363" id="r_a61f99fec329ba9cbb633996ee0452363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61f99fec329ba9cbb633996ee0452363">getInstrMappingForLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a61f99fec329ba9cbb633996ee0452363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc45f557d3d69066e2c03a39ca51793" id="r_a5bc45f557d3d69066e2c03a39ca51793"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>=AMDGPU::VGPRRegBankID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5bc45f557d3d69066e2c03a39ca51793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854d61301ea33c4f27021c50ae9e8bdf" id="r_a854d61301ea33c4f27021c50ae9e8bdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a854d61301ea33c4f27021c50ae9e8bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dca2bae7706ebd6d1d1681137040243" id="r_a6dca2bae7706ebd6d1d1681137040243"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6dca2bae7706ebd6d1d1681137040243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefa289ec10ccb3fb0a928a8609b3724" id="r_acefa289ec10ccb3fb0a928a8609b3724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acefa289ec10ccb3fb0a928a8609b3724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909ca36ce602ebf9224694d163064009" id="r_a909ca36ce602ebf9224694d163064009"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 2 &gt; &amp;Regs, <a class="el" href="classllvm_1_1LLT.html">LLT</a> HalfTy, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a909ca36ce602ebf9224694d163064009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split 64-bit value <code>Reg</code> into two 32-bit halves and populate them into <code>Regs</code>.  <br /></td></tr>
<tr class="separator:a909ca36ce602ebf9224694d163064009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317794ba2e8cf8f07ca39ade5115d66a" id="r_a317794ba2e8cf8f07ca39ade5115d66a"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </td></tr>
<tr class="memitem:a317794ba2e8cf8f07ca39ade5115d66a"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a317794ba2e8cf8f07ca39ade5115d66a">addMappingFromTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt; Table) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a317794ba2e8cf8f07ca39ade5115d66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d554817cae8090009510677635a1c7b" id="r_a9d554817cae8090009510677635a1c7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d554817cae8090009510677635a1c7b">getInstrAlternativeMappingsIntrinsic</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9d554817cae8090009510677635a1c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8badc0c5eeec688355e80d3f116ac3" id="r_a3d8badc0c5eeec688355e80d3f116ac3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d8badc0c5eeec688355e80d3f116ac3">getInstrAlternativeMappingsIntrinsicWSideEffects</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3d8badc0c5eeec688355e80d3f116ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9561c2ca7dd4fcd8cf869156fbc79d79" id="r_a9561c2ca7dd4fcd8cf869156fbc79d79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9561c2ca7dd4fcd8cf869156fbc79d79">getMappingType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9561c2ca7dd4fcd8cf869156fbc79d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a764fec0343cb91d369059651a11e4" id="r_af5a764fec0343cb91d369059651a11e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af5a764fec0343cb91d369059651a11e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8269780a1b283db0509e18d3f99d92" id="r_aba8269780a1b283db0509e18d3f99d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aba8269780a1b283db0509e18d3f99d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a779141ce10443d7b7d15b7ca76160" id="r_ae6a779141ce10443d7b7d15b7ca76160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae6a779141ce10443d7b7d15b7ca76160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1babbd49300ea60d3fe16eb5472749" id="r_abb1babbd49300ea60d3fe16eb5472749"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abb1babbd49300ea60d3fe16eb5472749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d74d69cbd37e794e77ff37aa8d3401" id="r_a27d74d69cbd37e794e77ff37aa8d3401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27d74d69cbd37e794e77ff37aa8d3401">getImageMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">RsrcIdx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a27d74d69cbd37e794e77ff37aa8d3401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542fc1282cd157921c7f0900b73c63dd" id="r_a542fc1282cd157921c7f0900b73c63dd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a542fc1282cd157921c7f0900b73c63dd">AMDGPURegisterBankInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:a542fc1282cd157921c7f0900b73c63dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08eccc4e20c9a72b79a429c6b3e23381" id="r_a08eccc4e20c9a72b79a429c6b3e23381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08eccc4e20c9a72b79a429c6b3e23381">copyCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a08eccc4e20c9a72b79a429c6b3e23381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cost of a copy from <code>B</code> to <code>A</code>, or put differently, get the cost of A = COPY B.  <br /></td></tr>
<tr class="separator:a08eccc4e20c9a72b79a429c6b3e23381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac390939d904c03a62f806bac6ae2626c" id="r_ac390939d904c03a62f806bac6ae2626c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac390939d904c03a62f806bac6ae2626c">getBreakDownCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">CurBank</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ac390939d904c03a62f806bac6ae2626c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cost of using <code>ValMapping</code> to decompose a register.  <br /></td></tr>
<tr class="separator:ac390939d904c03a62f806bac6ae2626c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fe77055b01a82e1a53e7798cef110a" id="r_a53fe77055b01a82e1a53e7798cef110a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53fe77055b01a82e1a53e7798cef110a">getRegBankFromRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1LLT.html">LLT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a53fe77055b01a82e1a53e7798cef110a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a register bank that covers <code>RC</code>.  <br /></td></tr>
<tr class="separator:a53fe77055b01a82e1a53e7798cef110a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65adad01ce4004d6fe95c5b740190ab" id="r_ab65adad01ce4004d6fe95c5b740190ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab">getInstrAlternativeMappings</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ab65adad01ce4004d6fe95c5b740190ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the alternative mappings for <code>MI</code>.  <br /></td></tr>
<tr class="separator:ab65adad01ce4004d6fe95c5b740190ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb21f77ed3dc15eb330b93b3efaa94ba" id="r_abb21f77ed3dc15eb330b93b3efaa94ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb21f77ed3dc15eb330b93b3efaa94ba">getInstrMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:abb21f77ed3dc15eb330b93b3efaa94ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function must return a legal mapping, because <a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab" title="Get the alternative mappings for MI.">AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a> is not called in <a class="el" href="classllvm_1_1RegBankSelect.html#a033277264e702883c8bbf13871247a84a764570eb91457744372935b426a1a397" title="Assign the register banks as fast as possible (default).">RegBankSelect::Mode::Fast</a>.  <br /></td></tr>
<tr class="separator:abb21f77ed3dc15eb330b93b3efaa94ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af7bb833a1702eacc1b0974ee514698" id="r_a7af7bb833a1702eacc1b0974ee514698"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </td></tr>
<tr class="memitem:a7af7bb833a1702eacc1b0974ee514698"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a7af7bb833a1702eacc1b0974ee514698">addMappingFromTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt; Table) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7af7bb833a1702eacc1b0974ee514698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a96b1c6181f78fcdb7aba634c687d20a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a96b1c6181f78fcdb7aba634c687d20a7">getRegBankFromConstraints</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank for the <code>OpIdx-th</code> operand of <code>MI</code> form the encoding constraints, if any.  <br /></td></tr>
<tr class="separator:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1509c98e8ac62e07011d2915c527ad16 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a1509c98e8ac62e07011d2915c527ad16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1509c98e8ac62e07011d2915c527ad16">~RegisterBankInfo</a> ()=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a1509c98e8ac62e07011d2915c527ad16 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_aa67fe0dd995134920cbffc441302c2ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa67fe0dd995134920cbffc441302c2ce">getRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">ID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank identified by <code>ID</code>.  <br /></td></tr>
<tr class="separator:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a93a0a8ab06630d5406ef007e182bc05f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a93a0a8ab06630d5406ef007e182bc05f">getRegBank</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a955b1188aace2fd0ff954c427821b49a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a955b1188aace2fd0ff954c427821b49a">getNumRegBanks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the total number of register banks.  <br /></td></tr>
<tr class="separator:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3557a319298bbcb38531c7c3785898 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_abe3557a319298bbcb38531c7c3785898"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe3557a319298bbcb38531c7c3785898">cannotCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Src, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abe3557a319298bbcb38531c7c3785898 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a9ad9f326100ec08e3cde9f430fcb36f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9ad9f326100ec08e3cde9f430fcb36f1">getInstrPossibleMappings</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the possible mapping for <code>MI</code>.  <br /></td></tr>
<tr class="separator:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a3e0abb5e64000fe871b5dd65f144e27b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b">applyMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply <code>OpdMapper.getInstrMapping()</code> to <code>OpdMapper.getMI()</code>.  <br /></td></tr>
<tr class="separator:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a03400563b62282df90443c4893d1f0e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_aca0f86b578b560c1ea67d71987c1df57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aca0f86b578b560c1ea67d71987c1df57">verify</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> that information hold by this instance make sense for the given <code>TRI</code>.  <br /></td></tr>
<tr class="separator:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a5b7e84a2ea3cdb118f44543cdb33f670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">ID</a>, <a class="el" href="classunsigned.html">unsigned</a> Cost, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *OperandsMapping, <a class="el" href="classunsigned.html">unsigned</a> NumOperands) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method to get a uniquely generated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>.  <br /></td></tr>
<tr class="separator:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a640c554d91abd68270b79cdef71b99a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method to get a uniquely generated invalid <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>.  <br /></td></tr>
<tr class="separator:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ada542413c7089fe35272a9ec47c19116" id="r_ada542413c7089fe35272a9ec47c19116"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada542413c7089fe35272a9ec47c19116">Subtarget</a></td></tr>
<tr class="separator:ada542413c7089fe35272a9ec47c19116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef42b99585e128b23a4980bc0bc1824" id="r_afef42b99585e128b23a4980bc0bc1824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a></td></tr>
<tr class="separator:afef42b99585e128b23a4980bc0bc1824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774f70ec47e4b324901ebbb23573157d" id="r_a774f70ec47e4b324901ebbb23573157d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a774f70ec47e4b324901ebbb23573157d">TII</a></td></tr>
<tr class="separator:a774f70ec47e4b324901ebbb23573157d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo" id="r_ac89dbbb6460391f27fb352c20c600769"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> = <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> *, 4&gt;</td></tr>
<tr class="memdesc:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenient type to represent the alternatives for mapping an instruction.  <br /></td></tr>
<tr class="separator:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_static_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo" id="r_a5c8b942e0a2e8ebef5a138c8d3c4462c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>)</td></tr>
<tr class="memdesc:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper method to apply something that is like the default mapping.  <br /></td></tr>
<tr class="separator:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo" id="r_a1cfd8b1df608cb89b0acb94d29d447b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the (possibly generic) virtual register <code>Reg</code> to <code>RC</code>.  <br /></td></tr>
<tr class="separator:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_attribs_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_static_attribs_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo" id="r_abe7d332de484fcc6cdc4c2a5e7bdd31b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">UINT_MAX</a></td></tr>
<tr class="memdesc:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier used when the related instruction mapping instance is generated by target independent code.  <br /></td></tr>
<tr class="separator:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo" id="r_aabde40ed6dff50ce0fc5922ce428c79d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aabde40ed6dff50ce0fc5922ce428c79d">InvalidMappingID</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">UINT_MAX</a> - 1</td></tr>
<tr class="memdesc:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier used when the related instruction mapping instance is generated by the default constructor.  <br /></td></tr>
<tr class="separator:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a7a0e8ec60913f179f850e8c36cf07b0c inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a7a0e8ec60913f179f850e8c36cf07b0c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7a0e8ec60913f179f850e8c36cf07b0c">RegisterBankInfo</a> (<a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **<a class="el" href="classllvm_1_1RegisterBankInfo.html#a9af995a46deda6c89c20ce3ef37a295c">RegBanks</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a>)</td></tr>
<tr class="memdesc:a7a0e8ec60913f179f850e8c36cf07b0c inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a <a class="el" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks.">RegisterBankInfo</a> that can accommodate up to <code>NumRegBanks</code> <a class="el" href="classllvm_1_1RegisterBank.html" title="This class implements the register bank concept.">RegisterBank</a> instances.  <br /></td></tr>
<tr class="separator:a7a0e8ec60913f179f850e8c36cf07b0c inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a3a09b5d459b62b61b338fe86afaecaf2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3a09b5d459b62b61b338fe86afaecaf2">RegisterBankInfo</a> ()</td></tr>
<tr class="memdesc:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">This constructor is meaningless.  <br /></td></tr>
<tr class="separator:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5092c9e3173624b66ddbec3e360101d inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_ab5092c9e3173624b66ddbec3e360101d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">ID</a>)</td></tr>
<tr class="memdesc:ab5092c9e3173624b66ddbec3e360101d inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank identified by <code>ID</code>.  <br /></td></tr>
<tr class="separator:ab5092c9e3173624b66ddbec3e360101d inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce46b4a1539a9a9ff0fbb77ab3b0068 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_adce46b4a1539a9a9ff0fbb77ab3b0068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#adce46b4a1539a9a9ff0fbb77ab3b0068">getMinimalPhysRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adce46b4a1539a9a9ff0fbb77ab3b0068 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the MinimalPhysRegClass for Reg.  <br /></td></tr>
<tr class="separator:adce46b4a1539a9a9ff0fbb77ab3b0068 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_af5535a05921d5db8486cc4ce527b066f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to get the mapping of <code>MI</code>.  <br /></td></tr>
<tr class="separator:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a063bcf2a2c95c6a33a7aaef9246b26de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a063bcf2a2c95c6a33a7aaef9246b26de">getPartialMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> StartIdx, <a class="el" href="classunsigned.html">unsigned</a> Length, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a5f683dcd4b6530d6f1b29d50b92e2907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> StartIdx, <a class="el" href="classunsigned.html">unsigned</a> Length, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">The most common <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> consists of a single <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a>.  <br /></td></tr>
<tr class="separator:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a85689f6171de434d7b01fdd1854e3ccf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a85689f6171de434d7b01fdd1854e3ccf">getValueMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> *BreakDown, <a class="el" href="classunsigned.html">unsigned</a> NumBreakDowns) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_ab899ee374f95aa9e56c35eae354f8188"><td class="memTemplParams" colspan="2">template&lt;typename Iterator &gt; </td></tr>
<tr class="memitem:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a> (Iterator Begin, Iterator End) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of between <code>Begin</code> and <code>End</code>.  <br /></td></tr>
<tr class="separator:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a724d32daf4f554526f15b36eab12e129"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a724d32daf4f554526f15b36eab12e129">getOperandsMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of <code>OpdsMapping</code>.  <br /></td></tr>
<tr class="separator:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_acb92f4f15dbcf2c4fb654108ed026353"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#acb92f4f15dbcf2c4fb654108ed026353">getOperandsMapping</a> (std::initializer_list&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a9af995a46deda6c89c20ce3ef37a295c inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a9af995a46deda6c89c20ce3ef37a295c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9af995a46deda6c89c20ce3ef37a295c">RegBanks</a></td></tr>
<tr class="memdesc:a9af995a46deda6c89c20ce3ef37a295c inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold the set of supported register banks.  <br /></td></tr>
<tr class="separator:a9af995a46deda6c89c20ce3ef37a295c inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a45f91f5fb3c739aa01e83fc81b5c5cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a></td></tr>
<tr class="memdesc:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of register banks.  <br /></td></tr>
<tr class="separator:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a9b40eeafea1db4840a2c4b387b58fd87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9b40eeafea1db4840a2c4b387b58fd87">MapOfPartialMappings</a></td></tr>
<tr class="memdesc:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a7dab548e7fc3841c9e8d465665c74ecb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7dab548e7fc3841c9e8d465665c74ecb">MapOfValueMappings</a></td></tr>
<tr class="memdesc:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a7c9ef15d9d7fcf121f2ccd38ac18b441"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a>[]&gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7c9ef15d9d7fcf121f2ccd38ac18b441">MapOfOperandsMappings</a></td></tr>
<tr class="memdesc:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a88ed627477e18a1f994dfe07c55414ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a88ed627477e18a1f994dfe07c55414ff">MapOfInstructionMappings</a></td></tr>
<tr class="memdesc:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_aa184b7fc50428ff89191311836458be7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa184b7fc50428ff89191311836458be7">PhysRegMinimalRCs</a></td></tr>
<tr class="memdesc:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getting the minimal register class of a physreg is expensive.  <br /></td></tr>
<tr class="separator:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00042">42</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a542fc1282cd157921c7f0900b73c63dd" name="a542fc1282cd157921c7f0900b73c63dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542fc1282cd157921c7f0900b73c63dd">&#9670;&#160;</a></span>AMDGPURegisterBankInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AMDGPURegisterBankInfo::AMDGPURegisterBankInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00196">196</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Threading_8h_source.html#l00087">llvm::call_once()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a7af7bb833a1702eacc1b0974ee514698" name="a7af7bb833a1702eacc1b0974ee514698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af7bb833a1702eacc1b0974ee514698">&#9670;&#160;</a></span>addMappingFromTable() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> llvm::AMDGPURegisterBankInfo::addMappingFromTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt;</td>          <td class="paramname"><span class="paramname"><em>RegSrcOpIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt;</td>          <td class="paramname"><span class="paramname"><em>Table</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00297">297</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MIRNamerPass_8cpp_source.html#l00074">Operands</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a317794ba2e8cf8f07ca39ade5115d66a" name="a317794ba2e8cf8f07ca39ade5115d66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317794ba2e8cf8f07ca39ade5115d66a">&#9670;&#160;</a></span>addMappingFromTable() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> llvm::AMDGPURegisterBankInfo::addMappingFromTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt;</td>          <td class="paramname"><span class="paramname"><em>RegSrcOpIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt;</td>          <td class="paramname"><span class="paramname"><em>Table</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae970f1f2282bb17dad3a3050c6c41888" name="ae970f1f2282bb17dad3a3050c6c41888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae970f1f2282bb17dad3a3050c6c41888">&#9670;&#160;</a></span>applyMappingBFE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingBFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Signed</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01451">1451</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00150">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04710">Signed</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="abed896b56b0c65ef8efa59f57678b23e" name="abed896b56b0c65ef8efa59f57678b23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed896b56b0c65ef8efa59f57678b23e">&#9670;&#160;</a></span>applyMappingDynStackAlloc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingDynStackAlloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01161">1161</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00111">llvm::assumeAligned()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineFunction_8h_source.html#l00656">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Alignment_8h_source.html#l00209">llvm::Log2()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00047">llvm::TargetFrameLowering::StackGrowsDown</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a52a5e2013d4605db2e56f9e094b0f44b" name="a52a5e2013d4605db2e56f9e094b0f44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a5e2013d4605db2e56f9e094b0f44b">&#9670;&#160;</a></span>applyMappingImage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingImage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>RSrcIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01208">1208</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00755">executeInWaterfallLoop()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a8096db0f3faef0f2b85f2ed8c0975e2e" name="a8096db0f3faef0f2b85f2ed8c0975e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8096db0f3faef0f2b85f2ed8c0975e2e">&#9670;&#160;</a></span>applyMappingImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AMDGPURegisterBankInfo::applyMappingImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>See <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b" title="Apply OpdMapper.getInstrMapping() to OpdMapper.getMI().">RegisterBankInfo::applyMapping</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a387a01de67bc34f9314fedd9cc3177c6">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">2112</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01451">applyMappingBFE()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01161">applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01208">applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01049">applyMappingLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01558">applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01332">applyMappingSBufferLoad()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01845">buildVCopy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00971">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01009">constrainOpWithReadfirstlane()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="STLExtras_8h_source.html#l00268">llvm::empty()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00755">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01901">extendLow32IntoHigh32()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00019">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01710">getExtendOp()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00670">getHalfSizedType()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00126">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00347">Idx</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00067">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">llvm::AMDGPU::lookupRsrcIntrinsic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07298">llvm::LegalizerHelper::lowerAbsToMaxNeg()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00899">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01627">Reg</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01880">reinsertVectorIndexAdd()</a>, <a class="el" href="STLExtras_8h_source.html#l00380">llvm::reverse()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00662">setRegsToType()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04710">Signed</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00982">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00639">split64BitValueForMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01750">substituteSimpleCopyRegs()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01728">unpackV2S16ToS32()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02024">llvm::LegalizerHelper::widenScalar()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

</div>
</div>
<a id="a06010b168d1560e305bedddb74ab5921" name="a06010b168d1560e305bedddb74ab5921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06010b168d1560e305bedddb74ab5921">&#9670;&#160;</a></span>applyMappingLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01049">1049</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04112">llvm::LegalizerHelper::fewerElementsVector()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01087">llvm::MachineMemOperand::getAlign()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00235">llvm::MachineMemOperand::getSize()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00432">isScalarLoadLegal()</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00067">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00899">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04017">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01024">splitUnequalType()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01040">widen96To128()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a367653388456c67ece31ff347e08cce6" name="a367653388456c67ece31ff347e08cce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a367653388456c67ece31ff347e08cce6">&#9670;&#160;</a></span>applyMappingMAD_64_32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingMAD_64_32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01558">1558</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00683">buildReadFirstLane()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00517">getReg()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00180">llvm::AMDGPUSubtarget::hasSMulHi()</a>, <a class="el" href="InstrTypes_8h_source.html#l00748">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="PatternMatch_8h_source.html#l00524">llvm::PatternMatch::m_ZeroInt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="abf49a8e95b46f26d4977f6fa5d56da26" name="abf49a8e95b46f26d4977f6fa5d56da26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf49a8e95b46f26d4977f6fa5d56da26">&#9670;&#160;</a></span>applyMappingSBufferLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingSBufferLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01332">1332</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Align</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00755">executeInWaterfallLoop()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00454">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00142">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00144">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01247">setBufferOffsets()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="af693d8401a06eab53b8b5b2d6df05243" name="af693d8401a06eab53b8b5b2d6df05243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af693d8401a06eab53b8b5b2d6df05243">&#9670;&#160;</a></span>buildReadFirstLane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AMDGPURegisterBankInfo::buildReadFirstLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Src</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00683">683</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00129">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01558">applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01009">constrainOpWithReadfirstlane()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00755">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="a4a2188152bd06bdcbbbc6e200395a6d0" name="a4a2188152bd06bdcbbbc6e200395a6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a2188152bd06bdcbbbc6e200395a6d0">&#9670;&#160;</a></span>buildVCopy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::buildVCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DstReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01845">1845</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00129">llvm::RegisterBankInfo::constrainGenericRegister()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a1d33fd387b81b22c1074a78d30192fea" name="a1d33fd387b81b22c1074a78d30192fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d33fd387b81b22c1074a78d30192fea">&#9670;&#160;</a></span>collectWaterfallOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::collectWaterfallOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SGPROperandRegs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00971">971</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">applyMappingImpl()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00986">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="ac08f356ffc589b235ea7a767ed09331d" name="ac08f356ffc589b235ea7a767ed09331d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08f356ffc589b235ea7a767ed09331d">&#9670;&#160;</a></span>constrainOpWithReadfirstlane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AMDGPURegisterBankInfo::constrainOpWithReadfirstlane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01009">1009</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00683">buildReadFirstLane()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a08eccc4e20c9a72b79a429c6b3e23381" name="a08eccc4e20c9a72b79a429c6b3e23381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08eccc4e20c9a72b79a429c6b3e23381">&#9670;&#160;</a></span>copyCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::copyCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>A</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the cost of a copy from <code>B</code> to <code>A</code>, or put differently, get the cost of A = COPY B. </p>
<p>Since register banks may cover different size, <code>Size</code> specifies what will be the size in bits that will be copied around.</p>
<dl class="section note"><dt>Note</dt><dd>Since this is a copy, both registers have the same size. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00218">218</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00613">llvm::RegisterBankInfo::copyCost()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00213">isVectorRegisterBank()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>.</p>

</div>
</div>
<a id="af24440df02989c99abd91167e9e143e1" name="af24440df02989c99abd91167e9e143e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24440df02989c99abd91167e9e143e1">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01001">1001</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00755">executeInWaterfallLoop()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a578172134538b718906c8255c4d0eb6a" name="a578172134538b718906c8255c4d0eb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578172134538b718906c8255c4d0eb6a">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Range</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SGPROperandRegs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize instruction <code>MI</code> where operands in <code>OpIndices</code> must be SGPRs. </p>
<p>If any of the required SGPR operands are VGPRs, perform a waterfall loop to execute the instruction for each unique combination of values in all lanes in the wave. The block will be split such that rest of the instructions are moved to a new block.</p>
<p>Essentially performs this loop: Save Execution Mask For (Lane : Wavefront) { Enable Lane, Disable all other lanes SGPR = read SGPR value for current lane from VGPR VGPRResult[Lane] = use_op SGPR } Restore Execution Mask</p>
<p>There is additional complexity to try for compare values to identify the unique values used. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00755">755</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00747">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00683">buildReadFirstLane()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00439">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00280">llvm::MachineBasicBlock::end()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00336">llvm::SIRegisterInfo::getWaveMaskRegClass()</a>, <a class="el" href="InstrTypes_8h_source.html#l00740">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="MachineFunction_8h_source.html#l00872">llvm::MachineFunction::insert()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01239">llvm::GCNSubtarget::isWave32()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01208">applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01332">applyMappingSBufferLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01001">executeInWaterfallLoop()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00986">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="a8054fd66e07e0d1b528b890a8554a290" name="a8054fd66e07e0d1b528b890a8554a290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8054fd66e07e0d1b528b890a8554a290">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00986">986</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00971">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00755">executeInWaterfallLoop()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="acefa289ec10ccb3fb0a928a8609b3724" name="acefa289ec10ccb3fb0a928a8609b3724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefa289ec10ccb3fb0a928a8609b3724">&#9670;&#160;</a></span>getAGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getAGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03538">3538</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ac390939d904c03a62f806bac6ae2626c" name="ac390939d904c03a62f806bac6ae2626c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac390939d904c03a62f806bac6ae2626c">&#9670;&#160;</a></span>getBreakDownCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getBreakDownCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ValMapping</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *</td>          <td class="paramname"><span class="paramname"><em>CurBank</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the cost of using <code>ValMapping</code> to decompose a register. </p>
<p>This is similar to <a class="el" href="#a08eccc4e20c9a72b79a429c6b3e23381" title="Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.">copyCost</a>, except for cases where multiple copy-like operations need to be inserted. If the register is used as a source operand and already has a bank assigned, <code>CurBank</code> is non-null. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#ae826c1439a2f1735834dfb2ec45fb906">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00249">249</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

</div>
</div>
<a id="abb1babbd49300ea60d3fe16eb5472749" name="abb1babbd49300ea60d3fe16eb5472749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1babbd49300ea60d3fe16eb5472749">&#9670;&#160;</a></span>getDefaultMappingAllVGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingAllVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03386">3386</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>.</p>

</div>
</div>
<a id="aba8269780a1b283db0509e18d3f99d92" name="aba8269780a1b283db0509e18d3f99d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8269780a1b283db0509e18d3f99d92">&#9670;&#160;</a></span>getDefaultMappingSOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingSOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03344">3344</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00178">llvm::SrcOp::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ae6a779141ce10443d7b7d15b7ca76160" name="ae6a779141ce10443d7b7d15b7ca76160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a779141ce10443d7b7d15b7ca76160">&#9670;&#160;</a></span>getDefaultMappingVOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingVOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03362">3362</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a27d74d69cbd37e794e77ff37aa8d3401" name="a27d74d69cbd37e794e77ff37aa8d3401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d74d69cbd37e794e77ff37aa8d3401">&#9670;&#160;</a></span>getImageMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getImageMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>RsrcIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03405">3405</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03511">getRegBankID()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ab65adad01ce4004d6fe95c5b740190ab" name="ab65adad01ce4004d6fe95c5b740190ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65adad01ce4004d6fe95c5b740190ab">&#9670;&#160;</a></span>getInstrAlternativeMappings()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the alternative mappings for <code>MI</code>. </p>
<p>Alternative in the sense different from getInstrMapping. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">453</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00238">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00430">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00334">getInstrAlternativeMappingsIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00374">getInstrAlternativeMappingsIntrinsicWSideEffects()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00432">isScalarLoadLegal()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="AMDGPU_8h_source.html#l00372">llvm::AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPU_8h_source.html#l00373">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00369">llvm::AMDGPUAS::REGION_ADDRESS</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a9d554817cae8090009510677635a1c7b" name="a9d554817cae8090009510677635a1c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d554817cae8090009510677635a1c7b">&#9670;&#160;</a></span>getInstrAlternativeMappingsIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00334">334</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00430">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="ArrayRef_8h_source.html#l00475">llvm::makeArrayRef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">getInstrAlternativeMappings()</a>.</p>

</div>
</div>
<a id="a3d8badc0c5eeec688355e80d3f116ac3" name="a3d8badc0c5eeec688355e80d3f116ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d8badc0c5eeec688355e80d3f116ac3">&#9670;&#160;</a></span>getInstrAlternativeMappingsIntrinsicWSideEffects()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00374">374</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00430">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="ArrayRef_8h_source.html#l00475">llvm::makeArrayRef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">getInstrAlternativeMappings()</a>.</p>

</div>
</div>
<a id="abb21f77ed3dc15eb330b93b3efaa94ba" name="abb21f77ed3dc15eb330b93b3efaa94ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb21f77ed3dc15eb330b93b3efaa94ba">&#9670;&#160;</a></span>getInstrMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getInstrMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function must return a legal mapping, because <a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab" title="Get the alternative mappings for MI.">AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a> is not called in <a class="el" href="classllvm_1_1RegBankSelect.html#a033277264e702883c8bbf13871247a84a764570eb91457744372935b426a1a397" title="Assign the register banks as fast as possible (default).">RegBankSelect::Mode::Fast</a>. </p>
<p><a class="el" href="classllvm_1_1Any.html">Any</a> mapping that would cause a VGPR to SGPR generated is illegal. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3f495e9cf115e5d32f21d729c46a484e">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">3555</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00623">llvm::RegisterBankInfo::cannotCopy()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03538">getAGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03386">getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03344">getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03362">getDefaultMappingVOP()</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03405">getImageMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03464">getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00159">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00533">llvm::RegisterBankInfo::getInvalidInstructionMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03310">getMappingType()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03511">getRegBankID()</a>, <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03519">getSGPROpMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00294">llvm::RegisterBankInfo::getValueMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03449">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03530">getVGPROpMapping()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00322">llvm::GCNSubtarget::hasFullRate64Ops()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00827">llvm::GCNSubtarget::hasScalarCompareEq64()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00396">llvm::GCNSubtarget::hasScalarMulHiInsts()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="InstrTypes_8h_source.html#l00740">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00741">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="MipsInstPrinter_8cpp_source.html#l00031">isReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03328">isSALUMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00253">llvm::RegisterBankInfo::InstructionMapping::isValid()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">llvm::AMDGPU::lookupRsrcIntrinsic()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03294">regBankBoolUnion()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03279">regBankUnion()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a61f99fec329ba9cbb633996ee0452363" name="a61f99fec329ba9cbb633996ee0452363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f99fec329ba9cbb633996ee0452363">&#9670;&#160;</a></span>getInstrMappingForLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getInstrMappingForLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03464">3464</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelTypeImpl_8h_source.html#l00238">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00329">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AMDGPU_8h_source.html#l00415">llvm::AMDGPU::isFlatGlobalAddrSpace()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00432">isScalarLoadLegal()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l00474">llvm::GCNSubtarget::useFlatForGlobal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a9561c2ca7dd4fcd8cf869156fbc79d79" name="a9561c2ca7dd4fcd8cf869156fbc79d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9561c2ca7dd4fcd8cf869156fbc79d79">&#9670;&#160;</a></span>getMappingType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getMappingType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03310">3310</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03279">regBankUnion()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a53fe77055b01a82e1a53e7798cef110a" name="a53fe77055b01a82e1a53e7798cef110a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fe77055b01a82e1a53e7798cef110a">&#9670;&#160;</a></span>getRegBankFromRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp; AMDGPURegisterBankInfo::getRegBankFromRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a register bank that covers <code>RC</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd><code>RC</code> is a user-defined register class (as opposed as one generated by TableGen).</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The mapping RC -&gt; RegBank could be built while adding the coverage for the register banks. However, we do not do it, because, at least for now, we only need this information for register classes that are used in the description of instruction. In other words, there are just a handful of them and we do not want to waste space.</dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000003">Todo</a></b></dt><dd>This should be TableGen'ed. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a9a3a4079fc2830c334da4406288bce24">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00275">275</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00204">llvm::SIRegisterInfo::isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00187">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a5bc45f557d3d69066e2c03a39ca51793" name="a5bc45f557d3d69066e2c03a39ca51793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc45f557d3d69066e2c03a39ca51793">&#9670;&#160;</a></span>getRegBankID()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getRegBankID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Default</em><span class="paramdefsep"> = </span><span class="paramdefval">AMDGPU::VGPRRegBankID</span></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03511">3511</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">llvm::Default</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03405">getImageMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03519">getSGPROpMapping()</a>.</p>

</div>
</div>
<a id="a854d61301ea33c4f27021c50ae9e8bdf" name="a854d61301ea33c4f27021c50ae9e8bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a854d61301ea33c4f27021c50ae9e8bdf">&#9670;&#160;</a></span>getSGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getSGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03519">3519</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03511">getRegBankID()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a941f1e23c69340ff634ea8bbb015e6d0" name="a941f1e23c69340ff634ea8bbb015e6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941f1e23c69340ff634ea8bbb015e6d0">&#9670;&#160;</a></span>getValueMappingForPtr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getValueMappingForPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Ptr</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the mapping for a pointer argument. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03449">3449</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelTypeImpl_8h_source.html#l00238">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="AMDGPU_8h_source.html#l00415">llvm::AMDGPU::isFlatGlobalAddrSpace()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l00474">llvm::GCNSubtarget::useFlatForGlobal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a6dca2bae7706ebd6d1d1681137040243" name="a6dca2bae7706ebd6d1d1681137040243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dca2bae7706ebd6d1d1681137040243">&#9670;&#160;</a></span>getVGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getVGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03530">3530</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a5f5e4d60d30f6101d9aedbc3e0e13bc0" name="a5f5e4d60d30f6101d9aedbc3e0e13bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5e4d60d30f6101d9aedbc3e0e13bc0">&#9670;&#160;</a></span>handleD16VData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AMDGPURegisterBankInfo::handleD16VData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handle register layout difference for f16 images for some subtargets. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01763">1763</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00652">llvm::GCNSubtarget::hasUnpackedD16VMem()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01627">Reg</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>.</p>

</div>
</div>
<a id="af5a764fec0343cb91d369059651a11e4" name="af5a764fec0343cb91d369059651a11e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5a764fec0343cb91d369059651a11e4">&#9670;&#160;</a></span>isSALUMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::isSALUMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03328">3328</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a909ca36ce602ebf9224694d163064009" name="a909ca36ce602ebf9224694d163064009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909ca36ce602ebf9224694d163064009">&#9670;&#160;</a></span>split64BitValueForMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AMDGPURegisterBankInfo::split64BitValueForMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 2 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Regs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>HalfTy</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Split 64-bit value <code>Reg</code> into two 32-bit halves and populate them into <code>Regs</code>. </p>
<p>This appropriately sets the regbank of the new registers. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00639">639</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a0924254734e306adcc8cdcd0e2a3544c" name="a0924254734e306adcc8cdcd0e2a3544c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0924254734e306adcc8cdcd0e2a3544c">&#9670;&#160;</a></span>splitBufferOffsets()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; AMDGPURegisterBankInfo::splitBufferOffsets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01802">1802</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01788">getBaseWithConstantOffset()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ada542413c7089fe35272a9ec47c19116" name="ada542413c7089fe35272a9ec47c19116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada542413c7089fe35272a9ec47c19116">&#9670;&#160;</a></span>Subtarget</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&amp; llvm::AMDGPURegisterBankInfo::Subtarget</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">44</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01558">applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00755">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03464">getInstrMappingForLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03449">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01763">handleD16VData()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01247">setBufferOffsets()</a>.</p>

</div>
</div>
<a id="a774f70ec47e4b324901ebbb23573157d" name="a774f70ec47e4b324901ebbb23573157d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774f70ec47e4b324901ebbb23573157d">&#9670;&#160;</a></span>TII</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a>* llvm::AMDGPURegisterBankInfo::TII</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">46</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01451">applyMappingBFE()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00755">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="afef42b99585e128b23a4980bc0bc1824" name="afef42b99585e128b23a4980bc0bc1824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef42b99585e128b23a4980bc0bc1824">&#9670;&#160;</a></span>TRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>* llvm::AMDGPURegisterBankInfo::TRI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">45</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00297">addMappingFromTable()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01451">applyMappingBFE()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01161">applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00683">buildReadFirstLane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00971">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01009">constrainOpWithReadfirstlane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00755">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03538">getAGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03386">getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03344">getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03362">getDefaultMappingVOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03405">getImageMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03464">getInstrMappingForLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03310">getMappingType()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00275">getRegBankFromRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03511">getRegBankID()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03519">getSGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03449">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03530">getVGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03328">isSALUMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01247">setBufferOffsets()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00639">split64BitValueForMapping()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:02:42 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
