
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5182000                       # Number of ticks simulated
final_tick                                    5182000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   6475                       # Simulator instruction rate (inst/s)
host_op_rate                                     6474                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33481508                       # Simulator tick rate (ticks/s)
host_mem_usage                                 673360                       # Number of bytes of host memory used
host_seconds                                     0.16                       # Real time elapsed on the host
sim_insts                                        1002                       # Number of instructions simulated
sim_ops                                          1002                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst            5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               9728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst         5568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5568                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst               87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 152                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1074488614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          802778850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1877267464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1074488614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1074488614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1074488614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         802778850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1877267464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         153                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       153                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   9792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    9792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                       5178000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   153                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           22                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    203.636364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.294437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.960122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           11     50.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            5     22.73%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            4     18.18%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2      9.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           22                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      1436500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 4305250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     765000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9388.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28138.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1889.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1889.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      119                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33843.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE           3500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                   1877267464                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 123                       # Transaction distribution
system.membus.trans_dist::ReadResp                122                       # Transaction distribution
system.membus.trans_dist::ReadExReq                30                       # Transaction distribution
system.membus.trans_dist::ReadExResp               30                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    305                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         4160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total                9728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                   9728                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy              183500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy             818999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy             607750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.7                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                     245                       # Number of BP lookups
system.cpu.branchPred.condPredicted               138                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                98                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                  179                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                      26                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             14.525140                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                      23                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                          170                       # DTB read hits
system.cpu.dtb.read_misses                          5                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                      175                       # DTB read accesses
system.cpu.dtb.write_hits                         144                       # DTB write hits
system.cpu.dtb.write_misses                         4                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                     148                       # DTB write accesses
system.cpu.dtb.data_hits                          314                       # DTB hits
system.cpu.dtb.data_misses                          9                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                      323                       # DTB accesses
system.cpu.itb.fetch_hits                         159                       # ITB hits
system.cpu.itb.fetch_misses                        17                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                     176                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                    5                       # Number of system calls
system.cpu.numCycles                            10365                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken           83                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken          162                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads          802                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites          612                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses         1414                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads           11                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites           22                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses           33                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards            336                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                        343                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect           18                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect           51                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted             69                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted               107                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     39.204545                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions              659                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies                 2                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                          2484                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                             150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            9200                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                             1165                       # Number of cycles cpu stages are processed.
system.cpu.activity                         11.239749                       # Percentage of cycles cpu is active
system.cpu.comLoads                               168                       # Number of Load instructions committed
system.cpu.comStores                              141                       # Number of Store instructions committed
system.cpu.comBranches                            173                       # Number of Branches instructions committed
system.cpu.comNops                                 68                       # Number of Nop instructions committed
system.cpu.comNonSpec                               5                       # Number of Non-Speculative instructions committed
system.cpu.comInts                                425                       # Number of Integer instructions committed
system.cpu.comFloats                               14                       # Number of Floating Point instructions committed
system.cpu.committedInsts                        1002                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                          1002                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total                  1002                       # Number of Instructions committed (Total)
system.cpu.cpi                              10.344311                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                        10.344311                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.096671                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.096671                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles                     9644                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                       721                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization                6.956102                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles                     9813                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                       552                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization                5.325615                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles                     9782                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                       583                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization                5.624699                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles                    10134                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                       231                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization                2.228654                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles                     9760                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                       605                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization                5.836951                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse            39.217686                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                  60                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                87                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              0.689655                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    39.217686                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.076597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.076597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.169922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses               405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses              405                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst           60                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total              60                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst            60                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total               60                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst           60                       # number of overall hits
system.cpu.icache.overall_hits::total              60                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           99                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            99                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           99                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             99                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           99                       # number of overall misses
system.cpu.icache.overall_misses::total            99                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      5031999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5031999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      5031999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5031999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      5031999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5031999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst          159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst          159                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          159                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst          159                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          159                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.622642                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.622642                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.622642                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.622642                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.622642                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.622642                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50828.272727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50828.272727                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50828.272727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50828.272727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50828.272727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50828.272727                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           88                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           88                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           88                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      4261501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4261501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      4261501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4261501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      4261501                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4261501                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.553459                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.553459                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.553459                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.553459                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.553459                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.553459                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48426.147727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48426.147727                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48426.147727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48426.147727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48426.147727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48426.147727                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse            35.676096                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 207                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                65                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.184615                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    35.676096                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.034840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.034840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses               689                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses              689                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data          130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             130                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data           77                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total             77                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data           207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              207                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data          207                       # number of overall hits
system.cpu.dcache.overall_hits::total             207                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           38                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            38                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          105                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          105                       # number of overall misses
system.cpu.dcache.overall_misses::total           105                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      2108750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2108750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      3544250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3544250                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      5653000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5653000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      5653000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5653000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data          168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          144                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          144                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data          312                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          312                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data          312                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          312                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.226190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.226190                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.465278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.465278                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.336538                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.336538                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.336538                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.336538                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55493.421053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55493.421053                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52899.253731                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52899.253731                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53838.095238                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53838.095238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53838.095238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53838.095238                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           39                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           39                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           66                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           66                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      1847250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1847250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      1573500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1573500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      3420750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3420750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      3420750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3420750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.208333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.215278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.215278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.211538                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.211538                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.211538                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.211538                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52778.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52778.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50758.064516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50758.064516                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51829.545455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51829.545455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51829.545455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51829.545455                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
