
Encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000425c  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  08004314  08004314  00014314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044a8  080044a8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080044a8  080044a8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080044a8  080044a8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044a8  080044a8  000144a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044ac  080044ac  000144ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080044b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000188  20000070  08004520  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f8  08004520  000201f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e4fa  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024eb  00000000  00000000  0002e592  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  00030a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d30  00000000  00000000  000318e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000167e7  00000000  00000000  00032618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010c8f  00000000  00000000  00048dff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088bd7  00000000  00000000  00059a8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2665  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cc8  00000000  00000000  000e26b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000070 	.word	0x20000070
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080042fc 	.word	0x080042fc

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000074 	.word	0x20000074
 80000fc:	080042fc 	.word	0x080042fc

08000100 <__gnu_thumb1_case_shi>:
 8000100:	b403      	push	{r0, r1}
 8000102:	4671      	mov	r1, lr
 8000104:	0849      	lsrs	r1, r1, #1
 8000106:	0040      	lsls	r0, r0, #1
 8000108:	0049      	lsls	r1, r1, #1
 800010a:	5e09      	ldrsh	r1, [r1, r0]
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	448e      	add	lr, r1
 8000110:	bc03      	pop	{r0, r1}
 8000112:	4770      	bx	lr

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	; 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f806 	bl	8000228 <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__aeabi_idiv0>:
 8000228:	4770      	bx	lr
 800022a:	46c0      	nop			; (mov r8, r8)

0800022c <NRF905_setAddress>:
					| val);

	return 0;
}

int NRF905_setAddress(NRF905_t *dev, uint32_t address, uint8_t cmd) {
 800022c:	b590      	push	{r4, r7, lr}
 800022e:	b087      	sub	sp, #28
 8000230:	af00      	add	r7, sp, #0
 8000232:	60f8      	str	r0, [r7, #12]
 8000234:	60b9      	str	r1, [r7, #8]
 8000236:	1dfb      	adds	r3, r7, #7
 8000238:	701a      	strb	r2, [r3, #0]
	if (dev == NULL) {
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	2b00      	cmp	r3, #0
 800023e:	d102      	bne.n	8000246 <NRF905_setAddress+0x1a>
		return -1;
 8000240:	2301      	movs	r3, #1
 8000242:	425b      	negs	r3, r3
 8000244:	e033      	b.n	80002ae <NRF905_setAddress+0x82>
	}
	uint8_t i;
	NRF905_HW_SPI_SELECT(dev->hw);
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	2200      	movs	r2, #0
 800024c:	2106      	movs	r1, #6
 800024e:	0018      	movs	r0, r3
 8000250:	f000 fa19 	bl	8000686 <NRF905_hw_gpio_set>
	NRF905_hw_spi_transfer(dev->hw, cmd, NULL);
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	6818      	ldr	r0, [r3, #0]
 8000258:	1dfb      	adds	r3, r7, #7
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	2200      	movs	r2, #0
 800025e:	0019      	movs	r1, r3
 8000260:	f000 fabe 	bl	80007e0 <NRF905_hw_spi_transfer>
	for (i = 0; i < 4; i++) {
 8000264:	2317      	movs	r3, #23
 8000266:	18fb      	adds	r3, r7, r3
 8000268:	2200      	movs	r2, #0
 800026a:	701a      	strb	r2, [r3, #0]
 800026c:	e012      	b.n	8000294 <NRF905_setAddress+0x68>
		NRF905_hw_spi_transfer(dev->hw, address >> (8 * i), NULL);
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	6818      	ldr	r0, [r3, #0]
 8000272:	2417      	movs	r4, #23
 8000274:	193b      	adds	r3, r7, r4
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	00db      	lsls	r3, r3, #3
 800027a:	68ba      	ldr	r2, [r7, #8]
 800027c:	40da      	lsrs	r2, r3
 800027e:	0013      	movs	r3, r2
 8000280:	b2db      	uxtb	r3, r3
 8000282:	2200      	movs	r2, #0
 8000284:	0019      	movs	r1, r3
 8000286:	f000 faab 	bl	80007e0 <NRF905_hw_spi_transfer>
	for (i = 0; i < 4; i++) {
 800028a:	193b      	adds	r3, r7, r4
 800028c:	781a      	ldrb	r2, [r3, #0]
 800028e:	193b      	adds	r3, r7, r4
 8000290:	3201      	adds	r2, #1
 8000292:	701a      	strb	r2, [r3, #0]
 8000294:	2317      	movs	r3, #23
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	781b      	ldrb	r3, [r3, #0]
 800029a:	2b03      	cmp	r3, #3
 800029c:	d9e7      	bls.n	800026e <NRF905_setAddress+0x42>
	}
	NRF905_HW_SPI_DESELECT(dev->hw);
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	2201      	movs	r2, #1
 80002a4:	2106      	movs	r1, #6
 80002a6:	0018      	movs	r0, r3
 80002a8:	f000 f9ed 	bl	8000686 <NRF905_hw_gpio_set>

	return 0;
 80002ac:	2300      	movs	r3, #0
}
 80002ae:	0018      	movs	r0, r3
 80002b0:	46bd      	mov	sp, r7
 80002b2:	b007      	add	sp, #28
 80002b4:	bd90      	pop	{r4, r7, pc}

080002b6 <NRF905_airway_busy>:
		return -1;
	}
	return NRF905_address_matched(dev);
}

uint8_t NRF905_airway_busy(NRF905_t *dev) {
 80002b6:	b580      	push	{r7, lr}
 80002b8:	b082      	sub	sp, #8
 80002ba:	af00      	add	r7, sp, #0
 80002bc:	6078      	str	r0, [r7, #4]
	if (dev == NULL) {
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d101      	bne.n	80002c8 <NRF905_airway_busy+0x12>
		return -1;
 80002c4:	23ff      	movs	r3, #255	; 0xff
 80002c6:	e007      	b.n	80002d8 <NRF905_airway_busy+0x22>
	}

	return NRF905_hw_gpio_get(dev->hw, NRF905_HW_GPIO_CD);
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	2103      	movs	r1, #3
 80002ce:	0018      	movs	r0, r3
 80002d0:	f000 f9a4 	bl	800061c <NRF905_hw_gpio_get>
 80002d4:	0003      	movs	r3, r0
 80002d6:	b2db      	uxtb	r3, r3
}
 80002d8:	0018      	movs	r0, r3
 80002da:	46bd      	mov	sp, r7
 80002dc:	b002      	add	sp, #8
 80002de:	bd80      	pop	{r7, pc}

080002e0 <NRF905_tx>:
	NRF905_CMD_W_CONFIG | NRF905_REG_RX_ADDRESS);
	return 0;
}

uint8_t NRF905_tx(NRF905_t *dev, uint32_t sendTo, void *data, uint8_t len,
		NRF905_nextmode_t nextMode) {
 80002e0:	b590      	push	{r4, r7, lr}
 80002e2:	b087      	sub	sp, #28
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	60f8      	str	r0, [r7, #12]
 80002e8:	60b9      	str	r1, [r7, #8]
 80002ea:	607a      	str	r2, [r7, #4]
 80002ec:	001a      	movs	r2, r3
 80002ee:	1cfb      	adds	r3, r7, #3
 80002f0:	701a      	strb	r2, [r3, #0]
	// TODO check DR is low?

	if (dev == NULL) {
 80002f2:	68fb      	ldr	r3, [r7, #12]
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d101      	bne.n	80002fc <NRF905_tx+0x1c>
		return -1;
 80002f8:	23ff      	movs	r3, #255	; 0xff
 80002fa:	e0a0      	b.n	800043e <NRF905_tx+0x15e>
	}

	if (NRF905_airway_busy(dev))
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	0018      	movs	r0, r3
 8000300:	f7ff ffd9 	bl	80002b6 <NRF905_airway_busy>
 8000304:	1e03      	subs	r3, r0, #0
 8000306:	d001      	beq.n	800030c <NRF905_tx+0x2c>
		return 0;
 8000308:	2300      	movs	r3, #0
 800030a:	e098      	b.n	800043e <NRF905_tx+0x15e>

	NRF905_setAddress(dev, sendTo, NRF905_CMD_W_TX_ADDRESS);
 800030c:	68b9      	ldr	r1, [r7, #8]
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	2222      	movs	r2, #34	; 0x22
 8000312:	0018      	movs	r0, r3
 8000314:	f7ff ff8a 	bl	800022c <NRF905_setAddress>

	// Load new payload
	if (data != NULL) {
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	2b00      	cmp	r3, #0
 800031c:	d031      	beq.n	8000382 <NRF905_tx+0xa2>
		NRF905_HW_SPI_SELECT(dev->hw);
 800031e:	68fb      	ldr	r3, [r7, #12]
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	2200      	movs	r2, #0
 8000324:	2106      	movs	r1, #6
 8000326:	0018      	movs	r0, r3
 8000328:	f000 f9ad 	bl	8000686 <NRF905_hw_gpio_set>
		NRF905_hw_spi_transfer(dev->hw, NRF905_CMD_W_TX_PAYLOAD,
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	2200      	movs	r2, #0
 8000332:	2120      	movs	r1, #32
 8000334:	0018      	movs	r0, r3
 8000336:	f000 fa53 	bl	80007e0 <NRF905_hw_spi_transfer>
		NULL);
		for (uint8_t i = 0; i < len; i++) {
 800033a:	2317      	movs	r3, #23
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	2200      	movs	r2, #0
 8000340:	701a      	strb	r2, [r3, #0]
 8000342:	e010      	b.n	8000366 <NRF905_tx+0x86>
			NRF905_hw_spi_transfer(dev->hw, ((uint8_t*) data)[i],
 8000344:	68fb      	ldr	r3, [r7, #12]
 8000346:	6818      	ldr	r0, [r3, #0]
 8000348:	2417      	movs	r4, #23
 800034a:	193b      	adds	r3, r7, r4
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	687a      	ldr	r2, [r7, #4]
 8000350:	18d3      	adds	r3, r2, r3
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	2200      	movs	r2, #0
 8000356:	0019      	movs	r1, r3
 8000358:	f000 fa42 	bl	80007e0 <NRF905_hw_spi_transfer>
		for (uint8_t i = 0; i < len; i++) {
 800035c:	193b      	adds	r3, r7, r4
 800035e:	781a      	ldrb	r2, [r3, #0]
 8000360:	193b      	adds	r3, r7, r4
 8000362:	3201      	adds	r2, #1
 8000364:	701a      	strb	r2, [r3, #0]
 8000366:	2317      	movs	r3, #23
 8000368:	18fa      	adds	r2, r7, r3
 800036a:	1cfb      	adds	r3, r7, #3
 800036c:	7812      	ldrb	r2, [r2, #0]
 800036e:	781b      	ldrb	r3, [r3, #0]
 8000370:	429a      	cmp	r2, r3
 8000372:	d3e7      	bcc.n	8000344 <NRF905_tx+0x64>
			NULL);
		}
		NRF905_HW_SPI_DESELECT(dev->hw);
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	2201      	movs	r2, #1
 800037a:	2106      	movs	r1, #6
 800037c:	0018      	movs	r0, r3
 800037e:	f000 f982 	bl	8000686 <NRF905_hw_gpio_set>
	}

	if (!NRF905_HW_POWERED_UP(dev->hw)) {
 8000382:	68fb      	ldr	r3, [r7, #12]
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	2102      	movs	r1, #2
 8000388:	0018      	movs	r0, r3
 800038a:	f000 f947 	bl	800061c <NRF905_hw_gpio_get>
 800038e:	1e03      	subs	r3, r0, #0
 8000390:	d113      	bne.n	80003ba <NRF905_tx+0xda>
		NRF905_HW_STANDBY_ENTER(dev->hw);
 8000392:	68fb      	ldr	r3, [r7, #12]
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	2200      	movs	r2, #0
 8000398:	2101      	movs	r1, #1
 800039a:	0018      	movs	r0, r3
 800039c:	f000 f973 	bl	8000686 <NRF905_hw_gpio_set>
		NRF905_HW_POWER_UP(dev->hw);
 80003a0:	68fb      	ldr	r3, [r7, #12]
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	2201      	movs	r2, #1
 80003a6:	2102      	movs	r1, #2
 80003a8:	0018      	movs	r0, r3
 80003aa:	f000 f96c 	bl	8000686 <NRF905_hw_gpio_set>
		NRF905_hw_delay_ms(dev->hw, 3);
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	2103      	movs	r1, #3
 80003b4:	0018      	movs	r0, r3
 80003b6:	f000 f9a0 	bl	80006fa <NRF905_hw_delay_ms>
	}

	if (NRF905_airway_busy(dev))
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	0018      	movs	r0, r3
 80003be:	f7ff ff7a 	bl	80002b6 <NRF905_airway_busy>
 80003c2:	1e03      	subs	r3, r0, #0
 80003c4:	d001      	beq.n	80003ca <NRF905_tx+0xea>
		return 0;
 80003c6:	2300      	movs	r3, #0
 80003c8:	e039      	b.n	800043e <NRF905_tx+0x15e>

	// Put into transmit mode
	NRF905_HW_MODE_TX(dev->hw);
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	2201      	movs	r2, #1
 80003d0:	2100      	movs	r1, #0
 80003d2:	0018      	movs	r0, r3
 80003d4:	f000 f957 	bl	8000686 <NRF905_hw_gpio_set>

	// Pulse standby pin to start transmission
	NRF905_HW_STANDBY_LEAVE(dev->hw);
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	2201      	movs	r2, #1
 80003de:	2101      	movs	r1, #1
 80003e0:	0018      	movs	r0, r3
 80003e2:	f000 f950 	bl	8000686 <NRF905_hw_gpio_set>

	if (nextMode == NRF905_NEXTMODE_RX) {
 80003e6:	2320      	movs	r3, #32
 80003e8:	2208      	movs	r2, #8
 80003ea:	189b      	adds	r3, r3, r2
 80003ec:	19db      	adds	r3, r3, r7
 80003ee:	781b      	ldrb	r3, [r3, #0]
 80003f0:	2b01      	cmp	r3, #1
 80003f2:	d10f      	bne.n	8000414 <NRF905_tx+0x134>
		// The datasheets says that the radio can switch straight to RX mode after
		// a transmission is complete by clearing TX_EN while transmitting, but
		// if this is done within ~700us the transmission seems to get corrupt.
		NRF905_hw_delay_us(dev->hw, 700);
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	22af      	movs	r2, #175	; 0xaf
 80003fa:	0092      	lsls	r2, r2, #2
 80003fc:	0011      	movs	r1, r2
 80003fe:	0018      	movs	r0, r3
 8000400:	f000 f988 	bl	8000714 <NRF905_hw_delay_us>
		NRF905_HW_MODE_RX(dev->hw);
 8000404:	68fb      	ldr	r3, [r7, #12]
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	2200      	movs	r2, #0
 800040a:	2100      	movs	r1, #0
 800040c:	0018      	movs	r0, r3
 800040e:	f000 f93a 	bl	8000686 <NRF905_hw_gpio_set>
 8000412:	e013      	b.n	800043c <NRF905_tx+0x15c>
	} else if (nextMode == NRF905_NEXTMODE_STANDBY) {
 8000414:	2320      	movs	r3, #32
 8000416:	2208      	movs	r2, #8
 8000418:	189b      	adds	r3, r3, r2
 800041a:	19db      	adds	r3, r3, r7
 800041c:	781b      	ldrb	r3, [r3, #0]
 800041e:	2b00      	cmp	r3, #0
 8000420:	d10c      	bne.n	800043c <NRF905_tx+0x15c>
		NRF905_hw_delay_us(dev->hw, 14);
 8000422:	68fb      	ldr	r3, [r7, #12]
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	210e      	movs	r1, #14
 8000428:	0018      	movs	r0, r3
 800042a:	f000 f973 	bl	8000714 <NRF905_hw_delay_us>
		NRF905_HW_STANDBY_ENTER(dev->hw);
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	2200      	movs	r2, #0
 8000434:	2101      	movs	r1, #1
 8000436:	0018      	movs	r0, r3
 8000438:	f000 f925 	bl	8000686 <NRF905_hw_gpio_set>
	}
	// else NRF905_NEXTMODE_TX

	return 1;
 800043c:	2301      	movs	r3, #1
}
 800043e:	0018      	movs	r0, r3
 8000440:	46bd      	mov	sp, r7
 8000442:	b007      	add	sp, #28
 8000444:	bd90      	pop	{r4, r7, pc}
	...

08000448 <NRF905_init>:
	NRF905_HW_SPI_DESELECT(dev->hw);

	return 0;
}

int NRF905_init(NRF905_t *dev, NRF905_hw_t *hw) {
 8000448:	b590      	push	{r4, r7, lr}
 800044a:	b085      	sub	sp, #20
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	6039      	str	r1, [r7, #0]
	uint8_t i;

	if (dev == NULL) {
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	2b00      	cmp	r3, #0
 8000456:	d102      	bne.n	800045e <NRF905_init+0x16>
		return -1;
 8000458:	2301      	movs	r3, #1
 800045a:	425b      	negs	r3, r3
 800045c:	e0d7      	b.n	800060e <NRF905_init+0x1c6>
	}

	if (hw == NULL) {
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	2b00      	cmp	r3, #0
 8000462:	d102      	bne.n	800046a <NRF905_init+0x22>
		return -2;
 8000464:	2302      	movs	r3, #2
 8000466:	425b      	negs	r3, r3
 8000468:	e0d1      	b.n	800060e <NRF905_init+0x1c6>
	}

	dev->hw = hw;
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	683a      	ldr	r2, [r7, #0]
 800046e:	601a      	str	r2, [r3, #0]

	dev->software_pin_configuration = 0x00;
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	2200      	movs	r2, #0
 8000474:	741a      	strb	r2, [r3, #16]

	NRF905_hw_enable_timer(hw);
 8000476:	683b      	ldr	r3, [r7, #0]
 8000478:	0018      	movs	r0, r3
 800047a:	f000 f996 	bl	80007aa <NRF905_hw_enable_timer>

	if (hw->gpio[NRF905_HW_GPIO_DR].port == NULL) {
 800047e:	683b      	ldr	r3, [r7, #0]
 8000480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000482:	2b00      	cmp	r3, #0
 8000484:	d106      	bne.n	8000494 <NRF905_init+0x4c>
		dev->software_pin_configuration |= NRF905_USE_SOFTWARE_DATA_READY;
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	7c1b      	ldrb	r3, [r3, #16]
 800048a:	2201      	movs	r2, #1
 800048c:	4313      	orrs	r3, r2
 800048e:	b2da      	uxtb	r2, r3
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	741a      	strb	r2, [r3, #16]
	}
	if (hw->gpio[NRF905_HW_GPIO_AM].port == NULL) {
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000498:	2b00      	cmp	r3, #0
 800049a:	d106      	bne.n	80004aa <NRF905_init+0x62>
		dev->software_pin_configuration |= NRF905_USE_SOFTWARE_ADDRESS_MATCH;
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	7c1b      	ldrb	r3, [r3, #16]
 80004a0:	2202      	movs	r2, #2
 80004a2:	4313      	orrs	r3, r2
 80004a4:	b2da      	uxtb	r2, r3
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	741a      	strb	r2, [r3, #16]
	}

	NRF905_HW_SPI_DESELECT(dev->hw);
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	2201      	movs	r2, #1
 80004b0:	2106      	movs	r1, #6
 80004b2:	0018      	movs	r0, r3
 80004b4:	f000 f8e7 	bl	8000686 <NRF905_hw_gpio_set>

	NRF905_HW_POWER_DOWN(dev->hw);
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	2200      	movs	r2, #0
 80004be:	2102      	movs	r1, #2
 80004c0:	0018      	movs	r0, r3
 80004c2:	f000 f8e0 	bl	8000686 <NRF905_hw_gpio_set>
	NRF905_HW_STANDBY_ENTER(hw);
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	2200      	movs	r2, #0
 80004ca:	2101      	movs	r1, #1
 80004cc:	0018      	movs	r0, r3
 80004ce:	f000 f8da 	bl	8000686 <NRF905_hw_gpio_set>
	NRF905_HW_MODE_RX(hw);
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	2200      	movs	r2, #0
 80004d6:	2100      	movs	r1, #0
 80004d8:	0018      	movs	r0, r3
 80004da:	f000 f8d4 	bl	8000686 <NRF905_hw_gpio_set>
	NRF905_hw_delay_ms(dev->hw, 3);
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	2103      	movs	r1, #3
 80004e4:	0018      	movs	r0, r3
 80004e6:	f000 f908 	bl	80006fa <NRF905_hw_delay_ms>

	// Set control registers
	NRF905_HW_SPI_SELECT(dev->hw);
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	2200      	movs	r2, #0
 80004f0:	2106      	movs	r1, #6
 80004f2:	0018      	movs	r0, r3
 80004f4:	f000 f8c7 	bl	8000686 <NRF905_hw_gpio_set>
	NRF905_hw_spi_transfer(dev->hw, NRF905_CMD_W_CONFIG | 0x00, NULL);
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	2200      	movs	r2, #0
 80004fe:	2100      	movs	r1, #0
 8000500:	0018      	movs	r0, r3
 8000502:	f000 f96d 	bl	80007e0 <NRF905_hw_spi_transfer>
	for (i = 0; i < sizeof(NRF905_default_config); i++) {
 8000506:	230f      	movs	r3, #15
 8000508:	18fb      	adds	r3, r7, r3
 800050a:	2200      	movs	r2, #0
 800050c:	701a      	strb	r2, [r3, #0]
 800050e:	e00f      	b.n	8000530 <NRF905_init+0xe8>
		NRF905_hw_spi_transfer(dev->hw, NRF905_default_config[i], NULL);
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	6818      	ldr	r0, [r3, #0]
 8000514:	240f      	movs	r4, #15
 8000516:	193b      	adds	r3, r7, r4
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	4a3f      	ldr	r2, [pc, #252]	; (8000618 <NRF905_init+0x1d0>)
 800051c:	5cd3      	ldrb	r3, [r2, r3]
 800051e:	2200      	movs	r2, #0
 8000520:	0019      	movs	r1, r3
 8000522:	f000 f95d 	bl	80007e0 <NRF905_hw_spi_transfer>
	for (i = 0; i < sizeof(NRF905_default_config); i++) {
 8000526:	193b      	adds	r3, r7, r4
 8000528:	781a      	ldrb	r2, [r3, #0]
 800052a:	193b      	adds	r3, r7, r4
 800052c:	3201      	adds	r2, #1
 800052e:	701a      	strb	r2, [r3, #0]
 8000530:	240f      	movs	r4, #15
 8000532:	193b      	adds	r3, r7, r4
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	2b09      	cmp	r3, #9
 8000538:	d9ea      	bls.n	8000510 <NRF905_init+0xc8>
	}
	NRF905_HW_SPI_DESELECT(dev->hw);
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	2201      	movs	r2, #1
 8000540:	2106      	movs	r1, #6
 8000542:	0018      	movs	r0, r3
 8000544:	f000 f89f 	bl	8000686 <NRF905_hw_gpio_set>

	NRF905_hw_delay_us(dev->hw, 100);
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	2164      	movs	r1, #100	; 0x64
 800054e:	0018      	movs	r0, r3
 8000550:	f000 f8e0 	bl	8000714 <NRF905_hw_delay_us>

	NRF905_HW_SPI_SELECT(dev->hw);
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	2200      	movs	r2, #0
 800055a:	2106      	movs	r1, #6
 800055c:	0018      	movs	r0, r3
 800055e:	f000 f892 	bl	8000686 <NRF905_hw_gpio_set>
	// Default transmit address
	NRF905_hw_spi_transfer(dev->hw, NRF905_CMD_W_TX_ADDRESS, NULL);
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	2200      	movs	r2, #0
 8000568:	2122      	movs	r1, #34	; 0x22
 800056a:	0018      	movs	r0, r3
 800056c:	f000 f938 	bl	80007e0 <NRF905_hw_spi_transfer>
	for (i = 0; i < 4; i++) {
 8000570:	193b      	adds	r3, r7, r4
 8000572:	2200      	movs	r2, #0
 8000574:	701a      	strb	r2, [r3, #0]
 8000576:	e00c      	b.n	8000592 <NRF905_init+0x14a>
		NRF905_hw_spi_transfer(dev->hw, 0xE7, NULL);
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	2200      	movs	r2, #0
 800057e:	21e7      	movs	r1, #231	; 0xe7
 8000580:	0018      	movs	r0, r3
 8000582:	f000 f92d 	bl	80007e0 <NRF905_hw_spi_transfer>
	for (i = 0; i < 4; i++) {
 8000586:	210f      	movs	r1, #15
 8000588:	187b      	adds	r3, r7, r1
 800058a:	781a      	ldrb	r2, [r3, #0]
 800058c:	187b      	adds	r3, r7, r1
 800058e:	3201      	adds	r2, #1
 8000590:	701a      	strb	r2, [r3, #0]
 8000592:	240f      	movs	r4, #15
 8000594:	193b      	adds	r3, r7, r4
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	2b03      	cmp	r3, #3
 800059a:	d9ed      	bls.n	8000578 <NRF905_init+0x130>
	}
	NRF905_HW_SPI_DESELECT(dev->hw);
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	2201      	movs	r2, #1
 80005a2:	2106      	movs	r1, #6
 80005a4:	0018      	movs	r0, r3
 80005a6:	f000 f86e 	bl	8000686 <NRF905_hw_gpio_set>

	NRF905_hw_delay_us(dev->hw, 100);
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	2164      	movs	r1, #100	; 0x64
 80005b0:	0018      	movs	r0, r3
 80005b2:	f000 f8af 	bl	8000714 <NRF905_hw_delay_us>

	NRF905_HW_SPI_SELECT(dev->hw);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	2200      	movs	r2, #0
 80005bc:	2106      	movs	r1, #6
 80005be:	0018      	movs	r0, r3
 80005c0:	f000 f861 	bl	8000686 <NRF905_hw_gpio_set>
	// Clear transmit payload
	NRF905_hw_spi_transfer(dev->hw, NRF905_CMD_W_TX_PAYLOAD, NULL);
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	2200      	movs	r2, #0
 80005ca:	2120      	movs	r1, #32
 80005cc:	0018      	movs	r0, r3
 80005ce:	f000 f907 	bl	80007e0 <NRF905_hw_spi_transfer>
	for (i = 0; i < NRF905_MAX_PAYLOAD; i++) {
 80005d2:	193b      	adds	r3, r7, r4
 80005d4:	2200      	movs	r2, #0
 80005d6:	701a      	strb	r2, [r3, #0]
 80005d8:	e00c      	b.n	80005f4 <NRF905_init+0x1ac>
		NRF905_hw_spi_transfer(dev->hw, 0x00, NULL);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2200      	movs	r2, #0
 80005e0:	2100      	movs	r1, #0
 80005e2:	0018      	movs	r0, r3
 80005e4:	f000 f8fc 	bl	80007e0 <NRF905_hw_spi_transfer>
	for (i = 0; i < NRF905_MAX_PAYLOAD; i++) {
 80005e8:	210f      	movs	r1, #15
 80005ea:	187b      	adds	r3, r7, r1
 80005ec:	781a      	ldrb	r2, [r3, #0]
 80005ee:	187b      	adds	r3, r7, r1
 80005f0:	3201      	adds	r2, #1
 80005f2:	701a      	strb	r2, [r3, #0]
 80005f4:	230f      	movs	r3, #15
 80005f6:	18fb      	adds	r3, r7, r3
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	2b08      	cmp	r3, #8
 80005fc:	d9ed      	bls.n	80005da <NRF905_init+0x192>
	}
	NRF905_HW_SPI_DESELECT(dev->hw);
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	2201      	movs	r2, #1
 8000604:	2106      	movs	r1, #6
 8000606:	0018      	movs	r0, r3
 8000608:	f000 f83d 	bl	8000686 <NRF905_hw_gpio_set>

	return 0;
 800060c:	2300      	movs	r3, #0
}
 800060e:	0018      	movs	r0, r3
 8000610:	46bd      	mov	sp, r7
 8000612:	b005      	add	sp, #20
 8000614:	bd90      	pop	{r4, r7, pc}
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	08004314 	.word	0x08004314

0800061c <NRF905_hw_gpio_get>:

#include "gpio.h"
#include "tim.h"
#include "spi.h"

int NRF905_hw_gpio_get(NRF905_hw_t *hw, uint8_t gpio) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	000a      	movs	r2, r1
 8000626:	1cfb      	adds	r3, r7, #3
 8000628:	701a      	strb	r2, [r3, #0]
	if (hw == NULL) {
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d102      	bne.n	8000636 <NRF905_hw_gpio_get+0x1a>
		return -1;
 8000630:	2301      	movs	r3, #1
 8000632:	425b      	negs	r3, r3
 8000634:	e023      	b.n	800067e <NRF905_hw_gpio_get+0x62>
	}

	if (gpio >= 0 && gpio <= 6) {
 8000636:	1cfb      	adds	r3, r7, #3
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2b06      	cmp	r3, #6
 800063c:	d81d      	bhi.n	800067a <NRF905_hw_gpio_get+0x5e>
		if (hw->gpio[gpio].port) {
 800063e:	1cfb      	adds	r3, r7, #3
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	00db      	lsls	r3, r3, #3
 8000646:	18d3      	adds	r3, r2, r3
 8000648:	3304      	adds	r3, #4
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d011      	beq.n	8000674 <NRF905_hw_gpio_get+0x58>
			return HAL_GPIO_ReadPin((GPIO_TypeDef*) hw->gpio[gpio].port,
 8000650:	1cfb      	adds	r3, r7, #3
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	00db      	lsls	r3, r3, #3
 8000658:	18d3      	adds	r3, r2, r3
 800065a:	3304      	adds	r3, #4
 800065c:	6818      	ldr	r0, [r3, #0]
					hw->gpio[gpio].pin);
 800065e:	1cfb      	adds	r3, r7, #3
 8000660:	781a      	ldrb	r2, [r3, #0]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	00d2      	lsls	r2, r2, #3
 8000666:	58d3      	ldr	r3, [r2, r3]
			return HAL_GPIO_ReadPin((GPIO_TypeDef*) hw->gpio[gpio].port,
 8000668:	b29b      	uxth	r3, r3
 800066a:	0019      	movs	r1, r3
 800066c:	f001 f838 	bl	80016e0 <HAL_GPIO_ReadPin>
 8000670:	0003      	movs	r3, r0
 8000672:	e004      	b.n	800067e <NRF905_hw_gpio_get+0x62>
		} else {
			return -2;
 8000674:	2302      	movs	r3, #2
 8000676:	425b      	negs	r3, r3
 8000678:	e001      	b.n	800067e <NRF905_hw_gpio_get+0x62>
		}
	}

	return -3;
 800067a:	2303      	movs	r3, #3
 800067c:	425b      	negs	r3, r3
}
 800067e:	0018      	movs	r0, r3
 8000680:	46bd      	mov	sp, r7
 8000682:	b002      	add	sp, #8
 8000684:	bd80      	pop	{r7, pc}

08000686 <NRF905_hw_gpio_set>:

int NRF905_hw_gpio_set(NRF905_hw_t *hw, uint8_t gpio, uint8_t value) {
 8000686:	b580      	push	{r7, lr}
 8000688:	b082      	sub	sp, #8
 800068a:	af00      	add	r7, sp, #0
 800068c:	6078      	str	r0, [r7, #4]
 800068e:	0008      	movs	r0, r1
 8000690:	0011      	movs	r1, r2
 8000692:	1cfb      	adds	r3, r7, #3
 8000694:	1c02      	adds	r2, r0, #0
 8000696:	701a      	strb	r2, [r3, #0]
 8000698:	1cbb      	adds	r3, r7, #2
 800069a:	1c0a      	adds	r2, r1, #0
 800069c:	701a      	strb	r2, [r3, #0]
	if (hw == NULL) {
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d102      	bne.n	80006aa <NRF905_hw_gpio_set+0x24>
		return -1;
 80006a4:	2301      	movs	r3, #1
 80006a6:	425b      	negs	r3, r3
 80006a8:	e023      	b.n	80006f2 <NRF905_hw_gpio_set+0x6c>
	}

	if (gpio >= 0 && gpio <= 6) {
 80006aa:	1cfb      	adds	r3, r7, #3
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	2b06      	cmp	r3, #6
 80006b0:	d81e      	bhi.n	80006f0 <NRF905_hw_gpio_set+0x6a>
		if (hw->gpio[gpio].port) {
 80006b2:	1cfb      	adds	r3, r7, #3
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	687a      	ldr	r2, [r7, #4]
 80006b8:	00db      	lsls	r3, r3, #3
 80006ba:	18d3      	adds	r3, r2, r3
 80006bc:	3304      	adds	r3, #4
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d012      	beq.n	80006ea <NRF905_hw_gpio_set+0x64>
			HAL_GPIO_WritePin((GPIO_TypeDef*) hw->gpio[gpio].port,
 80006c4:	1cfb      	adds	r3, r7, #3
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	687a      	ldr	r2, [r7, #4]
 80006ca:	00db      	lsls	r3, r3, #3
 80006cc:	18d3      	adds	r3, r2, r3
 80006ce:	3304      	adds	r3, #4
 80006d0:	6818      	ldr	r0, [r3, #0]
					hw->gpio[gpio].pin, value);
 80006d2:	1cfb      	adds	r3, r7, #3
 80006d4:	781a      	ldrb	r2, [r3, #0]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	00d2      	lsls	r2, r2, #3
 80006da:	58d3      	ldr	r3, [r2, r3]
			HAL_GPIO_WritePin((GPIO_TypeDef*) hw->gpio[gpio].port,
 80006dc:	b299      	uxth	r1, r3
 80006de:	1cbb      	adds	r3, r7, #2
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	001a      	movs	r2, r3
 80006e4:	f001 f819 	bl	800171a <HAL_GPIO_WritePin>
 80006e8:	e002      	b.n	80006f0 <NRF905_hw_gpio_set+0x6a>
		} else {
			return -2;
 80006ea:	2302      	movs	r3, #2
 80006ec:	425b      	negs	r3, r3
 80006ee:	e000      	b.n	80006f2 <NRF905_hw_gpio_set+0x6c>
		}
	}

	return 0;
 80006f0:	2300      	movs	r3, #0
}
 80006f2:	0018      	movs	r0, r3
 80006f4:	46bd      	mov	sp, r7
 80006f6:	b002      	add	sp, #8
 80006f8:	bd80      	pop	{r7, pc}

080006fa <NRF905_hw_delay_ms>:

void NRF905_hw_delay_ms(NRF905_hw_t *hw, uint32_t ms) {
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b082      	sub	sp, #8
 80006fe:	af00      	add	r7, sp, #0
 8000700:	6078      	str	r0, [r7, #4]
 8000702:	6039      	str	r1, [r7, #0]
	HAL_Delay(ms);
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	0018      	movs	r0, r3
 8000708:	f000 fd84 	bl	8001214 <HAL_Delay>
}
 800070c:	46c0      	nop			; (mov r8, r8)
 800070e:	46bd      	mov	sp, r7
 8000710:	b002      	add	sp, #8
 8000712:	bd80      	pop	{r7, pc}

08000714 <NRF905_hw_delay_us>:

void NRF905_hw_delay_us(NRF905_hw_t *hw, uint16_t delay) {
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	000a      	movs	r2, r1
 800071e:	1cbb      	adds	r3, r7, #2
 8000720:	801a      	strh	r2, [r3, #0]
	if (hw->tim != NULL) {
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000726:	2b00      	cmp	r3, #0
 8000728:	d03b      	beq.n	80007a2 <NRF905_hw_delay_us+0x8e>
		volatile uint16_t current_time, stop_time;
		current_time = __HAL_TIM_GET_COUNTER((TIM_HandleTypeDef* ) (hw->tim));
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000732:	b29a      	uxth	r2, r3
 8000734:	210e      	movs	r1, #14
 8000736:	187b      	adds	r3, r7, r1
 8000738:	801a      	strh	r2, [r3, #0]
		stop_time = current_time + delay;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	b29a      	uxth	r2, r3
 8000740:	1cbb      	adds	r3, r7, #2
 8000742:	881b      	ldrh	r3, [r3, #0]
 8000744:	18d3      	adds	r3, r2, r3
 8000746:	b29a      	uxth	r2, r3
 8000748:	200c      	movs	r0, #12
 800074a:	183b      	adds	r3, r7, r0
 800074c:	801a      	strh	r2, [r3, #0]

		//overflow
		if (stop_time < current_time) {
 800074e:	183b      	adds	r3, r7, r0
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	b29a      	uxth	r2, r3
 8000754:	187b      	adds	r3, r7, r1
 8000756:	881b      	ldrh	r3, [r3, #0]
 8000758:	b29b      	uxth	r3, r3
 800075a:	429a      	cmp	r2, r3
 800075c:	d210      	bcs.n	8000780 <NRF905_hw_delay_us+0x6c>
			do {
				current_time = __HAL_TIM_GET_COUNTER(
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000766:	b29a      	uxth	r2, r3
 8000768:	210e      	movs	r1, #14
 800076a:	187b      	adds	r3, r7, r1
 800076c:	801a      	strh	r2, [r3, #0]
						(TIM_HandleTypeDef* ) (hw->tim));
			} while (current_time > stop_time);
 800076e:	187b      	adds	r3, r7, r1
 8000770:	881b      	ldrh	r3, [r3, #0]
 8000772:	b29a      	uxth	r2, r3
 8000774:	230c      	movs	r3, #12
 8000776:	18fb      	adds	r3, r7, r3
 8000778:	881b      	ldrh	r3, [r3, #0]
 800077a:	b29b      	uxth	r3, r3
 800077c:	429a      	cmp	r2, r3
 800077e:	d8ee      	bhi.n	800075e <NRF905_hw_delay_us+0x4a>
		}

		do {
			current_time = __HAL_TIM_GET_COUNTER(
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000788:	b29a      	uxth	r2, r3
 800078a:	210e      	movs	r1, #14
 800078c:	187b      	adds	r3, r7, r1
 800078e:	801a      	strh	r2, [r3, #0]
					(TIM_HandleTypeDef* ) (hw->tim));
		} while (current_time < stop_time);
 8000790:	187b      	adds	r3, r7, r1
 8000792:	881b      	ldrh	r3, [r3, #0]
 8000794:	b29a      	uxth	r2, r3
 8000796:	230c      	movs	r3, #12
 8000798:	18fb      	adds	r3, r7, r3
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	b29b      	uxth	r3, r3
 800079e:	429a      	cmp	r2, r3
 80007a0:	d3ee      	bcc.n	8000780 <NRF905_hw_delay_us+0x6c>
	}
}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	46bd      	mov	sp, r7
 80007a6:	b004      	add	sp, #16
 80007a8:	bd80      	pop	{r7, pc}

080007aa <NRF905_hw_enable_timer>:

void NRF905_hw_enable_timer(NRF905_hw_t *hw) {
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b082      	sub	sp, #8
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	6078      	str	r0, [r7, #4]
	if (hw->tim != NULL) {
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d00e      	beq.n	80007d8 <NRF905_hw_enable_timer+0x2e>
		__HAL_TIM_SET_COUNTER((TIM_HandleTypeDef* )(hw->tim), 0);
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2200      	movs	r2, #0
 80007c2:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_ENABLE((TIM_HandleTypeDef* )hw->tim);
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	681a      	ldr	r2, [r3, #0]
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	2101      	movs	r1, #1
 80007d4:	430a      	orrs	r2, r1
 80007d6:	601a      	str	r2, [r3, #0]
	}
}
 80007d8:	46c0      	nop			; (mov r8, r8)
 80007da:	46bd      	mov	sp, r7
 80007dc:	b002      	add	sp, #8
 80007de:	bd80      	pop	{r7, pc}

080007e0 <NRF905_hw_spi_transfer>:

int NRF905_hw_spi_transfer(NRF905_hw_t *hw, uint8_t data_tx, uint8_t *data_rx) {
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b088      	sub	sp, #32
 80007e4:	af02      	add	r7, sp, #8
 80007e6:	60f8      	str	r0, [r7, #12]
 80007e8:	607a      	str	r2, [r7, #4]
 80007ea:	230b      	movs	r3, #11
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	1c0a      	adds	r2, r1, #0
 80007f0:	701a      	strb	r2, [r3, #0]
	uint8_t dummy;
	int ret;

	if (hw == NULL) {
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d102      	bne.n	80007fe <NRF905_hw_spi_transfer+0x1e>
		return -1;
 80007f8:	2301      	movs	r3, #1
 80007fa:	425b      	negs	r3, r3
 80007fc:	e012      	b.n	8000824 <NRF905_hw_spi_transfer+0x44>
	}

	if (data_rx == NULL) {
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d102      	bne.n	800080a <NRF905_hw_spi_transfer+0x2a>
		data_rx = &dummy;
 8000804:	2313      	movs	r3, #19
 8000806:	18fb      	adds	r3, r7, r3
 8000808:	607b      	str	r3, [r7, #4]
	}

	ret = HAL_SPI_TransmitReceive((SPI_HandleTypeDef*) hw->spi, &data_tx,
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	230b      	movs	r3, #11
 8000812:	18f9      	adds	r1, r7, r3
 8000814:	2364      	movs	r3, #100	; 0x64
 8000816:	9300      	str	r3, [sp, #0]
 8000818:	2301      	movs	r3, #1
 800081a:	f001 fd2d 	bl	8002278 <HAL_SPI_TransmitReceive>
 800081e:	0003      	movs	r3, r0
 8000820:	617b      	str	r3, [r7, #20]
			data_rx, 1, 100);

	return ret;
 8000822:	697b      	ldr	r3, [r7, #20]
}
 8000824:	0018      	movs	r0, r3
 8000826:	46bd      	mov	sp, r7
 8000828:	b006      	add	sp, #24
 800082a:	bd80      	pop	{r7, pc}

0800082c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800082c:	b590      	push	{r4, r7, lr}
 800082e:	b089      	sub	sp, #36	; 0x24
 8000830:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000832:	240c      	movs	r4, #12
 8000834:	193b      	adds	r3, r7, r4
 8000836:	0018      	movs	r0, r3
 8000838:	2314      	movs	r3, #20
 800083a:	001a      	movs	r2, r3
 800083c:	2100      	movs	r1, #0
 800083e:	f002 fcdd 	bl	80031fc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	4b50      	ldr	r3, [pc, #320]	; (8000984 <MX_GPIO_Init+0x158>)
 8000844:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000846:	4b4f      	ldr	r3, [pc, #316]	; (8000984 <MX_GPIO_Init+0x158>)
 8000848:	2104      	movs	r1, #4
 800084a:	430a      	orrs	r2, r1
 800084c:	635a      	str	r2, [r3, #52]	; 0x34
 800084e:	4b4d      	ldr	r3, [pc, #308]	; (8000984 <MX_GPIO_Init+0x158>)
 8000850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000852:	2204      	movs	r2, #4
 8000854:	4013      	ands	r3, r2
 8000856:	60bb      	str	r3, [r7, #8]
 8000858:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b4a      	ldr	r3, [pc, #296]	; (8000984 <MX_GPIO_Init+0x158>)
 800085c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800085e:	4b49      	ldr	r3, [pc, #292]	; (8000984 <MX_GPIO_Init+0x158>)
 8000860:	2101      	movs	r1, #1
 8000862:	430a      	orrs	r2, r1
 8000864:	635a      	str	r2, [r3, #52]	; 0x34
 8000866:	4b47      	ldr	r3, [pc, #284]	; (8000984 <MX_GPIO_Init+0x158>)
 8000868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800086a:	2201      	movs	r2, #1
 800086c:	4013      	ands	r3, r2
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b44      	ldr	r3, [pc, #272]	; (8000984 <MX_GPIO_Init+0x158>)
 8000874:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000876:	4b43      	ldr	r3, [pc, #268]	; (8000984 <MX_GPIO_Init+0x158>)
 8000878:	2102      	movs	r1, #2
 800087a:	430a      	orrs	r2, r1
 800087c:	635a      	str	r2, [r3, #52]	; 0x34
 800087e:	4b41      	ldr	r3, [pc, #260]	; (8000984 <MX_GPIO_Init+0x158>)
 8000880:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000882:	2202      	movs	r2, #2
 8000884:	4013      	ands	r3, r2
 8000886:	603b      	str	r3, [r7, #0]
 8000888:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800088a:	23e0      	movs	r3, #224	; 0xe0
 800088c:	021b      	lsls	r3, r3, #8
 800088e:	483e      	ldr	r0, [pc, #248]	; (8000988 <MX_GPIO_Init+0x15c>)
 8000890:	2200      	movs	r2, #0
 8000892:	0019      	movs	r1, r3
 8000894:	f000 ff41 	bl	800171a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CS_Pin|PWR_Pin|TRX_CE_Pin|TXEN_Pin, GPIO_PIN_RESET);
 8000898:	23e8      	movs	r3, #232	; 0xe8
 800089a:	0159      	lsls	r1, r3, #5
 800089c:	23a0      	movs	r3, #160	; 0xa0
 800089e:	05db      	lsls	r3, r3, #23
 80008a0:	2200      	movs	r2, #0
 80008a2:	0018      	movs	r0, r3
 80008a4:	f000 ff39 	bl	800171a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80008a8:	193b      	adds	r3, r7, r4
 80008aa:	22e0      	movs	r2, #224	; 0xe0
 80008ac:	0212      	lsls	r2, r2, #8
 80008ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b0:	193b      	adds	r3, r7, r4
 80008b2:	2201      	movs	r2, #1
 80008b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	193b      	adds	r3, r7, r4
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008bc:	193b      	adds	r3, r7, r4
 80008be:	2200      	movs	r2, #0
 80008c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008c2:	193b      	adds	r3, r7, r4
 80008c4:	4a30      	ldr	r2, [pc, #192]	; (8000988 <MX_GPIO_Init+0x15c>)
 80008c6:	0019      	movs	r1, r3
 80008c8:	0010      	movs	r0, r2
 80008ca:	f000 fda5 	bl	8001418 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80008ce:	193b      	adds	r3, r7, r4
 80008d0:	2210      	movs	r2, #16
 80008d2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d4:	193b      	adds	r3, r7, r4
 80008d6:	2200      	movs	r2, #0
 80008d8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	193b      	adds	r3, r7, r4
 80008dc:	2200      	movs	r2, #0
 80008de:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e0:	193a      	adds	r2, r7, r4
 80008e2:	23a0      	movs	r3, #160	; 0xa0
 80008e4:	05db      	lsls	r3, r3, #23
 80008e6:	0011      	movs	r1, r2
 80008e8:	0018      	movs	r0, r3
 80008ea:	f000 fd95 	bl	8001418 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin|PWR_Pin|TRX_CE_Pin|TXEN_Pin;
 80008ee:	0021      	movs	r1, r4
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	22e8      	movs	r2, #232	; 0xe8
 80008f4:	0152      	lsls	r2, r2, #5
 80008f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f8:	000c      	movs	r4, r1
 80008fa:	193b      	adds	r3, r7, r4
 80008fc:	2201      	movs	r2, #1
 80008fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	193b      	adds	r3, r7, r4
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000906:	193b      	adds	r3, r7, r4
 8000908:	2200      	movs	r2, #0
 800090a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800090c:	193a      	adds	r2, r7, r4
 800090e:	23a0      	movs	r3, #160	; 0xa0
 8000910:	05db      	lsls	r3, r3, #23
 8000912:	0011      	movs	r1, r2
 8000914:	0018      	movs	r0, r3
 8000916:	f000 fd7f 	bl	8001418 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DR_Pin;
 800091a:	0021      	movs	r1, r4
 800091c:	187b      	adds	r3, r7, r1
 800091e:	2240      	movs	r2, #64	; 0x40
 8000920:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000922:	187b      	adds	r3, r7, r1
 8000924:	2288      	movs	r2, #136	; 0x88
 8000926:	0352      	lsls	r2, r2, #13
 8000928:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	000c      	movs	r4, r1
 800092c:	193b      	adds	r3, r7, r4
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DR_GPIO_Port, &GPIO_InitStruct);
 8000932:	193b      	adds	r3, r7, r4
 8000934:	4a14      	ldr	r2, [pc, #80]	; (8000988 <MX_GPIO_Init+0x15c>)
 8000936:	0019      	movs	r1, r3
 8000938:	0010      	movs	r0, r2
 800093a:	f000 fd6d 	bl	8001418 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CD_Pin;
 800093e:	193b      	adds	r3, r7, r4
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000944:	193b      	adds	r3, r7, r4
 8000946:	2200      	movs	r2, #0
 8000948:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	193b      	adds	r3, r7, r4
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 8000950:	193b      	adds	r3, r7, r4
 8000952:	4a0d      	ldr	r2, [pc, #52]	; (8000988 <MX_GPIO_Init+0x15c>)
 8000954:	0019      	movs	r1, r3
 8000956:	0010      	movs	r0, r2
 8000958:	f000 fd5e 	bl	8001418 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800095c:	0021      	movs	r1, r4
 800095e:	187b      	adds	r3, r7, r1
 8000960:	2220      	movs	r2, #32
 8000962:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000964:	187b      	adds	r3, r7, r1
 8000966:	2200      	movs	r2, #0
 8000968:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	187b      	adds	r3, r7, r1
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000970:	187b      	adds	r3, r7, r1
 8000972:	4a06      	ldr	r2, [pc, #24]	; (800098c <MX_GPIO_Init+0x160>)
 8000974:	0019      	movs	r1, r3
 8000976:	0010      	movs	r0, r2
 8000978:	f000 fd4e 	bl	8001418 <HAL_GPIO_Init>

}
 800097c:	46c0      	nop			; (mov r8, r8)
 800097e:	46bd      	mov	sp, r7
 8000980:	b009      	add	sp, #36	; 0x24
 8000982:	bd90      	pop	{r4, r7, pc}
 8000984:	40021000 	.word	0x40021000
 8000988:	50000800 	.word	0x50000800
 800098c:	50000400 	.word	0x50000400

08000990 <sendData>:
uint32_t last_PA4_state = 0;
bool flag = false;


// function to send data
void sendData(uint32_t data) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af02      	add	r7, sp, #8
 8000996:	6078      	str	r0, [r7, #4]
  // create an array of 4 elements to store data
  uint8_t dataArray[4];
  // extract the first byte of data (most significant byte)
  dataArray[0] = (data >> 24) & 0xFF;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	0e1b      	lsrs	r3, r3, #24
 800099c:	b2da      	uxtb	r2, r3
 800099e:	210c      	movs	r1, #12
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	701a      	strb	r2, [r3, #0]
  // extract the second byte of data
  dataArray[1] = (data >> 16) & 0xFF;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	0c1b      	lsrs	r3, r3, #16
 80009a8:	b2da      	uxtb	r2, r3
 80009aa:	187b      	adds	r3, r7, r1
 80009ac:	705a      	strb	r2, [r3, #1]
  // extract the third byte of data
  dataArray[2] = (data >> 8) & 0xFF;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	0a1b      	lsrs	r3, r3, #8
 80009b2:	b2da      	uxtb	r2, r3
 80009b4:	187b      	adds	r3, r7, r1
 80009b6:	709a      	strb	r2, [r3, #2]
  // extract the fourth byte of data (least significant byte)
  dataArray[3] = data & 0xFF;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	70da      	strb	r2, [r3, #3]
  // transmit data using NRF905 module
  // parameters: address of the NRF905 object, destination address, data to be transmitted, number of bytes to be transmitted, mode after transmission (NRF905_NEXTMODE_STANDBY for standby mode)
  NRF905_tx(&NRF905, RADIO_ADDRESS, dataArray, 4, NRF905_NEXTMODE_STANDBY);
 80009c0:	187a      	adds	r2, r7, r1
 80009c2:	4905      	ldr	r1, [pc, #20]	; (80009d8 <sendData+0x48>)
 80009c4:	4805      	ldr	r0, [pc, #20]	; (80009dc <sendData+0x4c>)
 80009c6:	2300      	movs	r3, #0
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	2304      	movs	r3, #4
 80009cc:	f7ff fc88 	bl	80002e0 <NRF905_tx>
}
 80009d0:	46c0      	nop			; (mov r8, r8)
 80009d2:	46bd      	mov	sp, r7
 80009d4:	b004      	add	sp, #16
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	12345678 	.word	0x12345678
 80009dc:	200000cc 	.word	0x200000cc

080009e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009e6:	f000 fb8f 	bl	8001108 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ea:	f000 f89f 	bl	8000b2c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009ee:	f7ff ff1d 	bl	800082c <MX_GPIO_Init>
  MX_TIM3_Init();
 80009f2:	f000 fa9f 	bl	8000f34 <MX_TIM3_Init>
  MX_SPI2_Init();
 80009f6:	f000 f8fb 	bl	8000bf0 <MX_SPI2_Init>
  MX_TIM14_Init();
 80009fa:	f000 faf1 	bl	8000fe0 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 80009fe:	4b43      	ldr	r3, [pc, #268]	; (8000b0c <main+0x12c>)
 8000a00:	0018      	movs	r0, r3
 8000a02:	f001 ffd9 	bl	80029b8 <HAL_TIM_Base_Start_IT>


  // Initialize the random number generator with the unique device ID
  uint32_t uid = 0x00;
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
    	for (uint8_t i = 0; i < 3; ++i) {
 8000a0a:	1cfb      	adds	r3, r7, #3
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	701a      	strb	r2, [r3, #0]
 8000a10:	e00e      	b.n	8000a30 <main+0x50>
    		uid += (uint32_t) (UID_BASE + i * 4);
 8000a12:	1cfb      	adds	r3, r7, #3
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	001a      	movs	r2, r3
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	18d3      	adds	r3, r2, r3
 8000a1e:	4a3c      	ldr	r2, [pc, #240]	; (8000b10 <main+0x130>)
 8000a20:	4694      	mov	ip, r2
 8000a22:	4463      	add	r3, ip
 8000a24:	607b      	str	r3, [r7, #4]
    	for (uint8_t i = 0; i < 3; ++i) {
 8000a26:	1cfb      	adds	r3, r7, #3
 8000a28:	1cfa      	adds	r2, r7, #3
 8000a2a:	7812      	ldrb	r2, [r2, #0]
 8000a2c:	3201      	adds	r2, #1
 8000a2e:	701a      	strb	r2, [r3, #0]
 8000a30:	1cfb      	adds	r3, r7, #3
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	2b02      	cmp	r3, #2
 8000a36:	d9ec      	bls.n	8000a12 <main+0x32>
    	}
    	srand(uid);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f002 fbe6 	bl	800320c <srand>


    	// Initialize the NRF905 hardware
    	NRF905_hw.gpio[NRF905_HW_GPIO_TXEN].pin = TXEN_Pin;
 8000a40:	4b34      	ldr	r3, [pc, #208]	; (8000b14 <main+0x134>)
 8000a42:	2280      	movs	r2, #128	; 0x80
 8000a44:	0152      	lsls	r2, r2, #5
 8000a46:	601a      	str	r2, [r3, #0]
    	NRF905_hw.gpio[NRF905_HW_GPIO_TXEN].port = TXEN_GPIO_Port;
 8000a48:	4b32      	ldr	r3, [pc, #200]	; (8000b14 <main+0x134>)
 8000a4a:	22a0      	movs	r2, #160	; 0xa0
 8000a4c:	05d2      	lsls	r2, r2, #23
 8000a4e:	605a      	str	r2, [r3, #4]
    	NRF905_hw.gpio[NRF905_HW_GPIO_TRX_EN].pin = TRX_CE_Pin;
 8000a50:	4b30      	ldr	r3, [pc, #192]	; (8000b14 <main+0x134>)
 8000a52:	2280      	movs	r2, #128	; 0x80
 8000a54:	0112      	lsls	r2, r2, #4
 8000a56:	609a      	str	r2, [r3, #8]
    	NRF905_hw.gpio[NRF905_HW_GPIO_TRX_EN].port = TRX_CE_GPIO_Port;
 8000a58:	4b2e      	ldr	r3, [pc, #184]	; (8000b14 <main+0x134>)
 8000a5a:	22a0      	movs	r2, #160	; 0xa0
 8000a5c:	05d2      	lsls	r2, r2, #23
 8000a5e:	60da      	str	r2, [r3, #12]
    	NRF905_hw.gpio[NRF905_HW_GPIO_PWR].pin = PWR_Pin;
 8000a60:	4b2c      	ldr	r3, [pc, #176]	; (8000b14 <main+0x134>)
 8000a62:	2280      	movs	r2, #128	; 0x80
 8000a64:	00d2      	lsls	r2, r2, #3
 8000a66:	611a      	str	r2, [r3, #16]
    	NRF905_hw.gpio[NRF905_HW_GPIO_PWR].port = PWR_GPIO_Port;
 8000a68:	4b2a      	ldr	r3, [pc, #168]	; (8000b14 <main+0x134>)
 8000a6a:	22a0      	movs	r2, #160	; 0xa0
 8000a6c:	05d2      	lsls	r2, r2, #23
 8000a6e:	615a      	str	r2, [r3, #20]

    	NRF905_hw.gpio[NRF905_HW_GPIO_CD].pin = CD_Pin;
 8000a70:	4b28      	ldr	r3, [pc, #160]	; (8000b14 <main+0x134>)
 8000a72:	2280      	movs	r2, #128	; 0x80
 8000a74:	619a      	str	r2, [r3, #24]
    	NRF905_hw.gpio[NRF905_HW_GPIO_CD].port = CD_GPIO_Port;
 8000a76:	4b27      	ldr	r3, [pc, #156]	; (8000b14 <main+0x134>)
 8000a78:	4a27      	ldr	r2, [pc, #156]	; (8000b18 <main+0x138>)
 8000a7a:	61da      	str	r2, [r3, #28]
    	NRF905_hw.gpio[NRF905_HW_GPIO_AM].pin = 0;
 8000a7c:	4b25      	ldr	r3, [pc, #148]	; (8000b14 <main+0x134>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	621a      	str	r2, [r3, #32]
    	NRF905_hw.gpio[NRF905_HW_GPIO_AM].port = NULL;
 8000a82:	4b24      	ldr	r3, [pc, #144]	; (8000b14 <main+0x134>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	625a      	str	r2, [r3, #36]	; 0x24
    	NRF905_hw.gpio[NRF905_HW_GPIO_DR].pin = DR_Pin;
 8000a88:	4b22      	ldr	r3, [pc, #136]	; (8000b14 <main+0x134>)
 8000a8a:	2240      	movs	r2, #64	; 0x40
 8000a8c:	629a      	str	r2, [r3, #40]	; 0x28
    	NRF905_hw.gpio[NRF905_HW_GPIO_DR].port = DR_GPIO_Port;
 8000a8e:	4b21      	ldr	r3, [pc, #132]	; (8000b14 <main+0x134>)
 8000a90:	4a21      	ldr	r2, [pc, #132]	; (8000b18 <main+0x138>)
 8000a92:	62da      	str	r2, [r3, #44]	; 0x2c

    	NRF905_hw.gpio[NRF905_HW_GPIO_CS].pin = SPI_CS_Pin;
 8000a94:	4b1f      	ldr	r3, [pc, #124]	; (8000b14 <main+0x134>)
 8000a96:	2280      	movs	r2, #128	; 0x80
 8000a98:	0052      	lsls	r2, r2, #1
 8000a9a:	631a      	str	r2, [r3, #48]	; 0x30
    	NRF905_hw.gpio[NRF905_HW_GPIO_CS].port = SPI_CS_GPIO_Port;
 8000a9c:	4b1d      	ldr	r3, [pc, #116]	; (8000b14 <main+0x134>)
 8000a9e:	22a0      	movs	r2, #160	; 0xa0
 8000aa0:	05d2      	lsls	r2, r2, #23
 8000aa2:	635a      	str	r2, [r3, #52]	; 0x34

    	NRF905_hw.tim = &htim14;
 8000aa4:	4b1b      	ldr	r3, [pc, #108]	; (8000b14 <main+0x134>)
 8000aa6:	4a1d      	ldr	r2, [pc, #116]	; (8000b1c <main+0x13c>)
 8000aa8:	63da      	str	r2, [r3, #60]	; 0x3c
    	NRF905_hw.spi = &hspi2;
 8000aaa:	4b1a      	ldr	r3, [pc, #104]	; (8000b14 <main+0x134>)
 8000aac:	4a1c      	ldr	r2, [pc, #112]	; (8000b20 <main+0x140>)
 8000aae:	639a      	str	r2, [r3, #56]	; 0x38

		// Initialize the NRF905 device
    	NRF905_init(&NRF905, &NRF905_hw);
 8000ab0:	4a18      	ldr	r2, [pc, #96]	; (8000b14 <main+0x134>)
 8000ab2:	4b1c      	ldr	r3, [pc, #112]	; (8000b24 <main+0x144>)
 8000ab4:	0011      	movs	r1, r2
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f7ff fcc6 	bl	8000448 <NRF905_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    	// infinite loop
    	while (1) {
    	  // Check if PA4 is pressed
    	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_RESET) {
 8000abc:	23a0      	movs	r3, #160	; 0xa0
 8000abe:	05db      	lsls	r3, r3, #23
 8000ac0:	2110      	movs	r1, #16
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f000 fe0c 	bl	80016e0 <HAL_GPIO_ReadPin>
 8000ac8:	1e03      	subs	r3, r0, #0
 8000aca:	d1f7      	bne.n	8000abc <main+0xdc>

    	    // Call the sendData function and pass 0xDEADBEEF as the data to be sent
    	    sendData(0xDEADBEEF);
 8000acc:	4b16      	ldr	r3, [pc, #88]	; (8000b28 <main+0x148>)
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f7ff ff5e 	bl	8000990 <sendData>

    	    // Turn on the LED by setting PC13 high
    	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000ad4:	2380      	movs	r3, #128	; 0x80
 8000ad6:	019b      	lsls	r3, r3, #6
 8000ad8:	480f      	ldr	r0, [pc, #60]	; (8000b18 <main+0x138>)
 8000ada:	2201      	movs	r2, #1
 8000adc:	0019      	movs	r1, r3
 8000ade:	f000 fe1c 	bl	800171a <HAL_GPIO_WritePin>

    	    // Wait for 0.5 seconds
    	    HAL_Delay(5);
 8000ae2:	2005      	movs	r0, #5
 8000ae4:	f000 fb96 	bl	8001214 <HAL_Delay>

    	    // Turn off the LED by setting PC13 low
    	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ae8:	2380      	movs	r3, #128	; 0x80
 8000aea:	019b      	lsls	r3, r3, #6
 8000aec:	480a      	ldr	r0, [pc, #40]	; (8000b18 <main+0x138>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	0019      	movs	r1, r3
 8000af2:	f000 fe12 	bl	800171a <HAL_GPIO_WritePin>

    	    // Wait until the button is released
    	    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_RESET) {}
 8000af6:	46c0      	nop			; (mov r8, r8)
 8000af8:	23a0      	movs	r3, #160	; 0xa0
 8000afa:	05db      	lsls	r3, r3, #23
 8000afc:	2110      	movs	r1, #16
 8000afe:	0018      	movs	r0, r3
 8000b00:	f000 fdee 	bl	80016e0 <HAL_GPIO_ReadPin>
 8000b04:	1e03      	subs	r3, r0, #0
 8000b06:	d0f7      	beq.n	8000af8 <main+0x118>
    	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_RESET) {
 8000b08:	e7d8      	b.n	8000abc <main+0xdc>
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	2000014c 	.word	0x2000014c
 8000b10:	1fff7590 	.word	0x1fff7590
 8000b14:	2000008c 	.word	0x2000008c
 8000b18:	50000800 	.word	0x50000800
 8000b1c:	20000198 	.word	0x20000198
 8000b20:	200000e4 	.word	0x200000e4
 8000b24:	200000cc 	.word	0x200000cc
 8000b28:	deadbeef 	.word	0xdeadbeef

08000b2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b2c:	b590      	push	{r4, r7, lr}
 8000b2e:	b093      	sub	sp, #76	; 0x4c
 8000b30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b32:	2414      	movs	r4, #20
 8000b34:	193b      	adds	r3, r7, r4
 8000b36:	0018      	movs	r0, r3
 8000b38:	2334      	movs	r3, #52	; 0x34
 8000b3a:	001a      	movs	r2, r3
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	f002 fb5d 	bl	80031fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b42:	1d3b      	adds	r3, r7, #4
 8000b44:	0018      	movs	r0, r3
 8000b46:	2310      	movs	r3, #16
 8000b48:	001a      	movs	r2, r3
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	f002 fb56 	bl	80031fc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b50:	2380      	movs	r3, #128	; 0x80
 8000b52:	009b      	lsls	r3, r3, #2
 8000b54:	0018      	movs	r0, r3
 8000b56:	f000 fdfd 	bl	8001754 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b5a:	193b      	adds	r3, r7, r4
 8000b5c:	2202      	movs	r2, #2
 8000b5e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b60:	193b      	adds	r3, r7, r4
 8000b62:	2280      	movs	r2, #128	; 0x80
 8000b64:	0052      	lsls	r2, r2, #1
 8000b66:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000b68:	193b      	adds	r3, r7, r4
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b6e:	193b      	adds	r3, r7, r4
 8000b70:	2240      	movs	r2, #64	; 0x40
 8000b72:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b74:	193b      	adds	r3, r7, r4
 8000b76:	2200      	movs	r2, #0
 8000b78:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b7a:	193b      	adds	r3, r7, r4
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	f000 fe29 	bl	80017d4 <HAL_RCC_OscConfig>
 8000b82:	1e03      	subs	r3, r0, #0
 8000b84:	d001      	beq.n	8000b8a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000b86:	f000 f82d 	bl	8000be4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b8a:	1d3b      	adds	r3, r7, #4
 8000b8c:	2207      	movs	r2, #7
 8000b8e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b90:	1d3b      	adds	r3, r7, #4
 8000b92:	2200      	movs	r2, #0
 8000b94:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	2200      	movs	r2, #0
 8000b9a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b9c:	1d3b      	adds	r3, r7, #4
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f001 f924 	bl	8001df4 <HAL_RCC_ClockConfig>
 8000bac:	1e03      	subs	r3, r0, #0
 8000bae:	d001      	beq.n	8000bb4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000bb0:	f000 f818 	bl	8000be4 <Error_Handler>
  }
}
 8000bb4:	46c0      	nop			; (mov r8, r8)
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	b013      	add	sp, #76	; 0x4c
 8000bba:	bd90      	pop	{r4, r7, pc}

08000bbc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
	 if(htim->Instance == TIM3)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a04      	ldr	r2, [pc, #16]	; (8000bdc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d102      	bne.n	8000bd4 <HAL_TIM_PeriodElapsedCallback+0x18>
	 {
		flag = true;
 8000bce:	4b04      	ldr	r3, [pc, #16]	; (8000be0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	701a      	strb	r2, [r3, #0]

	 }
}
 8000bd4:	46c0      	nop			; (mov r8, r8)
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	b002      	add	sp, #8
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	40000400 	.word	0x40000400
 8000be0:	200000e0 	.word	0x200000e0

08000be4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000be8:	46c0      	nop			; (mov r8, r8)
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000bf4:	4b1b      	ldr	r3, [pc, #108]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000bf6:	4a1c      	ldr	r2, [pc, #112]	; (8000c68 <MX_SPI2_Init+0x78>)
 8000bf8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000bfa:	4b1a      	ldr	r3, [pc, #104]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000bfc:	2282      	movs	r2, #130	; 0x82
 8000bfe:	0052      	lsls	r2, r2, #1
 8000c00:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c02:	4b18      	ldr	r3, [pc, #96]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c08:	4b16      	ldr	r3, [pc, #88]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c0a:	22e0      	movs	r2, #224	; 0xe0
 8000c0c:	00d2      	lsls	r2, r2, #3
 8000c0e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c10:	4b14      	ldr	r3, [pc, #80]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c16:	4b13      	ldr	r3, [pc, #76]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c1c:	4b11      	ldr	r3, [pc, #68]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c1e:	2280      	movs	r2, #128	; 0x80
 8000c20:	0092      	lsls	r2, r2, #2
 8000c22:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c24:	4b0f      	ldr	r3, [pc, #60]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c2a:	4b0e      	ldr	r3, [pc, #56]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c30:	4b0c      	ldr	r3, [pc, #48]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c36:	4b0b      	ldr	r3, [pc, #44]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000c3c:	4b09      	ldr	r3, [pc, #36]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c3e:	2207      	movs	r2, #7
 8000c40:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c42:	4b08      	ldr	r3, [pc, #32]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c48:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c4a:	2208      	movs	r2, #8
 8000c4c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c4e:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <MX_SPI2_Init+0x74>)
 8000c50:	0018      	movs	r0, r3
 8000c52:	f001 fa59 	bl	8002108 <HAL_SPI_Init>
 8000c56:	1e03      	subs	r3, r0, #0
 8000c58:	d001      	beq.n	8000c5e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000c5a:	f7ff ffc3 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	200000e4 	.word	0x200000e4
 8000c68:	40003800 	.word	0x40003800

08000c6c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c6c:	b590      	push	{r4, r7, lr}
 8000c6e:	b08b      	sub	sp, #44	; 0x2c
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c74:	2414      	movs	r4, #20
 8000c76:	193b      	adds	r3, r7, r4
 8000c78:	0018      	movs	r0, r3
 8000c7a:	2314      	movs	r3, #20
 8000c7c:	001a      	movs	r2, r3
 8000c7e:	2100      	movs	r1, #0
 8000c80:	f002 fabc 	bl	80031fc <memset>
  if(spiHandle->Instance==SPI2)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a1b      	ldr	r2, [pc, #108]	; (8000cf8 <HAL_SPI_MspInit+0x8c>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d130      	bne.n	8000cf0 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c8e:	4b1b      	ldr	r3, [pc, #108]	; (8000cfc <HAL_SPI_MspInit+0x90>)
 8000c90:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c92:	4b1a      	ldr	r3, [pc, #104]	; (8000cfc <HAL_SPI_MspInit+0x90>)
 8000c94:	2180      	movs	r1, #128	; 0x80
 8000c96:	01c9      	lsls	r1, r1, #7
 8000c98:	430a      	orrs	r2, r1
 8000c9a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c9c:	4b17      	ldr	r3, [pc, #92]	; (8000cfc <HAL_SPI_MspInit+0x90>)
 8000c9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ca0:	2380      	movs	r3, #128	; 0x80
 8000ca2:	01db      	lsls	r3, r3, #7
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	613b      	str	r3, [r7, #16]
 8000ca8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000caa:	4b14      	ldr	r3, [pc, #80]	; (8000cfc <HAL_SPI_MspInit+0x90>)
 8000cac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cae:	4b13      	ldr	r3, [pc, #76]	; (8000cfc <HAL_SPI_MspInit+0x90>)
 8000cb0:	2102      	movs	r1, #2
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	635a      	str	r2, [r3, #52]	; 0x34
 8000cb6:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <HAL_SPI_MspInit+0x90>)
 8000cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cba:	2202      	movs	r2, #2
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000cc2:	193b      	adds	r3, r7, r4
 8000cc4:	22e0      	movs	r2, #224	; 0xe0
 8000cc6:	0212      	lsls	r2, r2, #8
 8000cc8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cca:	0021      	movs	r1, r4
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	2202      	movs	r2, #2
 8000cd0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	187b      	adds	r3, r7, r1
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd8:	187b      	adds	r3, r7, r1
 8000cda:	2200      	movs	r2, #0
 8000cdc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000cde:	187b      	adds	r3, r7, r1
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ce4:	187b      	adds	r3, r7, r1
 8000ce6:	4a06      	ldr	r2, [pc, #24]	; (8000d00 <HAL_SPI_MspInit+0x94>)
 8000ce8:	0019      	movs	r1, r3
 8000cea:	0010      	movs	r0, r2
 8000cec:	f000 fb94 	bl	8001418 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000cf0:	46c0      	nop			; (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	b00b      	add	sp, #44	; 0x2c
 8000cf6:	bd90      	pop	{r4, r7, pc}
 8000cf8:	40003800 	.word	0x40003800
 8000cfc:	40021000 	.word	0x40021000
 8000d00:	50000400 	.word	0x50000400

08000d04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d0a:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <HAL_MspInit+0x44>)
 8000d0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <HAL_MspInit+0x44>)
 8000d10:	2101      	movs	r1, #1
 8000d12:	430a      	orrs	r2, r1
 8000d14:	641a      	str	r2, [r3, #64]	; 0x40
 8000d16:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <HAL_MspInit+0x44>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	607b      	str	r3, [r7, #4]
 8000d20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d22:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <HAL_MspInit+0x44>)
 8000d24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d26:	4b08      	ldr	r3, [pc, #32]	; (8000d48 <HAL_MspInit+0x44>)
 8000d28:	2180      	movs	r1, #128	; 0x80
 8000d2a:	0549      	lsls	r1, r1, #21
 8000d2c:	430a      	orrs	r2, r1
 8000d2e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d30:	4b05      	ldr	r3, [pc, #20]	; (8000d48 <HAL_MspInit+0x44>)
 8000d32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d34:	2380      	movs	r3, #128	; 0x80
 8000d36:	055b      	lsls	r3, r3, #21
 8000d38:	4013      	ands	r3, r2
 8000d3a:	603b      	str	r3, [r7, #0]
 8000d3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d3e:	46c0      	nop			; (mov r8, r8)
 8000d40:	46bd      	mov	sp, r7
 8000d42:	b002      	add	sp, #8
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	40021000 	.word	0x40021000

08000d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d50:	e7fe      	b.n	8000d50 <NMI_Handler+0x4>

08000d52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d56:	e7fe      	b.n	8000d56 <HardFault_Handler+0x4>

08000d58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d5c:	46c0      	nop			; (mov r8, r8)
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d66:	46c0      	nop			; (mov r8, r8)
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d70:	f000 fa34 	bl	80011dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d74:	46c0      	nop			; (mov r8, r8)
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
	...

08000d7c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000d80:	4b03      	ldr	r3, [pc, #12]	; (8000d90 <TIM3_IRQHandler+0x14>)
 8000d82:	0018      	movs	r0, r3
 8000d84:	f001 fe66 	bl	8002a54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000d88:	46c0      	nop			; (mov r8, r8)
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	2000014c 	.word	0x2000014c

08000d94 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000d98:	4b03      	ldr	r3, [pc, #12]	; (8000da8 <TIM14_IRQHandler+0x14>)
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f001 fe5a 	bl	8002a54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8000da0:	46c0      	nop			; (mov r8, r8)
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	20000198 	.word	0x20000198

08000dac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  return 1;
 8000db0:	2301      	movs	r3, #1
}
 8000db2:	0018      	movs	r0, r3
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <_kill>:

int _kill(int pid, int sig)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000dc2:	f002 f9f1 	bl	80031a8 <__errno>
 8000dc6:	0003      	movs	r3, r0
 8000dc8:	2216      	movs	r2, #22
 8000dca:	601a      	str	r2, [r3, #0]
  return -1;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	425b      	negs	r3, r3
}
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	b002      	add	sp, #8
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <_exit>:

void _exit (int status)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000de0:	2301      	movs	r3, #1
 8000de2:	425a      	negs	r2, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	0011      	movs	r1, r2
 8000de8:	0018      	movs	r0, r3
 8000dea:	f7ff ffe5 	bl	8000db8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000dee:	e7fe      	b.n	8000dee <_exit+0x16>

08000df0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60f8      	str	r0, [r7, #12]
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	617b      	str	r3, [r7, #20]
 8000e00:	e00a      	b.n	8000e18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e02:	e000      	b.n	8000e06 <_read+0x16>
 8000e04:	bf00      	nop
 8000e06:	0001      	movs	r1, r0
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	1c5a      	adds	r2, r3, #1
 8000e0c:	60ba      	str	r2, [r7, #8]
 8000e0e:	b2ca      	uxtb	r2, r1
 8000e10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	3301      	adds	r3, #1
 8000e16:	617b      	str	r3, [r7, #20]
 8000e18:	697a      	ldr	r2, [r7, #20]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	dbf0      	blt.n	8000e02 <_read+0x12>
  }

  return len;
 8000e20:	687b      	ldr	r3, [r7, #4]
}
 8000e22:	0018      	movs	r0, r3
 8000e24:	46bd      	mov	sp, r7
 8000e26:	b006      	add	sp, #24
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b086      	sub	sp, #24
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	60f8      	str	r0, [r7, #12]
 8000e32:	60b9      	str	r1, [r7, #8]
 8000e34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e36:	2300      	movs	r3, #0
 8000e38:	617b      	str	r3, [r7, #20]
 8000e3a:	e009      	b.n	8000e50 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	1c5a      	adds	r2, r3, #1
 8000e40:	60ba      	str	r2, [r7, #8]
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	0018      	movs	r0, r3
 8000e46:	e000      	b.n	8000e4a <_write+0x20>
 8000e48:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	617b      	str	r3, [r7, #20]
 8000e50:	697a      	ldr	r2, [r7, #20]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	dbf1      	blt.n	8000e3c <_write+0x12>
  }
  return len;
 8000e58:	687b      	ldr	r3, [r7, #4]
}
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	b006      	add	sp, #24
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <_close>:

int _close(int file)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b082      	sub	sp, #8
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	425b      	negs	r3, r3
}
 8000e6e:	0018      	movs	r0, r3
 8000e70:	46bd      	mov	sp, r7
 8000e72:	b002      	add	sp, #8
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b082      	sub	sp, #8
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
 8000e7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	2280      	movs	r2, #128	; 0x80
 8000e84:	0192      	lsls	r2, r2, #6
 8000e86:	605a      	str	r2, [r3, #4]
  return 0;
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	b002      	add	sp, #8
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <_isatty>:

int _isatty(int file)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b082      	sub	sp, #8
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e9a:	2301      	movs	r3, #1
}
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	b002      	add	sp, #8
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	60b9      	str	r1, [r7, #8]
 8000eae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000eb0:	2300      	movs	r3, #0
}
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	b004      	add	sp, #16
 8000eb8:	bd80      	pop	{r7, pc}
	...

08000ebc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ec4:	4a14      	ldr	r2, [pc, #80]	; (8000f18 <_sbrk+0x5c>)
 8000ec6:	4b15      	ldr	r3, [pc, #84]	; (8000f1c <_sbrk+0x60>)
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ed0:	4b13      	ldr	r3, [pc, #76]	; (8000f20 <_sbrk+0x64>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d102      	bne.n	8000ede <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ed8:	4b11      	ldr	r3, [pc, #68]	; (8000f20 <_sbrk+0x64>)
 8000eda:	4a12      	ldr	r2, [pc, #72]	; (8000f24 <_sbrk+0x68>)
 8000edc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ede:	4b10      	ldr	r3, [pc, #64]	; (8000f20 <_sbrk+0x64>)
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	18d3      	adds	r3, r2, r3
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d207      	bcs.n	8000efc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eec:	f002 f95c 	bl	80031a8 <__errno>
 8000ef0:	0003      	movs	r3, r0
 8000ef2:	220c      	movs	r2, #12
 8000ef4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	425b      	negs	r3, r3
 8000efa:	e009      	b.n	8000f10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000efc:	4b08      	ldr	r3, [pc, #32]	; (8000f20 <_sbrk+0x64>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f02:	4b07      	ldr	r3, [pc, #28]	; (8000f20 <_sbrk+0x64>)
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	18d2      	adds	r2, r2, r3
 8000f0a:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <_sbrk+0x64>)
 8000f0c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000f0e:	68fb      	ldr	r3, [r7, #12]
}
 8000f10:	0018      	movs	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	b006      	add	sp, #24
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	20002000 	.word	0x20002000
 8000f1c:	00000400 	.word	0x00000400
 8000f20:	20000148 	.word	0x20000148
 8000f24:	200001f8 	.word	0x200001f8

08000f28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f2c:	46c0      	nop			; (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim14;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b088      	sub	sp, #32
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f3a:	2310      	movs	r3, #16
 8000f3c:	18fb      	adds	r3, r7, r3
 8000f3e:	0018      	movs	r0, r3
 8000f40:	2310      	movs	r3, #16
 8000f42:	001a      	movs	r2, r3
 8000f44:	2100      	movs	r1, #0
 8000f46:	f002 f959 	bl	80031fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	230c      	movs	r3, #12
 8000f50:	001a      	movs	r2, r3
 8000f52:	2100      	movs	r1, #0
 8000f54:	f002 f952 	bl	80031fc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f58:	4b1e      	ldr	r3, [pc, #120]	; (8000fd4 <MX_TIM3_Init+0xa0>)
 8000f5a:	4a1f      	ldr	r2, [pc, #124]	; (8000fd8 <MX_TIM3_Init+0xa4>)
 8000f5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1600-1;
 8000f5e:	4b1d      	ldr	r3, [pc, #116]	; (8000fd4 <MX_TIM3_Init+0xa0>)
 8000f60:	4a1e      	ldr	r2, [pc, #120]	; (8000fdc <MX_TIM3_Init+0xa8>)
 8000f62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f64:	4b1b      	ldr	r3, [pc, #108]	; (8000fd4 <MX_TIM3_Init+0xa0>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8000f6a:	4b1a      	ldr	r3, [pc, #104]	; (8000fd4 <MX_TIM3_Init+0xa0>)
 8000f6c:	2264      	movs	r2, #100	; 0x64
 8000f6e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f70:	4b18      	ldr	r3, [pc, #96]	; (8000fd4 <MX_TIM3_Init+0xa0>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f76:	4b17      	ldr	r3, [pc, #92]	; (8000fd4 <MX_TIM3_Init+0xa0>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f7c:	4b15      	ldr	r3, [pc, #84]	; (8000fd4 <MX_TIM3_Init+0xa0>)
 8000f7e:	0018      	movs	r0, r3
 8000f80:	f001 fcc2 	bl	8002908 <HAL_TIM_Base_Init>
 8000f84:	1e03      	subs	r3, r0, #0
 8000f86:	d001      	beq.n	8000f8c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000f88:	f7ff fe2c 	bl	8000be4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f8c:	2110      	movs	r1, #16
 8000f8e:	187b      	adds	r3, r7, r1
 8000f90:	2280      	movs	r2, #128	; 0x80
 8000f92:	0152      	lsls	r2, r2, #5
 8000f94:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000f96:	187a      	adds	r2, r7, r1
 8000f98:	4b0e      	ldr	r3, [pc, #56]	; (8000fd4 <MX_TIM3_Init+0xa0>)
 8000f9a:	0011      	movs	r1, r2
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	f001 fe8b 	bl	8002cb8 <HAL_TIM_ConfigClockSource>
 8000fa2:	1e03      	subs	r3, r0, #0
 8000fa4:	d001      	beq.n	8000faa <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000fa6:	f7ff fe1d 	bl	8000be4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fb0:	1d3b      	adds	r3, r7, #4
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fb6:	1d3a      	adds	r2, r7, #4
 8000fb8:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <MX_TIM3_Init+0xa0>)
 8000fba:	0011      	movs	r1, r2
 8000fbc:	0018      	movs	r0, r3
 8000fbe:	f002 f879 	bl	80030b4 <HAL_TIMEx_MasterConfigSynchronization>
 8000fc2:	1e03      	subs	r3, r0, #0
 8000fc4:	d001      	beq.n	8000fca <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000fc6:	f7ff fe0d 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000fca:	46c0      	nop			; (mov r8, r8)
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	b008      	add	sp, #32
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	2000014c 	.word	0x2000014c
 8000fd8:	40000400 	.word	0x40000400
 8000fdc:	0000063f 	.word	0x0000063f

08000fe0 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000fe4:	4b0e      	ldr	r3, [pc, #56]	; (8001020 <MX_TIM14_Init+0x40>)
 8000fe6:	4a0f      	ldr	r2, [pc, #60]	; (8001024 <MX_TIM14_Init+0x44>)
 8000fe8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8000fea:	4b0d      	ldr	r3, [pc, #52]	; (8001020 <MX_TIM14_Init+0x40>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ff0:	4b0b      	ldr	r3, [pc, #44]	; (8001020 <MX_TIM14_Init+0x40>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000ff6:	4b0a      	ldr	r3, [pc, #40]	; (8001020 <MX_TIM14_Init+0x40>)
 8000ff8:	4a0b      	ldr	r2, [pc, #44]	; (8001028 <MX_TIM14_Init+0x48>)
 8000ffa:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ffc:	4b08      	ldr	r3, [pc, #32]	; (8001020 <MX_TIM14_Init+0x40>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001002:	4b07      	ldr	r3, [pc, #28]	; (8001020 <MX_TIM14_Init+0x40>)
 8001004:	2200      	movs	r2, #0
 8001006:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001008:	4b05      	ldr	r3, [pc, #20]	; (8001020 <MX_TIM14_Init+0x40>)
 800100a:	0018      	movs	r0, r3
 800100c:	f001 fc7c 	bl	8002908 <HAL_TIM_Base_Init>
 8001010:	1e03      	subs	r3, r0, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8001014:	f7ff fde6 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001018:	46c0      	nop			; (mov r8, r8)
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	46c0      	nop			; (mov r8, r8)
 8001020:	20000198 	.word	0x20000198
 8001024:	40002000 	.word	0x40002000
 8001028:	0000ffff 	.word	0x0000ffff

0800102c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a1b      	ldr	r2, [pc, #108]	; (80010a8 <HAL_TIM_Base_MspInit+0x7c>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d114      	bne.n	8001068 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800103e:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <HAL_TIM_Base_MspInit+0x80>)
 8001040:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001042:	4b1a      	ldr	r3, [pc, #104]	; (80010ac <HAL_TIM_Base_MspInit+0x80>)
 8001044:	2102      	movs	r1, #2
 8001046:	430a      	orrs	r2, r1
 8001048:	63da      	str	r2, [r3, #60]	; 0x3c
 800104a:	4b18      	ldr	r3, [pc, #96]	; (80010ac <HAL_TIM_Base_MspInit+0x80>)
 800104c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800104e:	2202      	movs	r2, #2
 8001050:	4013      	ands	r3, r2
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2100      	movs	r1, #0
 800105a:	2010      	movs	r0, #16
 800105c:	f000 f9aa 	bl	80013b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001060:	2010      	movs	r0, #16
 8001062:	f000 f9bc 	bl	80013de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8001066:	e01a      	b.n	800109e <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM14)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a10      	ldr	r2, [pc, #64]	; (80010b0 <HAL_TIM_Base_MspInit+0x84>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d115      	bne.n	800109e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001072:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <HAL_TIM_Base_MspInit+0x80>)
 8001074:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001076:	4b0d      	ldr	r3, [pc, #52]	; (80010ac <HAL_TIM_Base_MspInit+0x80>)
 8001078:	2180      	movs	r1, #128	; 0x80
 800107a:	0209      	lsls	r1, r1, #8
 800107c:	430a      	orrs	r2, r1
 800107e:	641a      	str	r2, [r3, #64]	; 0x40
 8001080:	4b0a      	ldr	r3, [pc, #40]	; (80010ac <HAL_TIM_Base_MspInit+0x80>)
 8001082:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001084:	2380      	movs	r3, #128	; 0x80
 8001086:	021b      	lsls	r3, r3, #8
 8001088:	4013      	ands	r3, r2
 800108a:	60bb      	str	r3, [r7, #8]
 800108c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	2100      	movs	r1, #0
 8001092:	2013      	movs	r0, #19
 8001094:	f000 f98e 	bl	80013b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001098:	2013      	movs	r0, #19
 800109a:	f000 f9a0 	bl	80013de <HAL_NVIC_EnableIRQ>
}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b004      	add	sp, #16
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	46c0      	nop			; (mov r8, r8)
 80010a8:	40000400 	.word	0x40000400
 80010ac:	40021000 	.word	0x40021000
 80010b0:	40002000 	.word	0x40002000

080010b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010b4:	480d      	ldr	r0, [pc, #52]	; (80010ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010b6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010b8:	f7ff ff36 	bl	8000f28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010bc:	480c      	ldr	r0, [pc, #48]	; (80010f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80010be:	490d      	ldr	r1, [pc, #52]	; (80010f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010c0:	4a0d      	ldr	r2, [pc, #52]	; (80010f8 <LoopForever+0xe>)
  movs r3, #0
 80010c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010c4:	e002      	b.n	80010cc <LoopCopyDataInit>

080010c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ca:	3304      	adds	r3, #4

080010cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010d0:	d3f9      	bcc.n	80010c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010d2:	4a0a      	ldr	r2, [pc, #40]	; (80010fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80010d4:	4c0a      	ldr	r4, [pc, #40]	; (8001100 <LoopForever+0x16>)
  movs r3, #0
 80010d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010d8:	e001      	b.n	80010de <LoopFillZerobss>

080010da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010dc:	3204      	adds	r2, #4

080010de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010e0:	d3fb      	bcc.n	80010da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80010e2:	f002 f867 	bl	80031b4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80010e6:	f7ff fc7b 	bl	80009e0 <main>

080010ea <LoopForever>:

LoopForever:
  b LoopForever
 80010ea:	e7fe      	b.n	80010ea <LoopForever>
  ldr   r0, =_estack
 80010ec:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80010f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010f4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80010f8:	080044b0 	.word	0x080044b0
  ldr r2, =_sbss
 80010fc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001100:	200001f8 	.word	0x200001f8

08001104 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001104:	e7fe      	b.n	8001104 <ADC1_IRQHandler>
	...

08001108 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800110e:	1dfb      	adds	r3, r7, #7
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001114:	4b0b      	ldr	r3, [pc, #44]	; (8001144 <HAL_Init+0x3c>)
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <HAL_Init+0x3c>)
 800111a:	2180      	movs	r1, #128	; 0x80
 800111c:	0049      	lsls	r1, r1, #1
 800111e:	430a      	orrs	r2, r1
 8001120:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001122:	2003      	movs	r0, #3
 8001124:	f000 f810 	bl	8001148 <HAL_InitTick>
 8001128:	1e03      	subs	r3, r0, #0
 800112a:	d003      	beq.n	8001134 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800112c:	1dfb      	adds	r3, r7, #7
 800112e:	2201      	movs	r2, #1
 8001130:	701a      	strb	r2, [r3, #0]
 8001132:	e001      	b.n	8001138 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001134:	f7ff fde6 	bl	8000d04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001138:	1dfb      	adds	r3, r7, #7
 800113a:	781b      	ldrb	r3, [r3, #0]
}
 800113c:	0018      	movs	r0, r3
 800113e:	46bd      	mov	sp, r7
 8001140:	b002      	add	sp, #8
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40022000 	.word	0x40022000

08001148 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001148:	b590      	push	{r4, r7, lr}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001150:	230f      	movs	r3, #15
 8001152:	18fb      	adds	r3, r7, r3
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001158:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <HAL_InitTick+0x88>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d02b      	beq.n	80011b8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001160:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <HAL_InitTick+0x8c>)
 8001162:	681c      	ldr	r4, [r3, #0]
 8001164:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <HAL_InitTick+0x88>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	0019      	movs	r1, r3
 800116a:	23fa      	movs	r3, #250	; 0xfa
 800116c:	0098      	lsls	r0, r3, #2
 800116e:	f7fe ffd1 	bl	8000114 <__udivsi3>
 8001172:	0003      	movs	r3, r0
 8001174:	0019      	movs	r1, r3
 8001176:	0020      	movs	r0, r4
 8001178:	f7fe ffcc 	bl	8000114 <__udivsi3>
 800117c:	0003      	movs	r3, r0
 800117e:	0018      	movs	r0, r3
 8001180:	f000 f93d 	bl	80013fe <HAL_SYSTICK_Config>
 8001184:	1e03      	subs	r3, r0, #0
 8001186:	d112      	bne.n	80011ae <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b03      	cmp	r3, #3
 800118c:	d80a      	bhi.n	80011a4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800118e:	6879      	ldr	r1, [r7, #4]
 8001190:	2301      	movs	r3, #1
 8001192:	425b      	negs	r3, r3
 8001194:	2200      	movs	r2, #0
 8001196:	0018      	movs	r0, r3
 8001198:	f000 f90c 	bl	80013b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800119c:	4b0e      	ldr	r3, [pc, #56]	; (80011d8 <HAL_InitTick+0x90>)
 800119e:	687a      	ldr	r2, [r7, #4]
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	e00d      	b.n	80011c0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80011a4:	230f      	movs	r3, #15
 80011a6:	18fb      	adds	r3, r7, r3
 80011a8:	2201      	movs	r2, #1
 80011aa:	701a      	strb	r2, [r3, #0]
 80011ac:	e008      	b.n	80011c0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011ae:	230f      	movs	r3, #15
 80011b0:	18fb      	adds	r3, r7, r3
 80011b2:	2201      	movs	r2, #1
 80011b4:	701a      	strb	r2, [r3, #0]
 80011b6:	e003      	b.n	80011c0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011b8:	230f      	movs	r3, #15
 80011ba:	18fb      	adds	r3, r7, r3
 80011bc:	2201      	movs	r2, #1
 80011be:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80011c0:	230f      	movs	r3, #15
 80011c2:	18fb      	adds	r3, r7, r3
 80011c4:	781b      	ldrb	r3, [r3, #0]
}
 80011c6:	0018      	movs	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b005      	add	sp, #20
 80011cc:	bd90      	pop	{r4, r7, pc}
 80011ce:	46c0      	nop			; (mov r8, r8)
 80011d0:	20000008 	.word	0x20000008
 80011d4:	20000000 	.word	0x20000000
 80011d8:	20000004 	.word	0x20000004

080011dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011e0:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <HAL_IncTick+0x1c>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	001a      	movs	r2, r3
 80011e6:	4b05      	ldr	r3, [pc, #20]	; (80011fc <HAL_IncTick+0x20>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	18d2      	adds	r2, r2, r3
 80011ec:	4b03      	ldr	r3, [pc, #12]	; (80011fc <HAL_IncTick+0x20>)
 80011ee:	601a      	str	r2, [r3, #0]
}
 80011f0:	46c0      	nop			; (mov r8, r8)
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	20000008 	.word	0x20000008
 80011fc:	200001e4 	.word	0x200001e4

08001200 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  return uwTick;
 8001204:	4b02      	ldr	r3, [pc, #8]	; (8001210 <HAL_GetTick+0x10>)
 8001206:	681b      	ldr	r3, [r3, #0]
}
 8001208:	0018      	movs	r0, r3
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	200001e4 	.word	0x200001e4

08001214 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800121c:	f7ff fff0 	bl	8001200 <HAL_GetTick>
 8001220:	0003      	movs	r3, r0
 8001222:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	3301      	adds	r3, #1
 800122c:	d005      	beq.n	800123a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800122e:	4b0a      	ldr	r3, [pc, #40]	; (8001258 <HAL_Delay+0x44>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	001a      	movs	r2, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	189b      	adds	r3, r3, r2
 8001238:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800123a:	46c0      	nop			; (mov r8, r8)
 800123c:	f7ff ffe0 	bl	8001200 <HAL_GetTick>
 8001240:	0002      	movs	r2, r0
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	429a      	cmp	r2, r3
 800124a:	d8f7      	bhi.n	800123c <HAL_Delay+0x28>
  {
  }
}
 800124c:	46c0      	nop			; (mov r8, r8)
 800124e:	46c0      	nop			; (mov r8, r8)
 8001250:	46bd      	mov	sp, r7
 8001252:	b004      	add	sp, #16
 8001254:	bd80      	pop	{r7, pc}
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	20000008 	.word	0x20000008

0800125c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	0002      	movs	r2, r0
 8001264:	1dfb      	adds	r3, r7, #7
 8001266:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001268:	1dfb      	adds	r3, r7, #7
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b7f      	cmp	r3, #127	; 0x7f
 800126e:	d809      	bhi.n	8001284 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001270:	1dfb      	adds	r3, r7, #7
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	001a      	movs	r2, r3
 8001276:	231f      	movs	r3, #31
 8001278:	401a      	ands	r2, r3
 800127a:	4b04      	ldr	r3, [pc, #16]	; (800128c <__NVIC_EnableIRQ+0x30>)
 800127c:	2101      	movs	r1, #1
 800127e:	4091      	lsls	r1, r2
 8001280:	000a      	movs	r2, r1
 8001282:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001284:	46c0      	nop			; (mov r8, r8)
 8001286:	46bd      	mov	sp, r7
 8001288:	b002      	add	sp, #8
 800128a:	bd80      	pop	{r7, pc}
 800128c:	e000e100 	.word	0xe000e100

08001290 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001290:	b590      	push	{r4, r7, lr}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	0002      	movs	r2, r0
 8001298:	6039      	str	r1, [r7, #0]
 800129a:	1dfb      	adds	r3, r7, #7
 800129c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800129e:	1dfb      	adds	r3, r7, #7
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	2b7f      	cmp	r3, #127	; 0x7f
 80012a4:	d828      	bhi.n	80012f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012a6:	4a2f      	ldr	r2, [pc, #188]	; (8001364 <__NVIC_SetPriority+0xd4>)
 80012a8:	1dfb      	adds	r3, r7, #7
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	b25b      	sxtb	r3, r3
 80012ae:	089b      	lsrs	r3, r3, #2
 80012b0:	33c0      	adds	r3, #192	; 0xc0
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	589b      	ldr	r3, [r3, r2]
 80012b6:	1dfa      	adds	r2, r7, #7
 80012b8:	7812      	ldrb	r2, [r2, #0]
 80012ba:	0011      	movs	r1, r2
 80012bc:	2203      	movs	r2, #3
 80012be:	400a      	ands	r2, r1
 80012c0:	00d2      	lsls	r2, r2, #3
 80012c2:	21ff      	movs	r1, #255	; 0xff
 80012c4:	4091      	lsls	r1, r2
 80012c6:	000a      	movs	r2, r1
 80012c8:	43d2      	mvns	r2, r2
 80012ca:	401a      	ands	r2, r3
 80012cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	019b      	lsls	r3, r3, #6
 80012d2:	22ff      	movs	r2, #255	; 0xff
 80012d4:	401a      	ands	r2, r3
 80012d6:	1dfb      	adds	r3, r7, #7
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	0018      	movs	r0, r3
 80012dc:	2303      	movs	r3, #3
 80012de:	4003      	ands	r3, r0
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012e4:	481f      	ldr	r0, [pc, #124]	; (8001364 <__NVIC_SetPriority+0xd4>)
 80012e6:	1dfb      	adds	r3, r7, #7
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	b25b      	sxtb	r3, r3
 80012ec:	089b      	lsrs	r3, r3, #2
 80012ee:	430a      	orrs	r2, r1
 80012f0:	33c0      	adds	r3, #192	; 0xc0
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80012f6:	e031      	b.n	800135c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012f8:	4a1b      	ldr	r2, [pc, #108]	; (8001368 <__NVIC_SetPriority+0xd8>)
 80012fa:	1dfb      	adds	r3, r7, #7
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	0019      	movs	r1, r3
 8001300:	230f      	movs	r3, #15
 8001302:	400b      	ands	r3, r1
 8001304:	3b08      	subs	r3, #8
 8001306:	089b      	lsrs	r3, r3, #2
 8001308:	3306      	adds	r3, #6
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	18d3      	adds	r3, r2, r3
 800130e:	3304      	adds	r3, #4
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	1dfa      	adds	r2, r7, #7
 8001314:	7812      	ldrb	r2, [r2, #0]
 8001316:	0011      	movs	r1, r2
 8001318:	2203      	movs	r2, #3
 800131a:	400a      	ands	r2, r1
 800131c:	00d2      	lsls	r2, r2, #3
 800131e:	21ff      	movs	r1, #255	; 0xff
 8001320:	4091      	lsls	r1, r2
 8001322:	000a      	movs	r2, r1
 8001324:	43d2      	mvns	r2, r2
 8001326:	401a      	ands	r2, r3
 8001328:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	019b      	lsls	r3, r3, #6
 800132e:	22ff      	movs	r2, #255	; 0xff
 8001330:	401a      	ands	r2, r3
 8001332:	1dfb      	adds	r3, r7, #7
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	0018      	movs	r0, r3
 8001338:	2303      	movs	r3, #3
 800133a:	4003      	ands	r3, r0
 800133c:	00db      	lsls	r3, r3, #3
 800133e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001340:	4809      	ldr	r0, [pc, #36]	; (8001368 <__NVIC_SetPriority+0xd8>)
 8001342:	1dfb      	adds	r3, r7, #7
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	001c      	movs	r4, r3
 8001348:	230f      	movs	r3, #15
 800134a:	4023      	ands	r3, r4
 800134c:	3b08      	subs	r3, #8
 800134e:	089b      	lsrs	r3, r3, #2
 8001350:	430a      	orrs	r2, r1
 8001352:	3306      	adds	r3, #6
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	18c3      	adds	r3, r0, r3
 8001358:	3304      	adds	r3, #4
 800135a:	601a      	str	r2, [r3, #0]
}
 800135c:	46c0      	nop			; (mov r8, r8)
 800135e:	46bd      	mov	sp, r7
 8001360:	b003      	add	sp, #12
 8001362:	bd90      	pop	{r4, r7, pc}
 8001364:	e000e100 	.word	0xe000e100
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	1e5a      	subs	r2, r3, #1
 8001378:	2380      	movs	r3, #128	; 0x80
 800137a:	045b      	lsls	r3, r3, #17
 800137c:	429a      	cmp	r2, r3
 800137e:	d301      	bcc.n	8001384 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001380:	2301      	movs	r3, #1
 8001382:	e010      	b.n	80013a6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001384:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <SysTick_Config+0x44>)
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	3a01      	subs	r2, #1
 800138a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800138c:	2301      	movs	r3, #1
 800138e:	425b      	negs	r3, r3
 8001390:	2103      	movs	r1, #3
 8001392:	0018      	movs	r0, r3
 8001394:	f7ff ff7c 	bl	8001290 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001398:	4b05      	ldr	r3, [pc, #20]	; (80013b0 <SysTick_Config+0x44>)
 800139a:	2200      	movs	r2, #0
 800139c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800139e:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <SysTick_Config+0x44>)
 80013a0:	2207      	movs	r2, #7
 80013a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	0018      	movs	r0, r3
 80013a8:	46bd      	mov	sp, r7
 80013aa:	b002      	add	sp, #8
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	46c0      	nop			; (mov r8, r8)
 80013b0:	e000e010 	.word	0xe000e010

080013b4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60b9      	str	r1, [r7, #8]
 80013bc:	607a      	str	r2, [r7, #4]
 80013be:	210f      	movs	r1, #15
 80013c0:	187b      	adds	r3, r7, r1
 80013c2:	1c02      	adds	r2, r0, #0
 80013c4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80013c6:	68ba      	ldr	r2, [r7, #8]
 80013c8:	187b      	adds	r3, r7, r1
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	b25b      	sxtb	r3, r3
 80013ce:	0011      	movs	r1, r2
 80013d0:	0018      	movs	r0, r3
 80013d2:	f7ff ff5d 	bl	8001290 <__NVIC_SetPriority>
}
 80013d6:	46c0      	nop			; (mov r8, r8)
 80013d8:	46bd      	mov	sp, r7
 80013da:	b004      	add	sp, #16
 80013dc:	bd80      	pop	{r7, pc}

080013de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b082      	sub	sp, #8
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	0002      	movs	r2, r0
 80013e6:	1dfb      	adds	r3, r7, #7
 80013e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ea:	1dfb      	adds	r3, r7, #7
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	b25b      	sxtb	r3, r3
 80013f0:	0018      	movs	r0, r3
 80013f2:	f7ff ff33 	bl	800125c <__NVIC_EnableIRQ>
}
 80013f6:	46c0      	nop			; (mov r8, r8)
 80013f8:	46bd      	mov	sp, r7
 80013fa:	b002      	add	sp, #8
 80013fc:	bd80      	pop	{r7, pc}

080013fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b082      	sub	sp, #8
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	0018      	movs	r0, r3
 800140a:	f7ff ffaf 	bl	800136c <SysTick_Config>
 800140e:	0003      	movs	r3, r0
}
 8001410:	0018      	movs	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	b002      	add	sp, #8
 8001416:	bd80      	pop	{r7, pc}

08001418 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001422:	2300      	movs	r3, #0
 8001424:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001426:	e147      	b.n	80016b8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2101      	movs	r1, #1
 800142e:	697a      	ldr	r2, [r7, #20]
 8001430:	4091      	lsls	r1, r2
 8001432:	000a      	movs	r2, r1
 8001434:	4013      	ands	r3, r2
 8001436:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d100      	bne.n	8001440 <HAL_GPIO_Init+0x28>
 800143e:	e138      	b.n	80016b2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	2203      	movs	r2, #3
 8001446:	4013      	ands	r3, r2
 8001448:	2b01      	cmp	r3, #1
 800144a:	d005      	beq.n	8001458 <HAL_GPIO_Init+0x40>
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	2203      	movs	r2, #3
 8001452:	4013      	ands	r3, r2
 8001454:	2b02      	cmp	r3, #2
 8001456:	d130      	bne.n	80014ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	2203      	movs	r2, #3
 8001464:	409a      	lsls	r2, r3
 8001466:	0013      	movs	r3, r2
 8001468:	43da      	mvns	r2, r3
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	4013      	ands	r3, r2
 800146e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	68da      	ldr	r2, [r3, #12]
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	409a      	lsls	r2, r3
 800147a:	0013      	movs	r3, r2
 800147c:	693a      	ldr	r2, [r7, #16]
 800147e:	4313      	orrs	r3, r2
 8001480:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800148e:	2201      	movs	r2, #1
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	409a      	lsls	r2, r3
 8001494:	0013      	movs	r3, r2
 8001496:	43da      	mvns	r2, r3
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	4013      	ands	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	091b      	lsrs	r3, r3, #4
 80014a4:	2201      	movs	r2, #1
 80014a6:	401a      	ands	r2, r3
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	409a      	lsls	r2, r3
 80014ac:	0013      	movs	r3, r2
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	693a      	ldr	r2, [r7, #16]
 80014b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	2203      	movs	r2, #3
 80014c0:	4013      	ands	r3, r2
 80014c2:	2b03      	cmp	r3, #3
 80014c4:	d017      	beq.n	80014f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	2203      	movs	r2, #3
 80014d2:	409a      	lsls	r2, r3
 80014d4:	0013      	movs	r3, r2
 80014d6:	43da      	mvns	r2, r3
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	4013      	ands	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	689a      	ldr	r2, [r3, #8]
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	409a      	lsls	r2, r3
 80014e8:	0013      	movs	r3, r2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	2203      	movs	r2, #3
 80014fc:	4013      	ands	r3, r2
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d123      	bne.n	800154a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	08da      	lsrs	r2, r3, #3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	3208      	adds	r2, #8
 800150a:	0092      	lsls	r2, r2, #2
 800150c:	58d3      	ldr	r3, [r2, r3]
 800150e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	2207      	movs	r2, #7
 8001514:	4013      	ands	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	220f      	movs	r2, #15
 800151a:	409a      	lsls	r2, r3
 800151c:	0013      	movs	r3, r2
 800151e:	43da      	mvns	r2, r3
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	4013      	ands	r3, r2
 8001524:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	691a      	ldr	r2, [r3, #16]
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	2107      	movs	r1, #7
 800152e:	400b      	ands	r3, r1
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	409a      	lsls	r2, r3
 8001534:	0013      	movs	r3, r2
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	4313      	orrs	r3, r2
 800153a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	08da      	lsrs	r2, r3, #3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	3208      	adds	r2, #8
 8001544:	0092      	lsls	r2, r2, #2
 8001546:	6939      	ldr	r1, [r7, #16]
 8001548:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	2203      	movs	r2, #3
 8001556:	409a      	lsls	r2, r3
 8001558:	0013      	movs	r3, r2
 800155a:	43da      	mvns	r2, r3
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	4013      	ands	r3, r2
 8001560:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	2203      	movs	r2, #3
 8001568:	401a      	ands	r2, r3
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	409a      	lsls	r2, r3
 8001570:	0013      	movs	r3, r2
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	4313      	orrs	r3, r2
 8001576:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685a      	ldr	r2, [r3, #4]
 8001582:	23c0      	movs	r3, #192	; 0xc0
 8001584:	029b      	lsls	r3, r3, #10
 8001586:	4013      	ands	r3, r2
 8001588:	d100      	bne.n	800158c <HAL_GPIO_Init+0x174>
 800158a:	e092      	b.n	80016b2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800158c:	4a50      	ldr	r2, [pc, #320]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	089b      	lsrs	r3, r3, #2
 8001592:	3318      	adds	r3, #24
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	589b      	ldr	r3, [r3, r2]
 8001598:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	2203      	movs	r2, #3
 800159e:	4013      	ands	r3, r2
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	220f      	movs	r2, #15
 80015a4:	409a      	lsls	r2, r3
 80015a6:	0013      	movs	r3, r2
 80015a8:	43da      	mvns	r2, r3
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	4013      	ands	r3, r2
 80015ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	23a0      	movs	r3, #160	; 0xa0
 80015b4:	05db      	lsls	r3, r3, #23
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d013      	beq.n	80015e2 <HAL_GPIO_Init+0x1ca>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a45      	ldr	r2, [pc, #276]	; (80016d4 <HAL_GPIO_Init+0x2bc>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d00d      	beq.n	80015de <HAL_GPIO_Init+0x1c6>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a44      	ldr	r2, [pc, #272]	; (80016d8 <HAL_GPIO_Init+0x2c0>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d007      	beq.n	80015da <HAL_GPIO_Init+0x1c2>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a43      	ldr	r2, [pc, #268]	; (80016dc <HAL_GPIO_Init+0x2c4>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d101      	bne.n	80015d6 <HAL_GPIO_Init+0x1be>
 80015d2:	2303      	movs	r3, #3
 80015d4:	e006      	b.n	80015e4 <HAL_GPIO_Init+0x1cc>
 80015d6:	2305      	movs	r3, #5
 80015d8:	e004      	b.n	80015e4 <HAL_GPIO_Init+0x1cc>
 80015da:	2302      	movs	r3, #2
 80015dc:	e002      	b.n	80015e4 <HAL_GPIO_Init+0x1cc>
 80015de:	2301      	movs	r3, #1
 80015e0:	e000      	b.n	80015e4 <HAL_GPIO_Init+0x1cc>
 80015e2:	2300      	movs	r3, #0
 80015e4:	697a      	ldr	r2, [r7, #20]
 80015e6:	2103      	movs	r1, #3
 80015e8:	400a      	ands	r2, r1
 80015ea:	00d2      	lsls	r2, r2, #3
 80015ec:	4093      	lsls	r3, r2
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80015f4:	4936      	ldr	r1, [pc, #216]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	089b      	lsrs	r3, r3, #2
 80015fa:	3318      	adds	r3, #24
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001602:	4b33      	ldr	r3, [pc, #204]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	43da      	mvns	r2, r3
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	4013      	ands	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	685a      	ldr	r2, [r3, #4]
 8001616:	2380      	movs	r3, #128	; 0x80
 8001618:	035b      	lsls	r3, r3, #13
 800161a:	4013      	ands	r3, r2
 800161c:	d003      	beq.n	8001626 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4313      	orrs	r3, r2
 8001624:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001626:	4b2a      	ldr	r3, [pc, #168]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 8001628:	693a      	ldr	r2, [r7, #16]
 800162a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800162c:	4b28      	ldr	r3, [pc, #160]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	43da      	mvns	r2, r3
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	4013      	ands	r3, r2
 800163a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	685a      	ldr	r2, [r3, #4]
 8001640:	2380      	movs	r3, #128	; 0x80
 8001642:	039b      	lsls	r3, r3, #14
 8001644:	4013      	ands	r3, r2
 8001646:	d003      	beq.n	8001650 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001648:	693a      	ldr	r2, [r7, #16]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	4313      	orrs	r3, r2
 800164e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001650:	4b1f      	ldr	r3, [pc, #124]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001656:	4a1e      	ldr	r2, [pc, #120]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 8001658:	2384      	movs	r3, #132	; 0x84
 800165a:	58d3      	ldr	r3, [r2, r3]
 800165c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	43da      	mvns	r2, r3
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	4013      	ands	r3, r2
 8001666:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685a      	ldr	r2, [r3, #4]
 800166c:	2380      	movs	r3, #128	; 0x80
 800166e:	029b      	lsls	r3, r3, #10
 8001670:	4013      	ands	r3, r2
 8001672:	d003      	beq.n	800167c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001674:	693a      	ldr	r2, [r7, #16]
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	4313      	orrs	r3, r2
 800167a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800167c:	4914      	ldr	r1, [pc, #80]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 800167e:	2284      	movs	r2, #132	; 0x84
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001684:	4a12      	ldr	r2, [pc, #72]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 8001686:	2380      	movs	r3, #128	; 0x80
 8001688:	58d3      	ldr	r3, [r2, r3]
 800168a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	43da      	mvns	r2, r3
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	4013      	ands	r3, r2
 8001694:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	685a      	ldr	r2, [r3, #4]
 800169a:	2380      	movs	r3, #128	; 0x80
 800169c:	025b      	lsls	r3, r3, #9
 800169e:	4013      	ands	r3, r2
 80016a0:	d003      	beq.n	80016aa <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	4313      	orrs	r3, r2
 80016a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80016aa:	4909      	ldr	r1, [pc, #36]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 80016ac:	2280      	movs	r2, #128	; 0x80
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	3301      	adds	r3, #1
 80016b6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	40da      	lsrs	r2, r3
 80016c0:	1e13      	subs	r3, r2, #0
 80016c2:	d000      	beq.n	80016c6 <HAL_GPIO_Init+0x2ae>
 80016c4:	e6b0      	b.n	8001428 <HAL_GPIO_Init+0x10>
  }
}
 80016c6:	46c0      	nop			; (mov r8, r8)
 80016c8:	46c0      	nop			; (mov r8, r8)
 80016ca:	46bd      	mov	sp, r7
 80016cc:	b006      	add	sp, #24
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40021800 	.word	0x40021800
 80016d4:	50000400 	.word	0x50000400
 80016d8:	50000800 	.word	0x50000800
 80016dc:	50000c00 	.word	0x50000c00

080016e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	000a      	movs	r2, r1
 80016ea:	1cbb      	adds	r3, r7, #2
 80016ec:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	691b      	ldr	r3, [r3, #16]
 80016f2:	1cba      	adds	r2, r7, #2
 80016f4:	8812      	ldrh	r2, [r2, #0]
 80016f6:	4013      	ands	r3, r2
 80016f8:	d004      	beq.n	8001704 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80016fa:	230f      	movs	r3, #15
 80016fc:	18fb      	adds	r3, r7, r3
 80016fe:	2201      	movs	r2, #1
 8001700:	701a      	strb	r2, [r3, #0]
 8001702:	e003      	b.n	800170c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001704:	230f      	movs	r3, #15
 8001706:	18fb      	adds	r3, r7, r3
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800170c:	230f      	movs	r3, #15
 800170e:	18fb      	adds	r3, r7, r3
 8001710:	781b      	ldrb	r3, [r3, #0]
}
 8001712:	0018      	movs	r0, r3
 8001714:	46bd      	mov	sp, r7
 8001716:	b004      	add	sp, #16
 8001718:	bd80      	pop	{r7, pc}

0800171a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
 8001722:	0008      	movs	r0, r1
 8001724:	0011      	movs	r1, r2
 8001726:	1cbb      	adds	r3, r7, #2
 8001728:	1c02      	adds	r2, r0, #0
 800172a:	801a      	strh	r2, [r3, #0]
 800172c:	1c7b      	adds	r3, r7, #1
 800172e:	1c0a      	adds	r2, r1, #0
 8001730:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001732:	1c7b      	adds	r3, r7, #1
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d004      	beq.n	8001744 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800173a:	1cbb      	adds	r3, r7, #2
 800173c:	881a      	ldrh	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001742:	e003      	b.n	800174c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001744:	1cbb      	adds	r3, r7, #2
 8001746:	881a      	ldrh	r2, [r3, #0]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800174c:	46c0      	nop			; (mov r8, r8)
 800174e:	46bd      	mov	sp, r7
 8001750:	b002      	add	sp, #8
 8001752:	bd80      	pop	{r7, pc}

08001754 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800175c:	4b19      	ldr	r3, [pc, #100]	; (80017c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a19      	ldr	r2, [pc, #100]	; (80017c8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001762:	4013      	ands	r3, r2
 8001764:	0019      	movs	r1, r3
 8001766:	4b17      	ldr	r3, [pc, #92]	; (80017c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	430a      	orrs	r2, r1
 800176c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	2380      	movs	r3, #128	; 0x80
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	429a      	cmp	r2, r3
 8001776:	d11f      	bne.n	80017b8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001778:	4b14      	ldr	r3, [pc, #80]	; (80017cc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	0013      	movs	r3, r2
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	189b      	adds	r3, r3, r2
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	4912      	ldr	r1, [pc, #72]	; (80017d0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001786:	0018      	movs	r0, r3
 8001788:	f7fe fcc4 	bl	8000114 <__udivsi3>
 800178c:	0003      	movs	r3, r0
 800178e:	3301      	adds	r3, #1
 8001790:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001792:	e008      	b.n	80017a6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	3b01      	subs	r3, #1
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	e001      	b.n	80017a6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e009      	b.n	80017ba <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017a6:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80017a8:	695a      	ldr	r2, [r3, #20]
 80017aa:	2380      	movs	r3, #128	; 0x80
 80017ac:	00db      	lsls	r3, r3, #3
 80017ae:	401a      	ands	r2, r3
 80017b0:	2380      	movs	r3, #128	; 0x80
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d0ed      	beq.n	8001794 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	0018      	movs	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	b004      	add	sp, #16
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	46c0      	nop			; (mov r8, r8)
 80017c4:	40007000 	.word	0x40007000
 80017c8:	fffff9ff 	.word	0xfffff9ff
 80017cc:	20000000 	.word	0x20000000
 80017d0:	000f4240 	.word	0x000f4240

080017d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b088      	sub	sp, #32
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d101      	bne.n	80017e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e2f3      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2201      	movs	r2, #1
 80017ec:	4013      	ands	r3, r2
 80017ee:	d100      	bne.n	80017f2 <HAL_RCC_OscConfig+0x1e>
 80017f0:	e07c      	b.n	80018ec <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017f2:	4bc3      	ldr	r3, [pc, #780]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	2238      	movs	r2, #56	; 0x38
 80017f8:	4013      	ands	r3, r2
 80017fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017fc:	4bc0      	ldr	r3, [pc, #768]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	2203      	movs	r2, #3
 8001802:	4013      	ands	r3, r2
 8001804:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	2b10      	cmp	r3, #16
 800180a:	d102      	bne.n	8001812 <HAL_RCC_OscConfig+0x3e>
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	2b03      	cmp	r3, #3
 8001810:	d002      	beq.n	8001818 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	2b08      	cmp	r3, #8
 8001816:	d10b      	bne.n	8001830 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001818:	4bb9      	ldr	r3, [pc, #740]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	2380      	movs	r3, #128	; 0x80
 800181e:	029b      	lsls	r3, r3, #10
 8001820:	4013      	ands	r3, r2
 8001822:	d062      	beq.n	80018ea <HAL_RCC_OscConfig+0x116>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d15e      	bne.n	80018ea <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e2ce      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	2380      	movs	r3, #128	; 0x80
 8001836:	025b      	lsls	r3, r3, #9
 8001838:	429a      	cmp	r2, r3
 800183a:	d107      	bne.n	800184c <HAL_RCC_OscConfig+0x78>
 800183c:	4bb0      	ldr	r3, [pc, #704]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4baf      	ldr	r3, [pc, #700]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001842:	2180      	movs	r1, #128	; 0x80
 8001844:	0249      	lsls	r1, r1, #9
 8001846:	430a      	orrs	r2, r1
 8001848:	601a      	str	r2, [r3, #0]
 800184a:	e020      	b.n	800188e <HAL_RCC_OscConfig+0xba>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685a      	ldr	r2, [r3, #4]
 8001850:	23a0      	movs	r3, #160	; 0xa0
 8001852:	02db      	lsls	r3, r3, #11
 8001854:	429a      	cmp	r2, r3
 8001856:	d10e      	bne.n	8001876 <HAL_RCC_OscConfig+0xa2>
 8001858:	4ba9      	ldr	r3, [pc, #676]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	4ba8      	ldr	r3, [pc, #672]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 800185e:	2180      	movs	r1, #128	; 0x80
 8001860:	02c9      	lsls	r1, r1, #11
 8001862:	430a      	orrs	r2, r1
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	4ba6      	ldr	r3, [pc, #664]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	4ba5      	ldr	r3, [pc, #660]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 800186c:	2180      	movs	r1, #128	; 0x80
 800186e:	0249      	lsls	r1, r1, #9
 8001870:	430a      	orrs	r2, r1
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	e00b      	b.n	800188e <HAL_RCC_OscConfig+0xba>
 8001876:	4ba2      	ldr	r3, [pc, #648]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	4ba1      	ldr	r3, [pc, #644]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 800187c:	49a1      	ldr	r1, [pc, #644]	; (8001b04 <HAL_RCC_OscConfig+0x330>)
 800187e:	400a      	ands	r2, r1
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	4b9f      	ldr	r3, [pc, #636]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	4b9e      	ldr	r3, [pc, #632]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001888:	499f      	ldr	r1, [pc, #636]	; (8001b08 <HAL_RCC_OscConfig+0x334>)
 800188a:	400a      	ands	r2, r1
 800188c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d014      	beq.n	80018c0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001896:	f7ff fcb3 	bl	8001200 <HAL_GetTick>
 800189a:	0003      	movs	r3, r0
 800189c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800189e:	e008      	b.n	80018b2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018a0:	f7ff fcae 	bl	8001200 <HAL_GetTick>
 80018a4:	0002      	movs	r2, r0
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	2b64      	cmp	r3, #100	; 0x64
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e28d      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018b2:	4b93      	ldr	r3, [pc, #588]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	029b      	lsls	r3, r3, #10
 80018ba:	4013      	ands	r3, r2
 80018bc:	d0f0      	beq.n	80018a0 <HAL_RCC_OscConfig+0xcc>
 80018be:	e015      	b.n	80018ec <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c0:	f7ff fc9e 	bl	8001200 <HAL_GetTick>
 80018c4:	0003      	movs	r3, r0
 80018c6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018c8:	e008      	b.n	80018dc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018ca:	f7ff fc99 	bl	8001200 <HAL_GetTick>
 80018ce:	0002      	movs	r2, r0
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b64      	cmp	r3, #100	; 0x64
 80018d6:	d901      	bls.n	80018dc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e278      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018dc:	4b88      	ldr	r3, [pc, #544]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	2380      	movs	r3, #128	; 0x80
 80018e2:	029b      	lsls	r3, r3, #10
 80018e4:	4013      	ands	r3, r2
 80018e6:	d1f0      	bne.n	80018ca <HAL_RCC_OscConfig+0xf6>
 80018e8:	e000      	b.n	80018ec <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018ea:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2202      	movs	r2, #2
 80018f2:	4013      	ands	r3, r2
 80018f4:	d100      	bne.n	80018f8 <HAL_RCC_OscConfig+0x124>
 80018f6:	e099      	b.n	8001a2c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018f8:	4b81      	ldr	r3, [pc, #516]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	2238      	movs	r2, #56	; 0x38
 80018fe:	4013      	ands	r3, r2
 8001900:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001902:	4b7f      	ldr	r3, [pc, #508]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	2203      	movs	r2, #3
 8001908:	4013      	ands	r3, r2
 800190a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	2b10      	cmp	r3, #16
 8001910:	d102      	bne.n	8001918 <HAL_RCC_OscConfig+0x144>
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	2b02      	cmp	r3, #2
 8001916:	d002      	beq.n	800191e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d135      	bne.n	800198a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800191e:	4b78      	ldr	r3, [pc, #480]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	2380      	movs	r3, #128	; 0x80
 8001924:	00db      	lsls	r3, r3, #3
 8001926:	4013      	ands	r3, r2
 8001928:	d005      	beq.n	8001936 <HAL_RCC_OscConfig+0x162>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	68db      	ldr	r3, [r3, #12]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d101      	bne.n	8001936 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e24b      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001936:	4b72      	ldr	r3, [pc, #456]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	4a74      	ldr	r2, [pc, #464]	; (8001b0c <HAL_RCC_OscConfig+0x338>)
 800193c:	4013      	ands	r3, r2
 800193e:	0019      	movs	r1, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	695b      	ldr	r3, [r3, #20]
 8001944:	021a      	lsls	r2, r3, #8
 8001946:	4b6e      	ldr	r3, [pc, #440]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001948:	430a      	orrs	r2, r1
 800194a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800194c:	69bb      	ldr	r3, [r7, #24]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d112      	bne.n	8001978 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001952:	4b6b      	ldr	r3, [pc, #428]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a6e      	ldr	r2, [pc, #440]	; (8001b10 <HAL_RCC_OscConfig+0x33c>)
 8001958:	4013      	ands	r3, r2
 800195a:	0019      	movs	r1, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	691a      	ldr	r2, [r3, #16]
 8001960:	4b67      	ldr	r3, [pc, #412]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001962:	430a      	orrs	r2, r1
 8001964:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001966:	4b66      	ldr	r3, [pc, #408]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	0adb      	lsrs	r3, r3, #11
 800196c:	2207      	movs	r2, #7
 800196e:	4013      	ands	r3, r2
 8001970:	4a68      	ldr	r2, [pc, #416]	; (8001b14 <HAL_RCC_OscConfig+0x340>)
 8001972:	40da      	lsrs	r2, r3
 8001974:	4b68      	ldr	r3, [pc, #416]	; (8001b18 <HAL_RCC_OscConfig+0x344>)
 8001976:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001978:	4b68      	ldr	r3, [pc, #416]	; (8001b1c <HAL_RCC_OscConfig+0x348>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	0018      	movs	r0, r3
 800197e:	f7ff fbe3 	bl	8001148 <HAL_InitTick>
 8001982:	1e03      	subs	r3, r0, #0
 8001984:	d051      	beq.n	8001a2a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e221      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d030      	beq.n	80019f4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001992:	4b5b      	ldr	r3, [pc, #364]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a5e      	ldr	r2, [pc, #376]	; (8001b10 <HAL_RCC_OscConfig+0x33c>)
 8001998:	4013      	ands	r3, r2
 800199a:	0019      	movs	r1, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	691a      	ldr	r2, [r3, #16]
 80019a0:	4b57      	ldr	r3, [pc, #348]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80019a2:	430a      	orrs	r2, r1
 80019a4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80019a6:	4b56      	ldr	r3, [pc, #344]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	4b55      	ldr	r3, [pc, #340]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80019ac:	2180      	movs	r1, #128	; 0x80
 80019ae:	0049      	lsls	r1, r1, #1
 80019b0:	430a      	orrs	r2, r1
 80019b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b4:	f7ff fc24 	bl	8001200 <HAL_GetTick>
 80019b8:	0003      	movs	r3, r0
 80019ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019bc:	e008      	b.n	80019d0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019be:	f7ff fc1f 	bl	8001200 <HAL_GetTick>
 80019c2:	0002      	movs	r2, r0
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d901      	bls.n	80019d0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80019cc:	2303      	movs	r3, #3
 80019ce:	e1fe      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019d0:	4b4b      	ldr	r3, [pc, #300]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	2380      	movs	r3, #128	; 0x80
 80019d6:	00db      	lsls	r3, r3, #3
 80019d8:	4013      	ands	r3, r2
 80019da:	d0f0      	beq.n	80019be <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019dc:	4b48      	ldr	r3, [pc, #288]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	4a4a      	ldr	r2, [pc, #296]	; (8001b0c <HAL_RCC_OscConfig+0x338>)
 80019e2:	4013      	ands	r3, r2
 80019e4:	0019      	movs	r1, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	695b      	ldr	r3, [r3, #20]
 80019ea:	021a      	lsls	r2, r3, #8
 80019ec:	4b44      	ldr	r3, [pc, #272]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80019ee:	430a      	orrs	r2, r1
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	e01b      	b.n	8001a2c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80019f4:	4b42      	ldr	r3, [pc, #264]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4b41      	ldr	r3, [pc, #260]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 80019fa:	4949      	ldr	r1, [pc, #292]	; (8001b20 <HAL_RCC_OscConfig+0x34c>)
 80019fc:	400a      	ands	r2, r1
 80019fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a00:	f7ff fbfe 	bl	8001200 <HAL_GetTick>
 8001a04:	0003      	movs	r3, r0
 8001a06:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a08:	e008      	b.n	8001a1c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a0a:	f7ff fbf9 	bl	8001200 <HAL_GetTick>
 8001a0e:	0002      	movs	r2, r0
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d901      	bls.n	8001a1c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e1d8      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a1c:	4b38      	ldr	r3, [pc, #224]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	2380      	movs	r3, #128	; 0x80
 8001a22:	00db      	lsls	r3, r3, #3
 8001a24:	4013      	ands	r3, r2
 8001a26:	d1f0      	bne.n	8001a0a <HAL_RCC_OscConfig+0x236>
 8001a28:	e000      	b.n	8001a2c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a2a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2208      	movs	r2, #8
 8001a32:	4013      	ands	r3, r2
 8001a34:	d047      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a36:	4b32      	ldr	r3, [pc, #200]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	2238      	movs	r2, #56	; 0x38
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	2b18      	cmp	r3, #24
 8001a40:	d10a      	bne.n	8001a58 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001a42:	4b2f      	ldr	r3, [pc, #188]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a46:	2202      	movs	r2, #2
 8001a48:	4013      	ands	r3, r2
 8001a4a:	d03c      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x2f2>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d138      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e1ba      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d019      	beq.n	8001a94 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001a60:	4b27      	ldr	r3, [pc, #156]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001a62:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a64:	4b26      	ldr	r3, [pc, #152]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001a66:	2101      	movs	r1, #1
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6c:	f7ff fbc8 	bl	8001200 <HAL_GetTick>
 8001a70:	0003      	movs	r3, r0
 8001a72:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a74:	e008      	b.n	8001a88 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a76:	f7ff fbc3 	bl	8001200 <HAL_GetTick>
 8001a7a:	0002      	movs	r2, r0
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b02      	cmp	r3, #2
 8001a82:	d901      	bls.n	8001a88 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e1a2      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a88:	4b1d      	ldr	r3, [pc, #116]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001a8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a8c:	2202      	movs	r2, #2
 8001a8e:	4013      	ands	r3, r2
 8001a90:	d0f1      	beq.n	8001a76 <HAL_RCC_OscConfig+0x2a2>
 8001a92:	e018      	b.n	8001ac6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001a94:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001a96:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a98:	4b19      	ldr	r3, [pc, #100]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	438a      	bics	r2, r1
 8001a9e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa0:	f7ff fbae 	bl	8001200 <HAL_GetTick>
 8001aa4:	0003      	movs	r3, r0
 8001aa6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001aa8:	e008      	b.n	8001abc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aaa:	f7ff fba9 	bl	8001200 <HAL_GetTick>
 8001aae:	0002      	movs	r2, r0
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d901      	bls.n	8001abc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e188      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001abc:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001abe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	d1f1      	bne.n	8001aaa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	2204      	movs	r2, #4
 8001acc:	4013      	ands	r3, r2
 8001ace:	d100      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x2fe>
 8001ad0:	e0c6      	b.n	8001c60 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ad2:	231f      	movs	r3, #31
 8001ad4:	18fb      	adds	r3, r7, r3
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	2238      	movs	r2, #56	; 0x38
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	2b20      	cmp	r3, #32
 8001ae4:	d11e      	bne.n	8001b24 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001ae6:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <HAL_RCC_OscConfig+0x32c>)
 8001ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aea:	2202      	movs	r2, #2
 8001aec:	4013      	ands	r3, r2
 8001aee:	d100      	bne.n	8001af2 <HAL_RCC_OscConfig+0x31e>
 8001af0:	e0b6      	b.n	8001c60 <HAL_RCC_OscConfig+0x48c>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d000      	beq.n	8001afc <HAL_RCC_OscConfig+0x328>
 8001afa:	e0b1      	b.n	8001c60 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e166      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
 8001b00:	40021000 	.word	0x40021000
 8001b04:	fffeffff 	.word	0xfffeffff
 8001b08:	fffbffff 	.word	0xfffbffff
 8001b0c:	ffff80ff 	.word	0xffff80ff
 8001b10:	ffffc7ff 	.word	0xffffc7ff
 8001b14:	00f42400 	.word	0x00f42400
 8001b18:	20000000 	.word	0x20000000
 8001b1c:	20000004 	.word	0x20000004
 8001b20:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001b24:	4bac      	ldr	r3, [pc, #688]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001b26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b28:	2380      	movs	r3, #128	; 0x80
 8001b2a:	055b      	lsls	r3, r3, #21
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	d101      	bne.n	8001b34 <HAL_RCC_OscConfig+0x360>
 8001b30:	2301      	movs	r3, #1
 8001b32:	e000      	b.n	8001b36 <HAL_RCC_OscConfig+0x362>
 8001b34:	2300      	movs	r3, #0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d011      	beq.n	8001b5e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001b3a:	4ba7      	ldr	r3, [pc, #668]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001b3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b3e:	4ba6      	ldr	r3, [pc, #664]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001b40:	2180      	movs	r1, #128	; 0x80
 8001b42:	0549      	lsls	r1, r1, #21
 8001b44:	430a      	orrs	r2, r1
 8001b46:	63da      	str	r2, [r3, #60]	; 0x3c
 8001b48:	4ba3      	ldr	r3, [pc, #652]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001b4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	055b      	lsls	r3, r3, #21
 8001b50:	4013      	ands	r3, r2
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001b56:	231f      	movs	r3, #31
 8001b58:	18fb      	adds	r3, r7, r3
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b5e:	4b9f      	ldr	r3, [pc, #636]	; (8001ddc <HAL_RCC_OscConfig+0x608>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	2380      	movs	r3, #128	; 0x80
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	4013      	ands	r3, r2
 8001b68:	d11a      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b6a:	4b9c      	ldr	r3, [pc, #624]	; (8001ddc <HAL_RCC_OscConfig+0x608>)
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	4b9b      	ldr	r3, [pc, #620]	; (8001ddc <HAL_RCC_OscConfig+0x608>)
 8001b70:	2180      	movs	r1, #128	; 0x80
 8001b72:	0049      	lsls	r1, r1, #1
 8001b74:	430a      	orrs	r2, r1
 8001b76:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001b78:	f7ff fb42 	bl	8001200 <HAL_GetTick>
 8001b7c:	0003      	movs	r3, r0
 8001b7e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b80:	e008      	b.n	8001b94 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b82:	f7ff fb3d 	bl	8001200 <HAL_GetTick>
 8001b86:	0002      	movs	r2, r0
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d901      	bls.n	8001b94 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e11c      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b94:	4b91      	ldr	r3, [pc, #580]	; (8001ddc <HAL_RCC_OscConfig+0x608>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	2380      	movs	r3, #128	; 0x80
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	d0f0      	beq.n	8001b82 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d106      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x3e2>
 8001ba8:	4b8b      	ldr	r3, [pc, #556]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001baa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bac:	4b8a      	ldr	r3, [pc, #552]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001bae:	2101      	movs	r1, #1
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bb4:	e01c      	b.n	8001bf0 <HAL_RCC_OscConfig+0x41c>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	2b05      	cmp	r3, #5
 8001bbc:	d10c      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x404>
 8001bbe:	4b86      	ldr	r3, [pc, #536]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001bc0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bc2:	4b85      	ldr	r3, [pc, #532]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001bc4:	2104      	movs	r1, #4
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bca:	4b83      	ldr	r3, [pc, #524]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001bcc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bce:	4b82      	ldr	r3, [pc, #520]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bd6:	e00b      	b.n	8001bf0 <HAL_RCC_OscConfig+0x41c>
 8001bd8:	4b7f      	ldr	r3, [pc, #508]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001bda:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bdc:	4b7e      	ldr	r3, [pc, #504]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001bde:	2101      	movs	r1, #1
 8001be0:	438a      	bics	r2, r1
 8001be2:	65da      	str	r2, [r3, #92]	; 0x5c
 8001be4:	4b7c      	ldr	r3, [pc, #496]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001be6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001be8:	4b7b      	ldr	r3, [pc, #492]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001bea:	2104      	movs	r1, #4
 8001bec:	438a      	bics	r2, r1
 8001bee:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d014      	beq.n	8001c22 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf8:	f7ff fb02 	bl	8001200 <HAL_GetTick>
 8001bfc:	0003      	movs	r3, r0
 8001bfe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c00:	e009      	b.n	8001c16 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c02:	f7ff fafd 	bl	8001200 <HAL_GetTick>
 8001c06:	0002      	movs	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	4a74      	ldr	r2, [pc, #464]	; (8001de0 <HAL_RCC_OscConfig+0x60c>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e0db      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c16:	4b70      	ldr	r3, [pc, #448]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001c18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d0f0      	beq.n	8001c02 <HAL_RCC_OscConfig+0x42e>
 8001c20:	e013      	b.n	8001c4a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c22:	f7ff faed 	bl	8001200 <HAL_GetTick>
 8001c26:	0003      	movs	r3, r0
 8001c28:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c2a:	e009      	b.n	8001c40 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c2c:	f7ff fae8 	bl	8001200 <HAL_GetTick>
 8001c30:	0002      	movs	r2, r0
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	4a6a      	ldr	r2, [pc, #424]	; (8001de0 <HAL_RCC_OscConfig+0x60c>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e0c6      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c40:	4b65      	ldr	r3, [pc, #404]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c44:	2202      	movs	r2, #2
 8001c46:	4013      	ands	r3, r2
 8001c48:	d1f0      	bne.n	8001c2c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001c4a:	231f      	movs	r3, #31
 8001c4c:	18fb      	adds	r3, r7, r3
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d105      	bne.n	8001c60 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001c54:	4b60      	ldr	r3, [pc, #384]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001c56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c58:	4b5f      	ldr	r3, [pc, #380]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001c5a:	4962      	ldr	r1, [pc, #392]	; (8001de4 <HAL_RCC_OscConfig+0x610>)
 8001c5c:	400a      	ands	r2, r1
 8001c5e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	69db      	ldr	r3, [r3, #28]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d100      	bne.n	8001c6a <HAL_RCC_OscConfig+0x496>
 8001c68:	e0b0      	b.n	8001dcc <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c6a:	4b5b      	ldr	r3, [pc, #364]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	2238      	movs	r2, #56	; 0x38
 8001c70:	4013      	ands	r3, r2
 8001c72:	2b10      	cmp	r3, #16
 8001c74:	d100      	bne.n	8001c78 <HAL_RCC_OscConfig+0x4a4>
 8001c76:	e078      	b.n	8001d6a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69db      	ldr	r3, [r3, #28]
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d153      	bne.n	8001d28 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c80:	4b55      	ldr	r3, [pc, #340]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	4b54      	ldr	r3, [pc, #336]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001c86:	4958      	ldr	r1, [pc, #352]	; (8001de8 <HAL_RCC_OscConfig+0x614>)
 8001c88:	400a      	ands	r2, r1
 8001c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c8c:	f7ff fab8 	bl	8001200 <HAL_GetTick>
 8001c90:	0003      	movs	r3, r0
 8001c92:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c94:	e008      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c96:	f7ff fab3 	bl	8001200 <HAL_GetTick>
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d901      	bls.n	8001ca8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	e092      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ca8:	4b4b      	ldr	r3, [pc, #300]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	2380      	movs	r3, #128	; 0x80
 8001cae:	049b      	lsls	r3, r3, #18
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	d1f0      	bne.n	8001c96 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cb4:	4b48      	ldr	r3, [pc, #288]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	4a4c      	ldr	r2, [pc, #304]	; (8001dec <HAL_RCC_OscConfig+0x618>)
 8001cba:	4013      	ands	r3, r2
 8001cbc:	0019      	movs	r1, r3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a1a      	ldr	r2, [r3, #32]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ccc:	021b      	lsls	r3, r3, #8
 8001cce:	431a      	orrs	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd4:	431a      	orrs	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	431a      	orrs	r2, r3
 8001cdc:	4b3e      	ldr	r3, [pc, #248]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ce2:	4b3d      	ldr	r3, [pc, #244]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	4b3c      	ldr	r3, [pc, #240]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001ce8:	2180      	movs	r1, #128	; 0x80
 8001cea:	0449      	lsls	r1, r1, #17
 8001cec:	430a      	orrs	r2, r1
 8001cee:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001cf0:	4b39      	ldr	r3, [pc, #228]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001cf2:	68da      	ldr	r2, [r3, #12]
 8001cf4:	4b38      	ldr	r3, [pc, #224]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001cf6:	2180      	movs	r1, #128	; 0x80
 8001cf8:	0549      	lsls	r1, r1, #21
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cfe:	f7ff fa7f 	bl	8001200 <HAL_GetTick>
 8001d02:	0003      	movs	r3, r0
 8001d04:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d06:	e008      	b.n	8001d1a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d08:	f7ff fa7a 	bl	8001200 <HAL_GetTick>
 8001d0c:	0002      	movs	r2, r0
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e059      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d1a:	4b2f      	ldr	r3, [pc, #188]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	2380      	movs	r3, #128	; 0x80
 8001d20:	049b      	lsls	r3, r3, #18
 8001d22:	4013      	ands	r3, r2
 8001d24:	d0f0      	beq.n	8001d08 <HAL_RCC_OscConfig+0x534>
 8001d26:	e051      	b.n	8001dcc <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d28:	4b2b      	ldr	r3, [pc, #172]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	4b2a      	ldr	r3, [pc, #168]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001d2e:	492e      	ldr	r1, [pc, #184]	; (8001de8 <HAL_RCC_OscConfig+0x614>)
 8001d30:	400a      	ands	r2, r1
 8001d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d34:	f7ff fa64 	bl	8001200 <HAL_GetTick>
 8001d38:	0003      	movs	r3, r0
 8001d3a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d3c:	e008      	b.n	8001d50 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d3e:	f7ff fa5f 	bl	8001200 <HAL_GetTick>
 8001d42:	0002      	movs	r2, r0
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e03e      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d50:	4b21      	ldr	r3, [pc, #132]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	2380      	movs	r3, #128	; 0x80
 8001d56:	049b      	lsls	r3, r3, #18
 8001d58:	4013      	ands	r3, r2
 8001d5a:	d1f0      	bne.n	8001d3e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001d5c:	4b1e      	ldr	r3, [pc, #120]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001d5e:	68da      	ldr	r2, [r3, #12]
 8001d60:	4b1d      	ldr	r3, [pc, #116]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001d62:	4923      	ldr	r1, [pc, #140]	; (8001df0 <HAL_RCC_OscConfig+0x61c>)
 8001d64:	400a      	ands	r2, r1
 8001d66:	60da      	str	r2, [r3, #12]
 8001d68:	e030      	b.n	8001dcc <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d101      	bne.n	8001d76 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e02b      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001d76:	4b18      	ldr	r3, [pc, #96]	; (8001dd8 <HAL_RCC_OscConfig+0x604>)
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	2203      	movs	r2, #3
 8001d80:	401a      	ands	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a1b      	ldr	r3, [r3, #32]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d11e      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	2270      	movs	r2, #112	; 0x70
 8001d8e:	401a      	ands	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d117      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d98:	697a      	ldr	r2, [r7, #20]
 8001d9a:	23fe      	movs	r3, #254	; 0xfe
 8001d9c:	01db      	lsls	r3, r3, #7
 8001d9e:	401a      	ands	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da4:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d10e      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001daa:	697a      	ldr	r2, [r7, #20]
 8001dac:	23f8      	movs	r3, #248	; 0xf8
 8001dae:	039b      	lsls	r3, r3, #14
 8001db0:	401a      	ands	r2, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d106      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	0f5b      	lsrs	r3, r3, #29
 8001dbe:	075a      	lsls	r2, r3, #29
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d001      	beq.n	8001dcc <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e000      	b.n	8001dce <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	0018      	movs	r0, r3
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	b008      	add	sp, #32
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	46c0      	nop			; (mov r8, r8)
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	40007000 	.word	0x40007000
 8001de0:	00001388 	.word	0x00001388
 8001de4:	efffffff 	.word	0xefffffff
 8001de8:	feffffff 	.word	0xfeffffff
 8001dec:	1fc1808c 	.word	0x1fc1808c
 8001df0:	effefffc 	.word	0xeffefffc

08001df4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e0e9      	b.n	8001fdc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e08:	4b76      	ldr	r3, [pc, #472]	; (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2207      	movs	r2, #7
 8001e0e:	4013      	ands	r3, r2
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d91e      	bls.n	8001e54 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e16:	4b73      	ldr	r3, [pc, #460]	; (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2207      	movs	r2, #7
 8001e1c:	4393      	bics	r3, r2
 8001e1e:	0019      	movs	r1, r3
 8001e20:	4b70      	ldr	r3, [pc, #448]	; (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e28:	f7ff f9ea 	bl	8001200 <HAL_GetTick>
 8001e2c:	0003      	movs	r3, r0
 8001e2e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e30:	e009      	b.n	8001e46 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e32:	f7ff f9e5 	bl	8001200 <HAL_GetTick>
 8001e36:	0002      	movs	r2, r0
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	4a6a      	ldr	r2, [pc, #424]	; (8001fe8 <HAL_RCC_ClockConfig+0x1f4>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e0ca      	b.n	8001fdc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e46:	4b67      	ldr	r3, [pc, #412]	; (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2207      	movs	r2, #7
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d1ee      	bne.n	8001e32 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2202      	movs	r2, #2
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	d015      	beq.n	8001e8a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2204      	movs	r2, #4
 8001e64:	4013      	ands	r3, r2
 8001e66:	d006      	beq.n	8001e76 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001e68:	4b60      	ldr	r3, [pc, #384]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001e6a:	689a      	ldr	r2, [r3, #8]
 8001e6c:	4b5f      	ldr	r3, [pc, #380]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001e6e:	21e0      	movs	r1, #224	; 0xe0
 8001e70:	01c9      	lsls	r1, r1, #7
 8001e72:	430a      	orrs	r2, r1
 8001e74:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e76:	4b5d      	ldr	r3, [pc, #372]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	4a5d      	ldr	r2, [pc, #372]	; (8001ff0 <HAL_RCC_ClockConfig+0x1fc>)
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	0019      	movs	r1, r3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	689a      	ldr	r2, [r3, #8]
 8001e84:	4b59      	ldr	r3, [pc, #356]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001e86:	430a      	orrs	r2, r1
 8001e88:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	4013      	ands	r3, r2
 8001e92:	d057      	beq.n	8001f44 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d107      	bne.n	8001eac <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e9c:	4b53      	ldr	r3, [pc, #332]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	2380      	movs	r3, #128	; 0x80
 8001ea2:	029b      	lsls	r3, r3, #10
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	d12b      	bne.n	8001f00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e097      	b.n	8001fdc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d107      	bne.n	8001ec4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001eb4:	4b4d      	ldr	r3, [pc, #308]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	2380      	movs	r3, #128	; 0x80
 8001eba:	049b      	lsls	r3, r3, #18
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d11f      	bne.n	8001f00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e08b      	b.n	8001fdc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d107      	bne.n	8001edc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ecc:	4b47      	ldr	r3, [pc, #284]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	2380      	movs	r3, #128	; 0x80
 8001ed2:	00db      	lsls	r3, r3, #3
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	d113      	bne.n	8001f00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e07f      	b.n	8001fdc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	2b03      	cmp	r3, #3
 8001ee2:	d106      	bne.n	8001ef2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ee4:	4b41      	ldr	r3, [pc, #260]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001ee6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ee8:	2202      	movs	r2, #2
 8001eea:	4013      	ands	r3, r2
 8001eec:	d108      	bne.n	8001f00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e074      	b.n	8001fdc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ef2:	4b3e      	ldr	r3, [pc, #248]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001ef4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	4013      	ands	r3, r2
 8001efa:	d101      	bne.n	8001f00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e06d      	b.n	8001fdc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f00:	4b3a      	ldr	r3, [pc, #232]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	2207      	movs	r2, #7
 8001f06:	4393      	bics	r3, r2
 8001f08:	0019      	movs	r1, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685a      	ldr	r2, [r3, #4]
 8001f0e:	4b37      	ldr	r3, [pc, #220]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001f10:	430a      	orrs	r2, r1
 8001f12:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f14:	f7ff f974 	bl	8001200 <HAL_GetTick>
 8001f18:	0003      	movs	r3, r0
 8001f1a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1c:	e009      	b.n	8001f32 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f1e:	f7ff f96f 	bl	8001200 <HAL_GetTick>
 8001f22:	0002      	movs	r2, r0
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	4a2f      	ldr	r2, [pc, #188]	; (8001fe8 <HAL_RCC_ClockConfig+0x1f4>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e054      	b.n	8001fdc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f32:	4b2e      	ldr	r3, [pc, #184]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	2238      	movs	r2, #56	; 0x38
 8001f38:	401a      	ands	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d1ec      	bne.n	8001f1e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f44:	4b27      	ldr	r3, [pc, #156]	; (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2207      	movs	r2, #7
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d21e      	bcs.n	8001f90 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f52:	4b24      	ldr	r3, [pc, #144]	; (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2207      	movs	r2, #7
 8001f58:	4393      	bics	r3, r2
 8001f5a:	0019      	movs	r1, r3
 8001f5c:	4b21      	ldr	r3, [pc, #132]	; (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f5e:	683a      	ldr	r2, [r7, #0]
 8001f60:	430a      	orrs	r2, r1
 8001f62:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f64:	f7ff f94c 	bl	8001200 <HAL_GetTick>
 8001f68:	0003      	movs	r3, r0
 8001f6a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f6c:	e009      	b.n	8001f82 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f6e:	f7ff f947 	bl	8001200 <HAL_GetTick>
 8001f72:	0002      	movs	r2, r0
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	4a1b      	ldr	r2, [pc, #108]	; (8001fe8 <HAL_RCC_ClockConfig+0x1f4>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e02c      	b.n	8001fdc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f82:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2207      	movs	r2, #7
 8001f88:	4013      	ands	r3, r2
 8001f8a:	683a      	ldr	r2, [r7, #0]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d1ee      	bne.n	8001f6e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2204      	movs	r2, #4
 8001f96:	4013      	ands	r3, r2
 8001f98:	d009      	beq.n	8001fae <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001f9a:	4b14      	ldr	r3, [pc, #80]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	4a15      	ldr	r2, [pc, #84]	; (8001ff4 <HAL_RCC_ClockConfig+0x200>)
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	0019      	movs	r1, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68da      	ldr	r2, [r3, #12]
 8001fa8:	4b10      	ldr	r3, [pc, #64]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001faa:	430a      	orrs	r2, r1
 8001fac:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001fae:	f000 f829 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 8001fb2:	0001      	movs	r1, r0
 8001fb4:	4b0d      	ldr	r3, [pc, #52]	; (8001fec <HAL_RCC_ClockConfig+0x1f8>)
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	0a1b      	lsrs	r3, r3, #8
 8001fba:	220f      	movs	r2, #15
 8001fbc:	401a      	ands	r2, r3
 8001fbe:	4b0e      	ldr	r3, [pc, #56]	; (8001ff8 <HAL_RCC_ClockConfig+0x204>)
 8001fc0:	0092      	lsls	r2, r2, #2
 8001fc2:	58d3      	ldr	r3, [r2, r3]
 8001fc4:	221f      	movs	r2, #31
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	000a      	movs	r2, r1
 8001fca:	40da      	lsrs	r2, r3
 8001fcc:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <HAL_RCC_ClockConfig+0x208>)
 8001fce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <HAL_RCC_ClockConfig+0x20c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	0018      	movs	r0, r3
 8001fd6:	f7ff f8b7 	bl	8001148 <HAL_InitTick>
 8001fda:	0003      	movs	r3, r0
}
 8001fdc:	0018      	movs	r0, r3
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	b004      	add	sp, #16
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40022000 	.word	0x40022000
 8001fe8:	00001388 	.word	0x00001388
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	fffff0ff 	.word	0xfffff0ff
 8001ff4:	ffff8fff 	.word	0xffff8fff
 8001ff8:	08004320 	.word	0x08004320
 8001ffc:	20000000 	.word	0x20000000
 8002000:	20000004 	.word	0x20000004

08002004 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b086      	sub	sp, #24
 8002008:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800200a:	4b3c      	ldr	r3, [pc, #240]	; (80020fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	2238      	movs	r2, #56	; 0x38
 8002010:	4013      	ands	r3, r2
 8002012:	d10f      	bne.n	8002034 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002014:	4b39      	ldr	r3, [pc, #228]	; (80020fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	0adb      	lsrs	r3, r3, #11
 800201a:	2207      	movs	r2, #7
 800201c:	4013      	ands	r3, r2
 800201e:	2201      	movs	r2, #1
 8002020:	409a      	lsls	r2, r3
 8002022:	0013      	movs	r3, r2
 8002024:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002026:	6839      	ldr	r1, [r7, #0]
 8002028:	4835      	ldr	r0, [pc, #212]	; (8002100 <HAL_RCC_GetSysClockFreq+0xfc>)
 800202a:	f7fe f873 	bl	8000114 <__udivsi3>
 800202e:	0003      	movs	r3, r0
 8002030:	613b      	str	r3, [r7, #16]
 8002032:	e05d      	b.n	80020f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002034:	4b31      	ldr	r3, [pc, #196]	; (80020fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	2238      	movs	r2, #56	; 0x38
 800203a:	4013      	ands	r3, r2
 800203c:	2b08      	cmp	r3, #8
 800203e:	d102      	bne.n	8002046 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002040:	4b30      	ldr	r3, [pc, #192]	; (8002104 <HAL_RCC_GetSysClockFreq+0x100>)
 8002042:	613b      	str	r3, [r7, #16]
 8002044:	e054      	b.n	80020f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002046:	4b2d      	ldr	r3, [pc, #180]	; (80020fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	2238      	movs	r2, #56	; 0x38
 800204c:	4013      	ands	r3, r2
 800204e:	2b10      	cmp	r3, #16
 8002050:	d138      	bne.n	80020c4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002052:	4b2a      	ldr	r3, [pc, #168]	; (80020fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	2203      	movs	r2, #3
 8002058:	4013      	ands	r3, r2
 800205a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800205c:	4b27      	ldr	r3, [pc, #156]	; (80020fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	091b      	lsrs	r3, r3, #4
 8002062:	2207      	movs	r2, #7
 8002064:	4013      	ands	r3, r2
 8002066:	3301      	adds	r3, #1
 8002068:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2b03      	cmp	r3, #3
 800206e:	d10d      	bne.n	800208c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002070:	68b9      	ldr	r1, [r7, #8]
 8002072:	4824      	ldr	r0, [pc, #144]	; (8002104 <HAL_RCC_GetSysClockFreq+0x100>)
 8002074:	f7fe f84e 	bl	8000114 <__udivsi3>
 8002078:	0003      	movs	r3, r0
 800207a:	0019      	movs	r1, r3
 800207c:	4b1f      	ldr	r3, [pc, #124]	; (80020fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	0a1b      	lsrs	r3, r3, #8
 8002082:	227f      	movs	r2, #127	; 0x7f
 8002084:	4013      	ands	r3, r2
 8002086:	434b      	muls	r3, r1
 8002088:	617b      	str	r3, [r7, #20]
        break;
 800208a:	e00d      	b.n	80020a8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800208c:	68b9      	ldr	r1, [r7, #8]
 800208e:	481c      	ldr	r0, [pc, #112]	; (8002100 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002090:	f7fe f840 	bl	8000114 <__udivsi3>
 8002094:	0003      	movs	r3, r0
 8002096:	0019      	movs	r1, r3
 8002098:	4b18      	ldr	r3, [pc, #96]	; (80020fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	0a1b      	lsrs	r3, r3, #8
 800209e:	227f      	movs	r2, #127	; 0x7f
 80020a0:	4013      	ands	r3, r2
 80020a2:	434b      	muls	r3, r1
 80020a4:	617b      	str	r3, [r7, #20]
        break;
 80020a6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80020a8:	4b14      	ldr	r3, [pc, #80]	; (80020fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	0f5b      	lsrs	r3, r3, #29
 80020ae:	2207      	movs	r2, #7
 80020b0:	4013      	ands	r3, r2
 80020b2:	3301      	adds	r3, #1
 80020b4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80020b6:	6879      	ldr	r1, [r7, #4]
 80020b8:	6978      	ldr	r0, [r7, #20]
 80020ba:	f7fe f82b 	bl	8000114 <__udivsi3>
 80020be:	0003      	movs	r3, r0
 80020c0:	613b      	str	r3, [r7, #16]
 80020c2:	e015      	b.n	80020f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80020c4:	4b0d      	ldr	r3, [pc, #52]	; (80020fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	2238      	movs	r2, #56	; 0x38
 80020ca:	4013      	ands	r3, r2
 80020cc:	2b20      	cmp	r3, #32
 80020ce:	d103      	bne.n	80020d8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80020d0:	2380      	movs	r3, #128	; 0x80
 80020d2:	021b      	lsls	r3, r3, #8
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	e00b      	b.n	80020f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80020d8:	4b08      	ldr	r3, [pc, #32]	; (80020fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	2238      	movs	r2, #56	; 0x38
 80020de:	4013      	ands	r3, r2
 80020e0:	2b18      	cmp	r3, #24
 80020e2:	d103      	bne.n	80020ec <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80020e4:	23fa      	movs	r3, #250	; 0xfa
 80020e6:	01db      	lsls	r3, r3, #7
 80020e8:	613b      	str	r3, [r7, #16]
 80020ea:	e001      	b.n	80020f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80020ec:	2300      	movs	r3, #0
 80020ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80020f0:	693b      	ldr	r3, [r7, #16]
}
 80020f2:	0018      	movs	r0, r3
 80020f4:	46bd      	mov	sp, r7
 80020f6:	b006      	add	sp, #24
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	46c0      	nop			; (mov r8, r8)
 80020fc:	40021000 	.word	0x40021000
 8002100:	00f42400 	.word	0x00f42400
 8002104:	007a1200 	.word	0x007a1200

08002108 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e0a8      	b.n	800226c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800211e:	2b00      	cmp	r3, #0
 8002120:	d109      	bne.n	8002136 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685a      	ldr	r2, [r3, #4]
 8002126:	2382      	movs	r3, #130	; 0x82
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	429a      	cmp	r2, r3
 800212c:	d009      	beq.n	8002142 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	61da      	str	r2, [r3, #28]
 8002134:	e005      	b.n	8002142 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2200      	movs	r2, #0
 8002140:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	225d      	movs	r2, #93	; 0x5d
 800214c:	5c9b      	ldrb	r3, [r3, r2]
 800214e:	b2db      	uxtb	r3, r3
 8002150:	2b00      	cmp	r3, #0
 8002152:	d107      	bne.n	8002164 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	225c      	movs	r2, #92	; 0x5c
 8002158:	2100      	movs	r1, #0
 800215a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	0018      	movs	r0, r3
 8002160:	f7fe fd84 	bl	8000c6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	225d      	movs	r2, #93	; 0x5d
 8002168:	2102      	movs	r1, #2
 800216a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2140      	movs	r1, #64	; 0x40
 8002178:	438a      	bics	r2, r1
 800217a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	68da      	ldr	r2, [r3, #12]
 8002180:	23e0      	movs	r3, #224	; 0xe0
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	429a      	cmp	r2, r3
 8002186:	d902      	bls.n	800218e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002188:	2300      	movs	r3, #0
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	e002      	b.n	8002194 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800218e:	2380      	movs	r3, #128	; 0x80
 8002190:	015b      	lsls	r3, r3, #5
 8002192:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	68da      	ldr	r2, [r3, #12]
 8002198:	23f0      	movs	r3, #240	; 0xf0
 800219a:	011b      	lsls	r3, r3, #4
 800219c:	429a      	cmp	r2, r3
 800219e:	d008      	beq.n	80021b2 <HAL_SPI_Init+0xaa>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	68da      	ldr	r2, [r3, #12]
 80021a4:	23e0      	movs	r3, #224	; 0xe0
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d002      	beq.n	80021b2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	2382      	movs	r3, #130	; 0x82
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	401a      	ands	r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6899      	ldr	r1, [r3, #8]
 80021c0:	2384      	movs	r3, #132	; 0x84
 80021c2:	021b      	lsls	r3, r3, #8
 80021c4:	400b      	ands	r3, r1
 80021c6:	431a      	orrs	r2, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	691b      	ldr	r3, [r3, #16]
 80021cc:	2102      	movs	r1, #2
 80021ce:	400b      	ands	r3, r1
 80021d0:	431a      	orrs	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	695b      	ldr	r3, [r3, #20]
 80021d6:	2101      	movs	r1, #1
 80021d8:	400b      	ands	r3, r1
 80021da:	431a      	orrs	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6999      	ldr	r1, [r3, #24]
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	400b      	ands	r3, r1
 80021e6:	431a      	orrs	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	69db      	ldr	r3, [r3, #28]
 80021ec:	2138      	movs	r1, #56	; 0x38
 80021ee:	400b      	ands	r3, r1
 80021f0:	431a      	orrs	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a1b      	ldr	r3, [r3, #32]
 80021f6:	2180      	movs	r1, #128	; 0x80
 80021f8:	400b      	ands	r3, r1
 80021fa:	431a      	orrs	r2, r3
 80021fc:	0011      	movs	r1, r2
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002202:	2380      	movs	r3, #128	; 0x80
 8002204:	019b      	lsls	r3, r3, #6
 8002206:	401a      	ands	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	0c1b      	lsrs	r3, r3, #16
 8002216:	2204      	movs	r2, #4
 8002218:	401a      	ands	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800221e:	2110      	movs	r1, #16
 8002220:	400b      	ands	r3, r1
 8002222:	431a      	orrs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002228:	2108      	movs	r1, #8
 800222a:	400b      	ands	r3, r1
 800222c:	431a      	orrs	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	68d9      	ldr	r1, [r3, #12]
 8002232:	23f0      	movs	r3, #240	; 0xf0
 8002234:	011b      	lsls	r3, r3, #4
 8002236:	400b      	ands	r3, r1
 8002238:	431a      	orrs	r2, r3
 800223a:	0011      	movs	r1, r2
 800223c:	68fa      	ldr	r2, [r7, #12]
 800223e:	2380      	movs	r3, #128	; 0x80
 8002240:	015b      	lsls	r3, r3, #5
 8002242:	401a      	ands	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	430a      	orrs	r2, r1
 800224a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	69da      	ldr	r2, [r3, #28]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4907      	ldr	r1, [pc, #28]	; (8002274 <HAL_SPI_Init+0x16c>)
 8002258:	400a      	ands	r2, r1
 800225a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	225d      	movs	r2, #93	; 0x5d
 8002266:	2101      	movs	r1, #1
 8002268:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800226a:	2300      	movs	r3, #0
}
 800226c:	0018      	movs	r0, r3
 800226e:	46bd      	mov	sp, r7
 8002270:	b004      	add	sp, #16
 8002272:	bd80      	pop	{r7, pc}
 8002274:	fffff7ff 	.word	0xfffff7ff

08002278 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b08a      	sub	sp, #40	; 0x28
 800227c:	af00      	add	r7, sp, #0
 800227e:	60f8      	str	r0, [r7, #12]
 8002280:	60b9      	str	r1, [r7, #8]
 8002282:	607a      	str	r2, [r7, #4]
 8002284:	001a      	movs	r2, r3
 8002286:	1cbb      	adds	r3, r7, #2
 8002288:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800228a:	2301      	movs	r3, #1
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800228e:	2323      	movs	r3, #35	; 0x23
 8002290:	18fb      	adds	r3, r7, r3
 8002292:	2200      	movs	r2, #0
 8002294:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	225c      	movs	r2, #92	; 0x5c
 800229a:	5c9b      	ldrb	r3, [r3, r2]
 800229c:	2b01      	cmp	r3, #1
 800229e:	d101      	bne.n	80022a4 <HAL_SPI_TransmitReceive+0x2c>
 80022a0:	2302      	movs	r3, #2
 80022a2:	e1b5      	b.n	8002610 <HAL_SPI_TransmitReceive+0x398>
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	225c      	movs	r2, #92	; 0x5c
 80022a8:	2101      	movs	r1, #1
 80022aa:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80022ac:	f7fe ffa8 	bl	8001200 <HAL_GetTick>
 80022b0:	0003      	movs	r3, r0
 80022b2:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80022b4:	201b      	movs	r0, #27
 80022b6:	183b      	adds	r3, r7, r0
 80022b8:	68fa      	ldr	r2, [r7, #12]
 80022ba:	215d      	movs	r1, #93	; 0x5d
 80022bc:	5c52      	ldrb	r2, [r2, r1]
 80022be:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80022c6:	2312      	movs	r3, #18
 80022c8:	18fb      	adds	r3, r7, r3
 80022ca:	1cba      	adds	r2, r7, #2
 80022cc:	8812      	ldrh	r2, [r2, #0]
 80022ce:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80022d0:	183b      	adds	r3, r7, r0
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d011      	beq.n	80022fc <HAL_SPI_TransmitReceive+0x84>
 80022d8:	697a      	ldr	r2, [r7, #20]
 80022da:	2382      	movs	r3, #130	; 0x82
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	429a      	cmp	r2, r3
 80022e0:	d107      	bne.n	80022f2 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d103      	bne.n	80022f2 <HAL_SPI_TransmitReceive+0x7a>
 80022ea:	183b      	adds	r3, r7, r0
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	2b04      	cmp	r3, #4
 80022f0:	d004      	beq.n	80022fc <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80022f2:	2323      	movs	r3, #35	; 0x23
 80022f4:	18fb      	adds	r3, r7, r3
 80022f6:	2202      	movs	r2, #2
 80022f8:	701a      	strb	r2, [r3, #0]
    goto error;
 80022fa:	e17e      	b.n	80025fa <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d006      	beq.n	8002310 <HAL_SPI_TransmitReceive+0x98>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d003      	beq.n	8002310 <HAL_SPI_TransmitReceive+0x98>
 8002308:	1cbb      	adds	r3, r7, #2
 800230a:	881b      	ldrh	r3, [r3, #0]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d104      	bne.n	800231a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8002310:	2323      	movs	r3, #35	; 0x23
 8002312:	18fb      	adds	r3, r7, r3
 8002314:	2201      	movs	r2, #1
 8002316:	701a      	strb	r2, [r3, #0]
    goto error;
 8002318:	e16f      	b.n	80025fa <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	225d      	movs	r2, #93	; 0x5d
 800231e:	5c9b      	ldrb	r3, [r3, r2]
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b04      	cmp	r3, #4
 8002324:	d003      	beq.n	800232e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	225d      	movs	r2, #93	; 0x5d
 800232a:	2105      	movs	r1, #5
 800232c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2200      	movs	r2, #0
 8002332:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	1cba      	adds	r2, r7, #2
 800233e:	2146      	movs	r1, #70	; 0x46
 8002340:	8812      	ldrh	r2, [r2, #0]
 8002342:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	1cba      	adds	r2, r7, #2
 8002348:	2144      	movs	r1, #68	; 0x44
 800234a:	8812      	ldrh	r2, [r2, #0]
 800234c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	68ba      	ldr	r2, [r7, #8]
 8002352:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	1cba      	adds	r2, r7, #2
 8002358:	8812      	ldrh	r2, [r2, #0]
 800235a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	1cba      	adds	r2, r7, #2
 8002360:	8812      	ldrh	r2, [r2, #0]
 8002362:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2200      	movs	r2, #0
 8002368:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	68da      	ldr	r2, [r3, #12]
 8002374:	23e0      	movs	r3, #224	; 0xe0
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	429a      	cmp	r2, r3
 800237a:	d908      	bls.n	800238e <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	685a      	ldr	r2, [r3, #4]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	49a4      	ldr	r1, [pc, #656]	; (8002618 <HAL_SPI_TransmitReceive+0x3a0>)
 8002388:	400a      	ands	r2, r1
 800238a:	605a      	str	r2, [r3, #4]
 800238c:	e008      	b.n	80023a0 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	685a      	ldr	r2, [r3, #4]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2180      	movs	r1, #128	; 0x80
 800239a:	0149      	lsls	r1, r1, #5
 800239c:	430a      	orrs	r2, r1
 800239e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2240      	movs	r2, #64	; 0x40
 80023a8:	4013      	ands	r3, r2
 80023aa:	2b40      	cmp	r3, #64	; 0x40
 80023ac:	d007      	beq.n	80023be <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2140      	movs	r1, #64	; 0x40
 80023ba:	430a      	orrs	r2, r1
 80023bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	68da      	ldr	r2, [r3, #12]
 80023c2:	23e0      	movs	r3, #224	; 0xe0
 80023c4:	00db      	lsls	r3, r3, #3
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d800      	bhi.n	80023cc <HAL_SPI_TransmitReceive+0x154>
 80023ca:	e07f      	b.n	80024cc <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d005      	beq.n	80023e0 <HAL_SPI_TransmitReceive+0x168>
 80023d4:	2312      	movs	r3, #18
 80023d6:	18fb      	adds	r3, r7, r3
 80023d8:	881b      	ldrh	r3, [r3, #0]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d000      	beq.n	80023e0 <HAL_SPI_TransmitReceive+0x168>
 80023de:	e069      	b.n	80024b4 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023e4:	881a      	ldrh	r2, [r3, #0]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f0:	1c9a      	adds	r2, r3, #2
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	3b01      	subs	r3, #1
 80023fe:	b29a      	uxth	r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002404:	e056      	b.n	80024b4 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	2202      	movs	r2, #2
 800240e:	4013      	ands	r3, r2
 8002410:	2b02      	cmp	r3, #2
 8002412:	d11b      	bne.n	800244c <HAL_SPI_TransmitReceive+0x1d4>
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002418:	b29b      	uxth	r3, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d016      	beq.n	800244c <HAL_SPI_TransmitReceive+0x1d4>
 800241e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002420:	2b01      	cmp	r3, #1
 8002422:	d113      	bne.n	800244c <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002428:	881a      	ldrh	r2, [r3, #0]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002434:	1c9a      	adds	r2, r3, #2
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800243e:	b29b      	uxth	r3, r3
 8002440:	3b01      	subs	r3, #1
 8002442:	b29a      	uxth	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002448:	2300      	movs	r3, #0
 800244a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	2201      	movs	r2, #1
 8002454:	4013      	ands	r3, r2
 8002456:	2b01      	cmp	r3, #1
 8002458:	d11c      	bne.n	8002494 <HAL_SPI_TransmitReceive+0x21c>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2246      	movs	r2, #70	; 0x46
 800245e:	5a9b      	ldrh	r3, [r3, r2]
 8002460:	b29b      	uxth	r3, r3
 8002462:	2b00      	cmp	r3, #0
 8002464:	d016      	beq.n	8002494 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68da      	ldr	r2, [r3, #12]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002470:	b292      	uxth	r2, r2
 8002472:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002478:	1c9a      	adds	r2, r3, #2
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2246      	movs	r2, #70	; 0x46
 8002482:	5a9b      	ldrh	r3, [r3, r2]
 8002484:	b29b      	uxth	r3, r3
 8002486:	3b01      	subs	r3, #1
 8002488:	b299      	uxth	r1, r3
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2246      	movs	r2, #70	; 0x46
 800248e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002490:	2301      	movs	r3, #1
 8002492:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002494:	f7fe feb4 	bl	8001200 <HAL_GetTick>
 8002498:	0002      	movs	r2, r0
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d807      	bhi.n	80024b4 <HAL_SPI_TransmitReceive+0x23c>
 80024a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024a6:	3301      	adds	r3, #1
 80024a8:	d004      	beq.n	80024b4 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 80024aa:	2323      	movs	r3, #35	; 0x23
 80024ac:	18fb      	adds	r3, r7, r3
 80024ae:	2203      	movs	r2, #3
 80024b0:	701a      	strb	r2, [r3, #0]
        goto error;
 80024b2:	e0a2      	b.n	80025fa <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1a3      	bne.n	8002406 <HAL_SPI_TransmitReceive+0x18e>
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2246      	movs	r2, #70	; 0x46
 80024c2:	5a9b      	ldrh	r3, [r3, r2]
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d19d      	bne.n	8002406 <HAL_SPI_TransmitReceive+0x18e>
 80024ca:	e085      	b.n	80025d8 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d005      	beq.n	80024e0 <HAL_SPI_TransmitReceive+0x268>
 80024d4:	2312      	movs	r3, #18
 80024d6:	18fb      	adds	r3, r7, r3
 80024d8:	881b      	ldrh	r3, [r3, #0]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d000      	beq.n	80024e0 <HAL_SPI_TransmitReceive+0x268>
 80024de:	e070      	b.n	80025c2 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	330c      	adds	r3, #12
 80024ea:	7812      	ldrb	r2, [r2, #0]
 80024ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024f2:	1c5a      	adds	r2, r3, #1
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	3b01      	subs	r3, #1
 8002500:	b29a      	uxth	r2, r3
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002506:	e05c      	b.n	80025c2 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	2202      	movs	r2, #2
 8002510:	4013      	ands	r3, r2
 8002512:	2b02      	cmp	r3, #2
 8002514:	d11c      	bne.n	8002550 <HAL_SPI_TransmitReceive+0x2d8>
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800251a:	b29b      	uxth	r3, r3
 800251c:	2b00      	cmp	r3, #0
 800251e:	d017      	beq.n	8002550 <HAL_SPI_TransmitReceive+0x2d8>
 8002520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002522:	2b01      	cmp	r3, #1
 8002524:	d114      	bne.n	8002550 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	330c      	adds	r3, #12
 8002530:	7812      	ldrb	r2, [r2, #0]
 8002532:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002538:	1c5a      	adds	r2, r3, #1
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002542:	b29b      	uxth	r3, r3
 8002544:	3b01      	subs	r3, #1
 8002546:	b29a      	uxth	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800254c:	2300      	movs	r3, #0
 800254e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	2201      	movs	r2, #1
 8002558:	4013      	ands	r3, r2
 800255a:	2b01      	cmp	r3, #1
 800255c:	d11e      	bne.n	800259c <HAL_SPI_TransmitReceive+0x324>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2246      	movs	r2, #70	; 0x46
 8002562:	5a9b      	ldrh	r3, [r3, r2]
 8002564:	b29b      	uxth	r3, r3
 8002566:	2b00      	cmp	r3, #0
 8002568:	d018      	beq.n	800259c <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	330c      	adds	r3, #12
 8002570:	001a      	movs	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002576:	7812      	ldrb	r2, [r2, #0]
 8002578:	b2d2      	uxtb	r2, r2
 800257a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002580:	1c5a      	adds	r2, r3, #1
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2246      	movs	r2, #70	; 0x46
 800258a:	5a9b      	ldrh	r3, [r3, r2]
 800258c:	b29b      	uxth	r3, r3
 800258e:	3b01      	subs	r3, #1
 8002590:	b299      	uxth	r1, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2246      	movs	r2, #70	; 0x46
 8002596:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002598:	2301      	movs	r3, #1
 800259a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800259c:	f7fe fe30 	bl	8001200 <HAL_GetTick>
 80025a0:	0002      	movs	r2, r0
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d802      	bhi.n	80025b2 <HAL_SPI_TransmitReceive+0x33a>
 80025ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ae:	3301      	adds	r3, #1
 80025b0:	d102      	bne.n	80025b8 <HAL_SPI_TransmitReceive+0x340>
 80025b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d104      	bne.n	80025c2 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 80025b8:	2323      	movs	r3, #35	; 0x23
 80025ba:	18fb      	adds	r3, r7, r3
 80025bc:	2203      	movs	r2, #3
 80025be:	701a      	strb	r2, [r3, #0]
        goto error;
 80025c0:	e01b      	b.n	80025fa <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d19d      	bne.n	8002508 <HAL_SPI_TransmitReceive+0x290>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2246      	movs	r2, #70	; 0x46
 80025d0:	5a9b      	ldrh	r3, [r3, r2]
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d197      	bne.n	8002508 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025d8:	69fa      	ldr	r2, [r7, #28]
 80025da:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	0018      	movs	r0, r3
 80025e0:	f000 f94c 	bl	800287c <SPI_EndRxTxTransaction>
 80025e4:	1e03      	subs	r3, r0, #0
 80025e6:	d007      	beq.n	80025f8 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 80025e8:	2323      	movs	r3, #35	; 0x23
 80025ea:	18fb      	adds	r3, r7, r3
 80025ec:	2201      	movs	r2, #1
 80025ee:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2220      	movs	r2, #32
 80025f4:	661a      	str	r2, [r3, #96]	; 0x60
 80025f6:	e000      	b.n	80025fa <HAL_SPI_TransmitReceive+0x382>
  }

error :
 80025f8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	225d      	movs	r2, #93	; 0x5d
 80025fe:	2101      	movs	r1, #1
 8002600:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	225c      	movs	r2, #92	; 0x5c
 8002606:	2100      	movs	r1, #0
 8002608:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800260a:	2323      	movs	r3, #35	; 0x23
 800260c:	18fb      	adds	r3, r7, r3
 800260e:	781b      	ldrb	r3, [r3, #0]
}
 8002610:	0018      	movs	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	b00a      	add	sp, #40	; 0x28
 8002616:	bd80      	pop	{r7, pc}
 8002618:	ffffefff 	.word	0xffffefff

0800261c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b088      	sub	sp, #32
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	603b      	str	r3, [r7, #0]
 8002628:	1dfb      	adds	r3, r7, #7
 800262a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800262c:	f7fe fde8 	bl	8001200 <HAL_GetTick>
 8002630:	0002      	movs	r2, r0
 8002632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002634:	1a9b      	subs	r3, r3, r2
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	18d3      	adds	r3, r2, r3
 800263a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800263c:	f7fe fde0 	bl	8001200 <HAL_GetTick>
 8002640:	0003      	movs	r3, r0
 8002642:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002644:	4b3a      	ldr	r3, [pc, #232]	; (8002730 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	015b      	lsls	r3, r3, #5
 800264a:	0d1b      	lsrs	r3, r3, #20
 800264c:	69fa      	ldr	r2, [r7, #28]
 800264e:	4353      	muls	r3, r2
 8002650:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002652:	e058      	b.n	8002706 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	3301      	adds	r3, #1
 8002658:	d055      	beq.n	8002706 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800265a:	f7fe fdd1 	bl	8001200 <HAL_GetTick>
 800265e:	0002      	movs	r2, r0
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	69fa      	ldr	r2, [r7, #28]
 8002666:	429a      	cmp	r2, r3
 8002668:	d902      	bls.n	8002670 <SPI_WaitFlagStateUntilTimeout+0x54>
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d142      	bne.n	80026f6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	685a      	ldr	r2, [r3, #4]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	21e0      	movs	r1, #224	; 0xe0
 800267c:	438a      	bics	r2, r1
 800267e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	2382      	movs	r3, #130	; 0x82
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	429a      	cmp	r2, r3
 800268a:	d113      	bne.n	80026b4 <SPI_WaitFlagStateUntilTimeout+0x98>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	2380      	movs	r3, #128	; 0x80
 8002692:	021b      	lsls	r3, r3, #8
 8002694:	429a      	cmp	r2, r3
 8002696:	d005      	beq.n	80026a4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	689a      	ldr	r2, [r3, #8]
 800269c:	2380      	movs	r3, #128	; 0x80
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d107      	bne.n	80026b4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2140      	movs	r1, #64	; 0x40
 80026b0:	438a      	bics	r2, r1
 80026b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026b8:	2380      	movs	r3, #128	; 0x80
 80026ba:	019b      	lsls	r3, r3, #6
 80026bc:	429a      	cmp	r2, r3
 80026be:	d110      	bne.n	80026e2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	491a      	ldr	r1, [pc, #104]	; (8002734 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80026cc:	400a      	ands	r2, r1
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2180      	movs	r1, #128	; 0x80
 80026dc:	0189      	lsls	r1, r1, #6
 80026de:	430a      	orrs	r2, r1
 80026e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	225d      	movs	r2, #93	; 0x5d
 80026e6:	2101      	movs	r1, #1
 80026e8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	225c      	movs	r2, #92	; 0x5c
 80026ee:	2100      	movs	r1, #0
 80026f0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e017      	b.n	8002726 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d101      	bne.n	8002700 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80026fc:	2300      	movs	r3, #0
 80026fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	3b01      	subs	r3, #1
 8002704:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	68ba      	ldr	r2, [r7, #8]
 800270e:	4013      	ands	r3, r2
 8002710:	68ba      	ldr	r2, [r7, #8]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	425a      	negs	r2, r3
 8002716:	4153      	adcs	r3, r2
 8002718:	b2db      	uxtb	r3, r3
 800271a:	001a      	movs	r2, r3
 800271c:	1dfb      	adds	r3, r7, #7
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	429a      	cmp	r2, r3
 8002722:	d197      	bne.n	8002654 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	0018      	movs	r0, r3
 8002728:	46bd      	mov	sp, r7
 800272a:	b008      	add	sp, #32
 800272c:	bd80      	pop	{r7, pc}
 800272e:	46c0      	nop			; (mov r8, r8)
 8002730:	20000000 	.word	0x20000000
 8002734:	ffffdfff 	.word	0xffffdfff

08002738 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b08a      	sub	sp, #40	; 0x28
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
 8002744:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002746:	2317      	movs	r3, #23
 8002748:	18fb      	adds	r3, r7, r3
 800274a:	2200      	movs	r2, #0
 800274c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800274e:	f7fe fd57 	bl	8001200 <HAL_GetTick>
 8002752:	0002      	movs	r2, r0
 8002754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002756:	1a9b      	subs	r3, r3, r2
 8002758:	683a      	ldr	r2, [r7, #0]
 800275a:	18d3      	adds	r3, r2, r3
 800275c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800275e:	f7fe fd4f 	bl	8001200 <HAL_GetTick>
 8002762:	0003      	movs	r3, r0
 8002764:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	330c      	adds	r3, #12
 800276c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800276e:	4b41      	ldr	r3, [pc, #260]	; (8002874 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	0013      	movs	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	189b      	adds	r3, r3, r2
 8002778:	00da      	lsls	r2, r3, #3
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	0d1b      	lsrs	r3, r3, #20
 800277e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002780:	4353      	muls	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002784:	e068      	b.n	8002858 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002786:	68ba      	ldr	r2, [r7, #8]
 8002788:	23c0      	movs	r3, #192	; 0xc0
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	429a      	cmp	r2, r3
 800278e:	d10a      	bne.n	80027a6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d107      	bne.n	80027a6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	b2da      	uxtb	r2, r3
 800279c:	2117      	movs	r1, #23
 800279e:	187b      	adds	r3, r7, r1
 80027a0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80027a2:	187b      	adds	r3, r7, r1
 80027a4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	3301      	adds	r3, #1
 80027aa:	d055      	beq.n	8002858 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80027ac:	f7fe fd28 	bl	8001200 <HAL_GetTick>
 80027b0:	0002      	movs	r2, r0
 80027b2:	6a3b      	ldr	r3, [r7, #32]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d902      	bls.n	80027c2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80027bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d142      	bne.n	8002848 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685a      	ldr	r2, [r3, #4]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	21e0      	movs	r1, #224	; 0xe0
 80027ce:	438a      	bics	r2, r1
 80027d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	2382      	movs	r3, #130	; 0x82
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	429a      	cmp	r2, r3
 80027dc:	d113      	bne.n	8002806 <SPI_WaitFifoStateUntilTimeout+0xce>
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	689a      	ldr	r2, [r3, #8]
 80027e2:	2380      	movs	r3, #128	; 0x80
 80027e4:	021b      	lsls	r3, r3, #8
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d005      	beq.n	80027f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	689a      	ldr	r2, [r3, #8]
 80027ee:	2380      	movs	r3, #128	; 0x80
 80027f0:	00db      	lsls	r3, r3, #3
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d107      	bne.n	8002806 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2140      	movs	r1, #64	; 0x40
 8002802:	438a      	bics	r2, r1
 8002804:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800280a:	2380      	movs	r3, #128	; 0x80
 800280c:	019b      	lsls	r3, r3, #6
 800280e:	429a      	cmp	r2, r3
 8002810:	d110      	bne.n	8002834 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4916      	ldr	r1, [pc, #88]	; (8002878 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800281e:	400a      	ands	r2, r1
 8002820:	601a      	str	r2, [r3, #0]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2180      	movs	r1, #128	; 0x80
 800282e:	0189      	lsls	r1, r1, #6
 8002830:	430a      	orrs	r2, r1
 8002832:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	225d      	movs	r2, #93	; 0x5d
 8002838:	2101      	movs	r1, #1
 800283a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	225c      	movs	r2, #92	; 0x5c
 8002840:	2100      	movs	r1, #0
 8002842:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e010      	b.n	800286a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800284e:	2300      	movs	r3, #0
 8002850:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	3b01      	subs	r3, #1
 8002856:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	68ba      	ldr	r2, [r7, #8]
 8002860:	4013      	ands	r3, r2
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	429a      	cmp	r2, r3
 8002866:	d18e      	bne.n	8002786 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002868:	2300      	movs	r3, #0
}
 800286a:	0018      	movs	r0, r3
 800286c:	46bd      	mov	sp, r7
 800286e:	b00a      	add	sp, #40	; 0x28
 8002870:	bd80      	pop	{r7, pc}
 8002872:	46c0      	nop			; (mov r8, r8)
 8002874:	20000000 	.word	0x20000000
 8002878:	ffffdfff 	.word	0xffffdfff

0800287c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b086      	sub	sp, #24
 8002880:	af02      	add	r7, sp, #8
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002888:	68ba      	ldr	r2, [r7, #8]
 800288a:	23c0      	movs	r3, #192	; 0xc0
 800288c:	0159      	lsls	r1, r3, #5
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	0013      	movs	r3, r2
 8002896:	2200      	movs	r2, #0
 8002898:	f7ff ff4e 	bl	8002738 <SPI_WaitFifoStateUntilTimeout>
 800289c:	1e03      	subs	r3, r0, #0
 800289e:	d007      	beq.n	80028b0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028a4:	2220      	movs	r2, #32
 80028a6:	431a      	orrs	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e027      	b.n	8002900 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80028b0:	68ba      	ldr	r2, [r7, #8]
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	9300      	str	r3, [sp, #0]
 80028b8:	0013      	movs	r3, r2
 80028ba:	2200      	movs	r2, #0
 80028bc:	2180      	movs	r1, #128	; 0x80
 80028be:	f7ff fead 	bl	800261c <SPI_WaitFlagStateUntilTimeout>
 80028c2:	1e03      	subs	r3, r0, #0
 80028c4:	d007      	beq.n	80028d6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028ca:	2220      	movs	r2, #32
 80028cc:	431a      	orrs	r2, r3
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e014      	b.n	8002900 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80028d6:	68ba      	ldr	r2, [r7, #8]
 80028d8:	23c0      	movs	r3, #192	; 0xc0
 80028da:	00d9      	lsls	r1, r3, #3
 80028dc:	68f8      	ldr	r0, [r7, #12]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	9300      	str	r3, [sp, #0]
 80028e2:	0013      	movs	r3, r2
 80028e4:	2200      	movs	r2, #0
 80028e6:	f7ff ff27 	bl	8002738 <SPI_WaitFifoStateUntilTimeout>
 80028ea:	1e03      	subs	r3, r0, #0
 80028ec:	d007      	beq.n	80028fe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028f2:	2220      	movs	r2, #32
 80028f4:	431a      	orrs	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e000      	b.n	8002900 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80028fe:	2300      	movs	r3, #0
}
 8002900:	0018      	movs	r0, r3
 8002902:	46bd      	mov	sp, r7
 8002904:	b004      	add	sp, #16
 8002906:	bd80      	pop	{r7, pc}

08002908 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e04a      	b.n	80029b0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	223d      	movs	r2, #61	; 0x3d
 800291e:	5c9b      	ldrb	r3, [r3, r2]
 8002920:	b2db      	uxtb	r3, r3
 8002922:	2b00      	cmp	r3, #0
 8002924:	d107      	bne.n	8002936 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	223c      	movs	r2, #60	; 0x3c
 800292a:	2100      	movs	r1, #0
 800292c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	0018      	movs	r0, r3
 8002932:	f7fe fb7b 	bl	800102c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	223d      	movs	r2, #61	; 0x3d
 800293a:	2102      	movs	r1, #2
 800293c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	3304      	adds	r3, #4
 8002946:	0019      	movs	r1, r3
 8002948:	0010      	movs	r0, r2
 800294a:	f000 faab 	bl	8002ea4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2248      	movs	r2, #72	; 0x48
 8002952:	2101      	movs	r1, #1
 8002954:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	223e      	movs	r2, #62	; 0x3e
 800295a:	2101      	movs	r1, #1
 800295c:	5499      	strb	r1, [r3, r2]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	223f      	movs	r2, #63	; 0x3f
 8002962:	2101      	movs	r1, #1
 8002964:	5499      	strb	r1, [r3, r2]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2240      	movs	r2, #64	; 0x40
 800296a:	2101      	movs	r1, #1
 800296c:	5499      	strb	r1, [r3, r2]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2241      	movs	r2, #65	; 0x41
 8002972:	2101      	movs	r1, #1
 8002974:	5499      	strb	r1, [r3, r2]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2242      	movs	r2, #66	; 0x42
 800297a:	2101      	movs	r1, #1
 800297c:	5499      	strb	r1, [r3, r2]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2243      	movs	r2, #67	; 0x43
 8002982:	2101      	movs	r1, #1
 8002984:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2244      	movs	r2, #68	; 0x44
 800298a:	2101      	movs	r1, #1
 800298c:	5499      	strb	r1, [r3, r2]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2245      	movs	r2, #69	; 0x45
 8002992:	2101      	movs	r1, #1
 8002994:	5499      	strb	r1, [r3, r2]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2246      	movs	r2, #70	; 0x46
 800299a:	2101      	movs	r1, #1
 800299c:	5499      	strb	r1, [r3, r2]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2247      	movs	r2, #71	; 0x47
 80029a2:	2101      	movs	r1, #1
 80029a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	223d      	movs	r2, #61	; 0x3d
 80029aa:	2101      	movs	r1, #1
 80029ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	0018      	movs	r0, r3
 80029b2:	46bd      	mov	sp, r7
 80029b4:	b002      	add	sp, #8
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	223d      	movs	r2, #61	; 0x3d
 80029c4:	5c9b      	ldrb	r3, [r3, r2]
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d001      	beq.n	80029d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e037      	b.n	8002a40 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	223d      	movs	r2, #61	; 0x3d
 80029d4:	2102      	movs	r1, #2
 80029d6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68da      	ldr	r2, [r3, #12]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2101      	movs	r1, #1
 80029e4:	430a      	orrs	r2, r1
 80029e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a16      	ldr	r2, [pc, #88]	; (8002a48 <HAL_TIM_Base_Start_IT+0x90>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d004      	beq.n	80029fc <HAL_TIM_Base_Start_IT+0x44>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a15      	ldr	r2, [pc, #84]	; (8002a4c <HAL_TIM_Base_Start_IT+0x94>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d116      	bne.n	8002a2a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	4a13      	ldr	r2, [pc, #76]	; (8002a50 <HAL_TIM_Base_Start_IT+0x98>)
 8002a04:	4013      	ands	r3, r2
 8002a06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2b06      	cmp	r3, #6
 8002a0c:	d016      	beq.n	8002a3c <HAL_TIM_Base_Start_IT+0x84>
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	2380      	movs	r3, #128	; 0x80
 8002a12:	025b      	lsls	r3, r3, #9
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d011      	beq.n	8002a3c <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2101      	movs	r1, #1
 8002a24:	430a      	orrs	r2, r1
 8002a26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a28:	e008      	b.n	8002a3c <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2101      	movs	r1, #1
 8002a36:	430a      	orrs	r2, r1
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	e000      	b.n	8002a3e <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a3c:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	0018      	movs	r0, r3
 8002a42:	46bd      	mov	sp, r7
 8002a44:	b004      	add	sp, #16
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	40012c00 	.word	0x40012c00
 8002a4c:	40000400 	.word	0x40000400
 8002a50:	00010007 	.word	0x00010007

08002a54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	2202      	movs	r2, #2
 8002a64:	4013      	ands	r3, r2
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d124      	bne.n	8002ab4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	2202      	movs	r2, #2
 8002a72:	4013      	ands	r3, r2
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d11d      	bne.n	8002ab4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2203      	movs	r2, #3
 8002a7e:	4252      	negs	r2, r2
 8002a80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2201      	movs	r2, #1
 8002a86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	2203      	movs	r2, #3
 8002a90:	4013      	ands	r3, r2
 8002a92:	d004      	beq.n	8002a9e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	0018      	movs	r0, r3
 8002a98:	f000 f9ec 	bl	8002e74 <HAL_TIM_IC_CaptureCallback>
 8002a9c:	e007      	b.n	8002aae <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	f000 f9df 	bl	8002e64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	f000 f9eb 	bl	8002e84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	2204      	movs	r2, #4
 8002abc:	4013      	ands	r3, r2
 8002abe:	2b04      	cmp	r3, #4
 8002ac0:	d125      	bne.n	8002b0e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	2204      	movs	r2, #4
 8002aca:	4013      	ands	r3, r2
 8002acc:	2b04      	cmp	r3, #4
 8002ace:	d11e      	bne.n	8002b0e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2205      	movs	r2, #5
 8002ad6:	4252      	negs	r2, r2
 8002ad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2202      	movs	r2, #2
 8002ade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	699a      	ldr	r2, [r3, #24]
 8002ae6:	23c0      	movs	r3, #192	; 0xc0
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4013      	ands	r3, r2
 8002aec:	d004      	beq.n	8002af8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	0018      	movs	r0, r3
 8002af2:	f000 f9bf 	bl	8002e74 <HAL_TIM_IC_CaptureCallback>
 8002af6:	e007      	b.n	8002b08 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	0018      	movs	r0, r3
 8002afc:	f000 f9b2 	bl	8002e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	0018      	movs	r0, r3
 8002b04:	f000 f9be 	bl	8002e84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	2208      	movs	r2, #8
 8002b16:	4013      	ands	r3, r2
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	d124      	bne.n	8002b66 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	2208      	movs	r2, #8
 8002b24:	4013      	ands	r3, r2
 8002b26:	2b08      	cmp	r3, #8
 8002b28:	d11d      	bne.n	8002b66 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2209      	movs	r2, #9
 8002b30:	4252      	negs	r2, r2
 8002b32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2204      	movs	r2, #4
 8002b38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	69db      	ldr	r3, [r3, #28]
 8002b40:	2203      	movs	r2, #3
 8002b42:	4013      	ands	r3, r2
 8002b44:	d004      	beq.n	8002b50 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f000 f993 	bl	8002e74 <HAL_TIM_IC_CaptureCallback>
 8002b4e:	e007      	b.n	8002b60 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	0018      	movs	r0, r3
 8002b54:	f000 f986 	bl	8002e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	0018      	movs	r0, r3
 8002b5c:	f000 f992 	bl	8002e84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	2210      	movs	r2, #16
 8002b6e:	4013      	ands	r3, r2
 8002b70:	2b10      	cmp	r3, #16
 8002b72:	d125      	bne.n	8002bc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	2210      	movs	r2, #16
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	2b10      	cmp	r3, #16
 8002b80:	d11e      	bne.n	8002bc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2211      	movs	r2, #17
 8002b88:	4252      	negs	r2, r2
 8002b8a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2208      	movs	r2, #8
 8002b90:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	69da      	ldr	r2, [r3, #28]
 8002b98:	23c0      	movs	r3, #192	; 0xc0
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	d004      	beq.n	8002baa <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	0018      	movs	r0, r3
 8002ba4:	f000 f966 	bl	8002e74 <HAL_TIM_IC_CaptureCallback>
 8002ba8:	e007      	b.n	8002bba <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	0018      	movs	r0, r3
 8002bae:	f000 f959 	bl	8002e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	f000 f965 	bl	8002e84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	4013      	ands	r3, r2
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d10f      	bne.n	8002bee <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d108      	bne.n	8002bee <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2202      	movs	r2, #2
 8002be2:	4252      	negs	r2, r2
 8002be4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	0018      	movs	r0, r3
 8002bea:	f7fd ffe7 	bl	8000bbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	691b      	ldr	r3, [r3, #16]
 8002bf4:	2280      	movs	r2, #128	; 0x80
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	2b80      	cmp	r3, #128	; 0x80
 8002bfa:	d10f      	bne.n	8002c1c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	2280      	movs	r2, #128	; 0x80
 8002c04:	4013      	ands	r3, r2
 8002c06:	2b80      	cmp	r3, #128	; 0x80
 8002c08:	d108      	bne.n	8002c1c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2281      	movs	r2, #129	; 0x81
 8002c10:	4252      	negs	r2, r2
 8002c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	0018      	movs	r0, r3
 8002c18:	f000 fab6 	bl	8003188 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	691a      	ldr	r2, [r3, #16]
 8002c22:	2380      	movs	r3, #128	; 0x80
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	401a      	ands	r2, r3
 8002c28:	2380      	movs	r3, #128	; 0x80
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d10e      	bne.n	8002c4e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	2280      	movs	r2, #128	; 0x80
 8002c38:	4013      	ands	r3, r2
 8002c3a:	2b80      	cmp	r3, #128	; 0x80
 8002c3c:	d107      	bne.n	8002c4e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a1c      	ldr	r2, [pc, #112]	; (8002cb4 <HAL_TIM_IRQHandler+0x260>)
 8002c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	0018      	movs	r0, r3
 8002c4a:	f000 faa5 	bl	8003198 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	2240      	movs	r2, #64	; 0x40
 8002c56:	4013      	ands	r3, r2
 8002c58:	2b40      	cmp	r3, #64	; 0x40
 8002c5a:	d10f      	bne.n	8002c7c <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	2240      	movs	r2, #64	; 0x40
 8002c64:	4013      	ands	r3, r2
 8002c66:	2b40      	cmp	r3, #64	; 0x40
 8002c68:	d108      	bne.n	8002c7c <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2241      	movs	r2, #65	; 0x41
 8002c70:	4252      	negs	r2, r2
 8002c72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	0018      	movs	r0, r3
 8002c78:	f000 f90c 	bl	8002e94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	2220      	movs	r2, #32
 8002c84:	4013      	ands	r3, r2
 8002c86:	2b20      	cmp	r3, #32
 8002c88:	d10f      	bne.n	8002caa <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	2220      	movs	r2, #32
 8002c92:	4013      	ands	r3, r2
 8002c94:	2b20      	cmp	r3, #32
 8002c96:	d108      	bne.n	8002caa <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2221      	movs	r2, #33	; 0x21
 8002c9e:	4252      	negs	r2, r2
 8002ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f000 fa67 	bl	8003178 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002caa:	46c0      	nop			; (mov r8, r8)
 8002cac:	46bd      	mov	sp, r7
 8002cae:	b002      	add	sp, #8
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	46c0      	nop			; (mov r8, r8)
 8002cb4:	fffffeff 	.word	0xfffffeff

08002cb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cc2:	230f      	movs	r3, #15
 8002cc4:	18fb      	adds	r3, r7, r3
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	223c      	movs	r2, #60	; 0x3c
 8002cce:	5c9b      	ldrb	r3, [r3, r2]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d101      	bne.n	8002cd8 <HAL_TIM_ConfigClockSource+0x20>
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	e0bc      	b.n	8002e52 <HAL_TIM_ConfigClockSource+0x19a>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	223c      	movs	r2, #60	; 0x3c
 8002cdc:	2101      	movs	r1, #1
 8002cde:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	223d      	movs	r2, #61	; 0x3d
 8002ce4:	2102      	movs	r1, #2
 8002ce6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	4a5a      	ldr	r2, [pc, #360]	; (8002e5c <HAL_TIM_ConfigClockSource+0x1a4>)
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	4a59      	ldr	r2, [pc, #356]	; (8002e60 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2280      	movs	r2, #128	; 0x80
 8002d0e:	0192      	lsls	r2, r2, #6
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d040      	beq.n	8002d96 <HAL_TIM_ConfigClockSource+0xde>
 8002d14:	2280      	movs	r2, #128	; 0x80
 8002d16:	0192      	lsls	r2, r2, #6
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d900      	bls.n	8002d1e <HAL_TIM_ConfigClockSource+0x66>
 8002d1c:	e088      	b.n	8002e30 <HAL_TIM_ConfigClockSource+0x178>
 8002d1e:	2280      	movs	r2, #128	; 0x80
 8002d20:	0152      	lsls	r2, r2, #5
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d100      	bne.n	8002d28 <HAL_TIM_ConfigClockSource+0x70>
 8002d26:	e088      	b.n	8002e3a <HAL_TIM_ConfigClockSource+0x182>
 8002d28:	2280      	movs	r2, #128	; 0x80
 8002d2a:	0152      	lsls	r2, r2, #5
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d900      	bls.n	8002d32 <HAL_TIM_ConfigClockSource+0x7a>
 8002d30:	e07e      	b.n	8002e30 <HAL_TIM_ConfigClockSource+0x178>
 8002d32:	2b70      	cmp	r3, #112	; 0x70
 8002d34:	d018      	beq.n	8002d68 <HAL_TIM_ConfigClockSource+0xb0>
 8002d36:	d900      	bls.n	8002d3a <HAL_TIM_ConfigClockSource+0x82>
 8002d38:	e07a      	b.n	8002e30 <HAL_TIM_ConfigClockSource+0x178>
 8002d3a:	2b60      	cmp	r3, #96	; 0x60
 8002d3c:	d04f      	beq.n	8002dde <HAL_TIM_ConfigClockSource+0x126>
 8002d3e:	d900      	bls.n	8002d42 <HAL_TIM_ConfigClockSource+0x8a>
 8002d40:	e076      	b.n	8002e30 <HAL_TIM_ConfigClockSource+0x178>
 8002d42:	2b50      	cmp	r3, #80	; 0x50
 8002d44:	d03b      	beq.n	8002dbe <HAL_TIM_ConfigClockSource+0x106>
 8002d46:	d900      	bls.n	8002d4a <HAL_TIM_ConfigClockSource+0x92>
 8002d48:	e072      	b.n	8002e30 <HAL_TIM_ConfigClockSource+0x178>
 8002d4a:	2b40      	cmp	r3, #64	; 0x40
 8002d4c:	d057      	beq.n	8002dfe <HAL_TIM_ConfigClockSource+0x146>
 8002d4e:	d900      	bls.n	8002d52 <HAL_TIM_ConfigClockSource+0x9a>
 8002d50:	e06e      	b.n	8002e30 <HAL_TIM_ConfigClockSource+0x178>
 8002d52:	2b30      	cmp	r3, #48	; 0x30
 8002d54:	d063      	beq.n	8002e1e <HAL_TIM_ConfigClockSource+0x166>
 8002d56:	d86b      	bhi.n	8002e30 <HAL_TIM_ConfigClockSource+0x178>
 8002d58:	2b20      	cmp	r3, #32
 8002d5a:	d060      	beq.n	8002e1e <HAL_TIM_ConfigClockSource+0x166>
 8002d5c:	d868      	bhi.n	8002e30 <HAL_TIM_ConfigClockSource+0x178>
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d05d      	beq.n	8002e1e <HAL_TIM_ConfigClockSource+0x166>
 8002d62:	2b10      	cmp	r3, #16
 8002d64:	d05b      	beq.n	8002e1e <HAL_TIM_ConfigClockSource+0x166>
 8002d66:	e063      	b.n	8002e30 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6818      	ldr	r0, [r3, #0]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	6899      	ldr	r1, [r3, #8]
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	f000 f97c 	bl	8003074 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	2277      	movs	r2, #119	; 0x77
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68ba      	ldr	r2, [r7, #8]
 8002d92:	609a      	str	r2, [r3, #8]
      break;
 8002d94:	e052      	b.n	8002e3c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6818      	ldr	r0, [r3, #0]
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	6899      	ldr	r1, [r3, #8]
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	f000 f965 	bl	8003074 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2180      	movs	r1, #128	; 0x80
 8002db6:	01c9      	lsls	r1, r1, #7
 8002db8:	430a      	orrs	r2, r1
 8002dba:	609a      	str	r2, [r3, #8]
      break;
 8002dbc:	e03e      	b.n	8002e3c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6818      	ldr	r0, [r3, #0]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	6859      	ldr	r1, [r3, #4]
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	001a      	movs	r2, r3
 8002dcc:	f000 f8d6 	bl	8002f7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2150      	movs	r1, #80	; 0x50
 8002dd6:	0018      	movs	r0, r3
 8002dd8:	f000 f930 	bl	800303c <TIM_ITRx_SetConfig>
      break;
 8002ddc:	e02e      	b.n	8002e3c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6818      	ldr	r0, [r3, #0]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	6859      	ldr	r1, [r3, #4]
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	001a      	movs	r2, r3
 8002dec:	f000 f8f4 	bl	8002fd8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2160      	movs	r1, #96	; 0x60
 8002df6:	0018      	movs	r0, r3
 8002df8:	f000 f920 	bl	800303c <TIM_ITRx_SetConfig>
      break;
 8002dfc:	e01e      	b.n	8002e3c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6818      	ldr	r0, [r3, #0]
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	6859      	ldr	r1, [r3, #4]
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	001a      	movs	r2, r3
 8002e0c:	f000 f8b6 	bl	8002f7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2140      	movs	r1, #64	; 0x40
 8002e16:	0018      	movs	r0, r3
 8002e18:	f000 f910 	bl	800303c <TIM_ITRx_SetConfig>
      break;
 8002e1c:	e00e      	b.n	8002e3c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	0019      	movs	r1, r3
 8002e28:	0010      	movs	r0, r2
 8002e2a:	f000 f907 	bl	800303c <TIM_ITRx_SetConfig>
      break;
 8002e2e:	e005      	b.n	8002e3c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002e30:	230f      	movs	r3, #15
 8002e32:	18fb      	adds	r3, r7, r3
 8002e34:	2201      	movs	r2, #1
 8002e36:	701a      	strb	r2, [r3, #0]
      break;
 8002e38:	e000      	b.n	8002e3c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002e3a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	223d      	movs	r2, #61	; 0x3d
 8002e40:	2101      	movs	r1, #1
 8002e42:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	223c      	movs	r2, #60	; 0x3c
 8002e48:	2100      	movs	r1, #0
 8002e4a:	5499      	strb	r1, [r3, r2]

  return status;
 8002e4c:	230f      	movs	r3, #15
 8002e4e:	18fb      	adds	r3, r7, r3
 8002e50:	781b      	ldrb	r3, [r3, #0]
}
 8002e52:	0018      	movs	r0, r3
 8002e54:	46bd      	mov	sp, r7
 8002e56:	b004      	add	sp, #16
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	46c0      	nop			; (mov r8, r8)
 8002e5c:	ffceff88 	.word	0xffceff88
 8002e60:	ffff00ff 	.word	0xffff00ff

08002e64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e6c:	46c0      	nop			; (mov r8, r8)
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b002      	add	sp, #8
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e7c:	46c0      	nop			; (mov r8, r8)
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	b002      	add	sp, #8
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e8c:	46c0      	nop			; (mov r8, r8)
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	b002      	add	sp, #8
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e9c:	46c0      	nop			; (mov r8, r8)
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	b002      	add	sp, #8
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	4a2b      	ldr	r2, [pc, #172]	; (8002f64 <TIM_Base_SetConfig+0xc0>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d003      	beq.n	8002ec4 <TIM_Base_SetConfig+0x20>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	4a2a      	ldr	r2, [pc, #168]	; (8002f68 <TIM_Base_SetConfig+0xc4>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d108      	bne.n	8002ed6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2270      	movs	r2, #112	; 0x70
 8002ec8:	4393      	bics	r3, r2
 8002eca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a22      	ldr	r2, [pc, #136]	; (8002f64 <TIM_Base_SetConfig+0xc0>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d00f      	beq.n	8002efe <TIM_Base_SetConfig+0x5a>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a21      	ldr	r2, [pc, #132]	; (8002f68 <TIM_Base_SetConfig+0xc4>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d00b      	beq.n	8002efe <TIM_Base_SetConfig+0x5a>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a20      	ldr	r2, [pc, #128]	; (8002f6c <TIM_Base_SetConfig+0xc8>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d007      	beq.n	8002efe <TIM_Base_SetConfig+0x5a>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a1f      	ldr	r2, [pc, #124]	; (8002f70 <TIM_Base_SetConfig+0xcc>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d003      	beq.n	8002efe <TIM_Base_SetConfig+0x5a>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a1e      	ldr	r2, [pc, #120]	; (8002f74 <TIM_Base_SetConfig+0xd0>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d108      	bne.n	8002f10 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	4a1d      	ldr	r2, [pc, #116]	; (8002f78 <TIM_Base_SetConfig+0xd4>)
 8002f02:	4013      	ands	r3, r2
 8002f04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2280      	movs	r2, #128	; 0x80
 8002f14:	4393      	bics	r3, r2
 8002f16:	001a      	movs	r2, r3
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	695b      	ldr	r3, [r3, #20]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	68fa      	ldr	r2, [r7, #12]
 8002f24:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a0a      	ldr	r2, [pc, #40]	; (8002f64 <TIM_Base_SetConfig+0xc0>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d007      	beq.n	8002f4e <TIM_Base_SetConfig+0xaa>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a0b      	ldr	r2, [pc, #44]	; (8002f70 <TIM_Base_SetConfig+0xcc>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d003      	beq.n	8002f4e <TIM_Base_SetConfig+0xaa>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a0a      	ldr	r2, [pc, #40]	; (8002f74 <TIM_Base_SetConfig+0xd0>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d103      	bne.n	8002f56 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	691a      	ldr	r2, [r3, #16]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	615a      	str	r2, [r3, #20]
}
 8002f5c:	46c0      	nop			; (mov r8, r8)
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	b004      	add	sp, #16
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	40012c00 	.word	0x40012c00
 8002f68:	40000400 	.word	0x40000400
 8002f6c:	40002000 	.word	0x40002000
 8002f70:	40014400 	.word	0x40014400
 8002f74:	40014800 	.word	0x40014800
 8002f78:	fffffcff 	.word	0xfffffcff

08002f7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	2201      	movs	r2, #1
 8002f94:	4393      	bics	r3, r2
 8002f96:	001a      	movs	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	699b      	ldr	r3, [r3, #24]
 8002fa0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	22f0      	movs	r2, #240	; 0xf0
 8002fa6:	4393      	bics	r3, r2
 8002fa8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	011b      	lsls	r3, r3, #4
 8002fae:	693a      	ldr	r2, [r7, #16]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	220a      	movs	r2, #10
 8002fb8:	4393      	bics	r3, r2
 8002fba:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002fbc:	697a      	ldr	r2, [r7, #20]
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	693a      	ldr	r2, [r7, #16]
 8002fc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	697a      	ldr	r2, [r7, #20]
 8002fce:	621a      	str	r2, [r3, #32]
}
 8002fd0:	46c0      	nop			; (mov r8, r8)
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	b006      	add	sp, #24
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	60f8      	str	r0, [r7, #12]
 8002fe0:	60b9      	str	r1, [r7, #8]
 8002fe2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	2210      	movs	r2, #16
 8002fea:	4393      	bics	r3, r2
 8002fec:	001a      	movs	r2, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6a1b      	ldr	r3, [r3, #32]
 8002ffc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	4a0d      	ldr	r2, [pc, #52]	; (8003038 <TIM_TI2_ConfigInputStage+0x60>)
 8003002:	4013      	ands	r3, r2
 8003004:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	031b      	lsls	r3, r3, #12
 800300a:	697a      	ldr	r2, [r7, #20]
 800300c:	4313      	orrs	r3, r2
 800300e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	22a0      	movs	r2, #160	; 0xa0
 8003014:	4393      	bics	r3, r2
 8003016:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	693a      	ldr	r2, [r7, #16]
 800301e:	4313      	orrs	r3, r2
 8003020:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	621a      	str	r2, [r3, #32]
}
 800302e:	46c0      	nop			; (mov r8, r8)
 8003030:	46bd      	mov	sp, r7
 8003032:	b006      	add	sp, #24
 8003034:	bd80      	pop	{r7, pc}
 8003036:	46c0      	nop			; (mov r8, r8)
 8003038:	ffff0fff 	.word	0xffff0fff

0800303c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	4a08      	ldr	r2, [pc, #32]	; (8003070 <TIM_ITRx_SetConfig+0x34>)
 8003050:	4013      	ands	r3, r2
 8003052:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	4313      	orrs	r3, r2
 800305a:	2207      	movs	r2, #7
 800305c:	4313      	orrs	r3, r2
 800305e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	609a      	str	r2, [r3, #8]
}
 8003066:	46c0      	nop			; (mov r8, r8)
 8003068:	46bd      	mov	sp, r7
 800306a:	b004      	add	sp, #16
 800306c:	bd80      	pop	{r7, pc}
 800306e:	46c0      	nop			; (mov r8, r8)
 8003070:	ffcfff8f 	.word	0xffcfff8f

08003074 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
 8003080:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	4a09      	ldr	r2, [pc, #36]	; (80030b0 <TIM_ETR_SetConfig+0x3c>)
 800308c:	4013      	ands	r3, r2
 800308e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	021a      	lsls	r2, r3, #8
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	431a      	orrs	r2, r3
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	4313      	orrs	r3, r2
 800309c:	697a      	ldr	r2, [r7, #20]
 800309e:	4313      	orrs	r3, r2
 80030a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	609a      	str	r2, [r3, #8]
}
 80030a8:	46c0      	nop			; (mov r8, r8)
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b006      	add	sp, #24
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	ffff00ff 	.word	0xffff00ff

080030b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	223c      	movs	r2, #60	; 0x3c
 80030c2:	5c9b      	ldrb	r3, [r3, r2]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d101      	bne.n	80030cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030c8:	2302      	movs	r3, #2
 80030ca:	e04a      	b.n	8003162 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	223c      	movs	r2, #60	; 0x3c
 80030d0:	2101      	movs	r1, #1
 80030d2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	223d      	movs	r2, #61	; 0x3d
 80030d8:	2102      	movs	r1, #2
 80030da:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a1e      	ldr	r2, [pc, #120]	; (800316c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d108      	bne.n	8003108 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4a1d      	ldr	r2, [pc, #116]	; (8003170 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80030fa:	4013      	ands	r3, r2
 80030fc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	4313      	orrs	r3, r2
 8003106:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2270      	movs	r2, #112	; 0x70
 800310c:	4393      	bics	r3, r2
 800310e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	4313      	orrs	r3, r2
 8003118:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	68fa      	ldr	r2, [r7, #12]
 8003120:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a11      	ldr	r2, [pc, #68]	; (800316c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d004      	beq.n	8003136 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a10      	ldr	r2, [pc, #64]	; (8003174 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d10c      	bne.n	8003150 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	2280      	movs	r2, #128	; 0x80
 800313a:	4393      	bics	r3, r2
 800313c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	4313      	orrs	r3, r2
 8003146:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68ba      	ldr	r2, [r7, #8]
 800314e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	223d      	movs	r2, #61	; 0x3d
 8003154:	2101      	movs	r1, #1
 8003156:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	223c      	movs	r2, #60	; 0x3c
 800315c:	2100      	movs	r1, #0
 800315e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	0018      	movs	r0, r3
 8003164:	46bd      	mov	sp, r7
 8003166:	b004      	add	sp, #16
 8003168:	bd80      	pop	{r7, pc}
 800316a:	46c0      	nop			; (mov r8, r8)
 800316c:	40012c00 	.word	0x40012c00
 8003170:	ff0fffff 	.word	0xff0fffff
 8003174:	40000400 	.word	0x40000400

08003178 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003180:	46c0      	nop			; (mov r8, r8)
 8003182:	46bd      	mov	sp, r7
 8003184:	b002      	add	sp, #8
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003190:	46c0      	nop			; (mov r8, r8)
 8003192:	46bd      	mov	sp, r7
 8003194:	b002      	add	sp, #8
 8003196:	bd80      	pop	{r7, pc}

08003198 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80031a0:	46c0      	nop			; (mov r8, r8)
 80031a2:	46bd      	mov	sp, r7
 80031a4:	b002      	add	sp, #8
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <__errno>:
 80031a8:	4b01      	ldr	r3, [pc, #4]	; (80031b0 <__errno+0x8>)
 80031aa:	6818      	ldr	r0, [r3, #0]
 80031ac:	4770      	bx	lr
 80031ae:	46c0      	nop			; (mov r8, r8)
 80031b0:	2000000c 	.word	0x2000000c

080031b4 <__libc_init_array>:
 80031b4:	b570      	push	{r4, r5, r6, lr}
 80031b6:	2600      	movs	r6, #0
 80031b8:	4d0c      	ldr	r5, [pc, #48]	; (80031ec <__libc_init_array+0x38>)
 80031ba:	4c0d      	ldr	r4, [pc, #52]	; (80031f0 <__libc_init_array+0x3c>)
 80031bc:	1b64      	subs	r4, r4, r5
 80031be:	10a4      	asrs	r4, r4, #2
 80031c0:	42a6      	cmp	r6, r4
 80031c2:	d109      	bne.n	80031d8 <__libc_init_array+0x24>
 80031c4:	2600      	movs	r6, #0
 80031c6:	f001 f899 	bl	80042fc <_init>
 80031ca:	4d0a      	ldr	r5, [pc, #40]	; (80031f4 <__libc_init_array+0x40>)
 80031cc:	4c0a      	ldr	r4, [pc, #40]	; (80031f8 <__libc_init_array+0x44>)
 80031ce:	1b64      	subs	r4, r4, r5
 80031d0:	10a4      	asrs	r4, r4, #2
 80031d2:	42a6      	cmp	r6, r4
 80031d4:	d105      	bne.n	80031e2 <__libc_init_array+0x2e>
 80031d6:	bd70      	pop	{r4, r5, r6, pc}
 80031d8:	00b3      	lsls	r3, r6, #2
 80031da:	58eb      	ldr	r3, [r5, r3]
 80031dc:	4798      	blx	r3
 80031de:	3601      	adds	r6, #1
 80031e0:	e7ee      	b.n	80031c0 <__libc_init_array+0xc>
 80031e2:	00b3      	lsls	r3, r6, #2
 80031e4:	58eb      	ldr	r3, [r5, r3]
 80031e6:	4798      	blx	r3
 80031e8:	3601      	adds	r6, #1
 80031ea:	e7f2      	b.n	80031d2 <__libc_init_array+0x1e>
 80031ec:	080044a8 	.word	0x080044a8
 80031f0:	080044a8 	.word	0x080044a8
 80031f4:	080044a8 	.word	0x080044a8
 80031f8:	080044ac 	.word	0x080044ac

080031fc <memset>:
 80031fc:	0003      	movs	r3, r0
 80031fe:	1882      	adds	r2, r0, r2
 8003200:	4293      	cmp	r3, r2
 8003202:	d100      	bne.n	8003206 <memset+0xa>
 8003204:	4770      	bx	lr
 8003206:	7019      	strb	r1, [r3, #0]
 8003208:	3301      	adds	r3, #1
 800320a:	e7f9      	b.n	8003200 <memset+0x4>

0800320c <srand>:
 800320c:	4b11      	ldr	r3, [pc, #68]	; (8003254 <srand+0x48>)
 800320e:	b570      	push	{r4, r5, r6, lr}
 8003210:	681d      	ldr	r5, [r3, #0]
 8003212:	0004      	movs	r4, r0
 8003214:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003216:	2b00      	cmp	r3, #0
 8003218:	d116      	bne.n	8003248 <srand+0x3c>
 800321a:	2018      	movs	r0, #24
 800321c:	f000 f854 	bl	80032c8 <malloc>
 8003220:	1e02      	subs	r2, r0, #0
 8003222:	63a8      	str	r0, [r5, #56]	; 0x38
 8003224:	d104      	bne.n	8003230 <srand+0x24>
 8003226:	2142      	movs	r1, #66	; 0x42
 8003228:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <srand+0x4c>)
 800322a:	480c      	ldr	r0, [pc, #48]	; (800325c <srand+0x50>)
 800322c:	f000 f81e 	bl	800326c <__assert_func>
 8003230:	4b0b      	ldr	r3, [pc, #44]	; (8003260 <srand+0x54>)
 8003232:	2100      	movs	r1, #0
 8003234:	6003      	str	r3, [r0, #0]
 8003236:	4b0b      	ldr	r3, [pc, #44]	; (8003264 <srand+0x58>)
 8003238:	6043      	str	r3, [r0, #4]
 800323a:	4b0b      	ldr	r3, [pc, #44]	; (8003268 <srand+0x5c>)
 800323c:	6083      	str	r3, [r0, #8]
 800323e:	230b      	movs	r3, #11
 8003240:	8183      	strh	r3, [r0, #12]
 8003242:	2001      	movs	r0, #1
 8003244:	6110      	str	r0, [r2, #16]
 8003246:	6151      	str	r1, [r2, #20]
 8003248:	2200      	movs	r2, #0
 800324a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800324c:	611c      	str	r4, [r3, #16]
 800324e:	615a      	str	r2, [r3, #20]
 8003250:	bd70      	pop	{r4, r5, r6, pc}
 8003252:	46c0      	nop			; (mov r8, r8)
 8003254:	2000000c 	.word	0x2000000c
 8003258:	08004364 	.word	0x08004364
 800325c:	0800437b 	.word	0x0800437b
 8003260:	abcd330e 	.word	0xabcd330e
 8003264:	e66d1234 	.word	0xe66d1234
 8003268:	0005deec 	.word	0x0005deec

0800326c <__assert_func>:
 800326c:	b530      	push	{r4, r5, lr}
 800326e:	0014      	movs	r4, r2
 8003270:	001a      	movs	r2, r3
 8003272:	4b09      	ldr	r3, [pc, #36]	; (8003298 <__assert_func+0x2c>)
 8003274:	0005      	movs	r5, r0
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	b085      	sub	sp, #20
 800327a:	68d8      	ldr	r0, [r3, #12]
 800327c:	4b07      	ldr	r3, [pc, #28]	; (800329c <__assert_func+0x30>)
 800327e:	2c00      	cmp	r4, #0
 8003280:	d101      	bne.n	8003286 <__assert_func+0x1a>
 8003282:	4b07      	ldr	r3, [pc, #28]	; (80032a0 <__assert_func+0x34>)
 8003284:	001c      	movs	r4, r3
 8003286:	9301      	str	r3, [sp, #4]
 8003288:	9100      	str	r1, [sp, #0]
 800328a:	002b      	movs	r3, r5
 800328c:	4905      	ldr	r1, [pc, #20]	; (80032a4 <__assert_func+0x38>)
 800328e:	9402      	str	r4, [sp, #8]
 8003290:	f000 f80a 	bl	80032a8 <fiprintf>
 8003294:	f000 fcc8 	bl	8003c28 <abort>
 8003298:	2000000c 	.word	0x2000000c
 800329c:	080043d6 	.word	0x080043d6
 80032a0:	08004411 	.word	0x08004411
 80032a4:	080043e3 	.word	0x080043e3

080032a8 <fiprintf>:
 80032a8:	b40e      	push	{r1, r2, r3}
 80032aa:	b503      	push	{r0, r1, lr}
 80032ac:	0001      	movs	r1, r0
 80032ae:	ab03      	add	r3, sp, #12
 80032b0:	4804      	ldr	r0, [pc, #16]	; (80032c4 <fiprintf+0x1c>)
 80032b2:	cb04      	ldmia	r3!, {r2}
 80032b4:	6800      	ldr	r0, [r0, #0]
 80032b6:	9301      	str	r3, [sp, #4]
 80032b8:	f000 f91a 	bl	80034f0 <_vfiprintf_r>
 80032bc:	b002      	add	sp, #8
 80032be:	bc08      	pop	{r3}
 80032c0:	b003      	add	sp, #12
 80032c2:	4718      	bx	r3
 80032c4:	2000000c 	.word	0x2000000c

080032c8 <malloc>:
 80032c8:	b510      	push	{r4, lr}
 80032ca:	4b03      	ldr	r3, [pc, #12]	; (80032d8 <malloc+0x10>)
 80032cc:	0001      	movs	r1, r0
 80032ce:	6818      	ldr	r0, [r3, #0]
 80032d0:	f000 f870 	bl	80033b4 <_malloc_r>
 80032d4:	bd10      	pop	{r4, pc}
 80032d6:	46c0      	nop			; (mov r8, r8)
 80032d8:	2000000c 	.word	0x2000000c

080032dc <_free_r>:
 80032dc:	b570      	push	{r4, r5, r6, lr}
 80032de:	0005      	movs	r5, r0
 80032e0:	2900      	cmp	r1, #0
 80032e2:	d010      	beq.n	8003306 <_free_r+0x2a>
 80032e4:	1f0c      	subs	r4, r1, #4
 80032e6:	6823      	ldr	r3, [r4, #0]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	da00      	bge.n	80032ee <_free_r+0x12>
 80032ec:	18e4      	adds	r4, r4, r3
 80032ee:	0028      	movs	r0, r5
 80032f0:	f000 feec 	bl	80040cc <__malloc_lock>
 80032f4:	4a1d      	ldr	r2, [pc, #116]	; (800336c <_free_r+0x90>)
 80032f6:	6813      	ldr	r3, [r2, #0]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d105      	bne.n	8003308 <_free_r+0x2c>
 80032fc:	6063      	str	r3, [r4, #4]
 80032fe:	6014      	str	r4, [r2, #0]
 8003300:	0028      	movs	r0, r5
 8003302:	f000 feeb 	bl	80040dc <__malloc_unlock>
 8003306:	bd70      	pop	{r4, r5, r6, pc}
 8003308:	42a3      	cmp	r3, r4
 800330a:	d908      	bls.n	800331e <_free_r+0x42>
 800330c:	6821      	ldr	r1, [r4, #0]
 800330e:	1860      	adds	r0, r4, r1
 8003310:	4283      	cmp	r3, r0
 8003312:	d1f3      	bne.n	80032fc <_free_r+0x20>
 8003314:	6818      	ldr	r0, [r3, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	1841      	adds	r1, r0, r1
 800331a:	6021      	str	r1, [r4, #0]
 800331c:	e7ee      	b.n	80032fc <_free_r+0x20>
 800331e:	001a      	movs	r2, r3
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <_free_r+0x4e>
 8003326:	42a3      	cmp	r3, r4
 8003328:	d9f9      	bls.n	800331e <_free_r+0x42>
 800332a:	6811      	ldr	r1, [r2, #0]
 800332c:	1850      	adds	r0, r2, r1
 800332e:	42a0      	cmp	r0, r4
 8003330:	d10b      	bne.n	800334a <_free_r+0x6e>
 8003332:	6820      	ldr	r0, [r4, #0]
 8003334:	1809      	adds	r1, r1, r0
 8003336:	1850      	adds	r0, r2, r1
 8003338:	6011      	str	r1, [r2, #0]
 800333a:	4283      	cmp	r3, r0
 800333c:	d1e0      	bne.n	8003300 <_free_r+0x24>
 800333e:	6818      	ldr	r0, [r3, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	1841      	adds	r1, r0, r1
 8003344:	6011      	str	r1, [r2, #0]
 8003346:	6053      	str	r3, [r2, #4]
 8003348:	e7da      	b.n	8003300 <_free_r+0x24>
 800334a:	42a0      	cmp	r0, r4
 800334c:	d902      	bls.n	8003354 <_free_r+0x78>
 800334e:	230c      	movs	r3, #12
 8003350:	602b      	str	r3, [r5, #0]
 8003352:	e7d5      	b.n	8003300 <_free_r+0x24>
 8003354:	6821      	ldr	r1, [r4, #0]
 8003356:	1860      	adds	r0, r4, r1
 8003358:	4283      	cmp	r3, r0
 800335a:	d103      	bne.n	8003364 <_free_r+0x88>
 800335c:	6818      	ldr	r0, [r3, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	1841      	adds	r1, r0, r1
 8003362:	6021      	str	r1, [r4, #0]
 8003364:	6063      	str	r3, [r4, #4]
 8003366:	6054      	str	r4, [r2, #4]
 8003368:	e7ca      	b.n	8003300 <_free_r+0x24>
 800336a:	46c0      	nop			; (mov r8, r8)
 800336c:	200001e8 	.word	0x200001e8

08003370 <sbrk_aligned>:
 8003370:	b570      	push	{r4, r5, r6, lr}
 8003372:	4e0f      	ldr	r6, [pc, #60]	; (80033b0 <sbrk_aligned+0x40>)
 8003374:	000d      	movs	r5, r1
 8003376:	6831      	ldr	r1, [r6, #0]
 8003378:	0004      	movs	r4, r0
 800337a:	2900      	cmp	r1, #0
 800337c:	d102      	bne.n	8003384 <sbrk_aligned+0x14>
 800337e:	f000 fb73 	bl	8003a68 <_sbrk_r>
 8003382:	6030      	str	r0, [r6, #0]
 8003384:	0029      	movs	r1, r5
 8003386:	0020      	movs	r0, r4
 8003388:	f000 fb6e 	bl	8003a68 <_sbrk_r>
 800338c:	1c43      	adds	r3, r0, #1
 800338e:	d00a      	beq.n	80033a6 <sbrk_aligned+0x36>
 8003390:	2303      	movs	r3, #3
 8003392:	1cc5      	adds	r5, r0, #3
 8003394:	439d      	bics	r5, r3
 8003396:	42a8      	cmp	r0, r5
 8003398:	d007      	beq.n	80033aa <sbrk_aligned+0x3a>
 800339a:	1a29      	subs	r1, r5, r0
 800339c:	0020      	movs	r0, r4
 800339e:	f000 fb63 	bl	8003a68 <_sbrk_r>
 80033a2:	1c43      	adds	r3, r0, #1
 80033a4:	d101      	bne.n	80033aa <sbrk_aligned+0x3a>
 80033a6:	2501      	movs	r5, #1
 80033a8:	426d      	negs	r5, r5
 80033aa:	0028      	movs	r0, r5
 80033ac:	bd70      	pop	{r4, r5, r6, pc}
 80033ae:	46c0      	nop			; (mov r8, r8)
 80033b0:	200001ec 	.word	0x200001ec

080033b4 <_malloc_r>:
 80033b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80033b6:	2203      	movs	r2, #3
 80033b8:	1ccb      	adds	r3, r1, #3
 80033ba:	4393      	bics	r3, r2
 80033bc:	3308      	adds	r3, #8
 80033be:	0006      	movs	r6, r0
 80033c0:	001f      	movs	r7, r3
 80033c2:	2b0c      	cmp	r3, #12
 80033c4:	d232      	bcs.n	800342c <_malloc_r+0x78>
 80033c6:	270c      	movs	r7, #12
 80033c8:	42b9      	cmp	r1, r7
 80033ca:	d831      	bhi.n	8003430 <_malloc_r+0x7c>
 80033cc:	0030      	movs	r0, r6
 80033ce:	f000 fe7d 	bl	80040cc <__malloc_lock>
 80033d2:	4d32      	ldr	r5, [pc, #200]	; (800349c <_malloc_r+0xe8>)
 80033d4:	682b      	ldr	r3, [r5, #0]
 80033d6:	001c      	movs	r4, r3
 80033d8:	2c00      	cmp	r4, #0
 80033da:	d12e      	bne.n	800343a <_malloc_r+0x86>
 80033dc:	0039      	movs	r1, r7
 80033de:	0030      	movs	r0, r6
 80033e0:	f7ff ffc6 	bl	8003370 <sbrk_aligned>
 80033e4:	0004      	movs	r4, r0
 80033e6:	1c43      	adds	r3, r0, #1
 80033e8:	d11e      	bne.n	8003428 <_malloc_r+0x74>
 80033ea:	682c      	ldr	r4, [r5, #0]
 80033ec:	0025      	movs	r5, r4
 80033ee:	2d00      	cmp	r5, #0
 80033f0:	d14a      	bne.n	8003488 <_malloc_r+0xd4>
 80033f2:	6823      	ldr	r3, [r4, #0]
 80033f4:	0029      	movs	r1, r5
 80033f6:	18e3      	adds	r3, r4, r3
 80033f8:	0030      	movs	r0, r6
 80033fa:	9301      	str	r3, [sp, #4]
 80033fc:	f000 fb34 	bl	8003a68 <_sbrk_r>
 8003400:	9b01      	ldr	r3, [sp, #4]
 8003402:	4283      	cmp	r3, r0
 8003404:	d143      	bne.n	800348e <_malloc_r+0xda>
 8003406:	6823      	ldr	r3, [r4, #0]
 8003408:	3703      	adds	r7, #3
 800340a:	1aff      	subs	r7, r7, r3
 800340c:	2303      	movs	r3, #3
 800340e:	439f      	bics	r7, r3
 8003410:	3708      	adds	r7, #8
 8003412:	2f0c      	cmp	r7, #12
 8003414:	d200      	bcs.n	8003418 <_malloc_r+0x64>
 8003416:	270c      	movs	r7, #12
 8003418:	0039      	movs	r1, r7
 800341a:	0030      	movs	r0, r6
 800341c:	f7ff ffa8 	bl	8003370 <sbrk_aligned>
 8003420:	1c43      	adds	r3, r0, #1
 8003422:	d034      	beq.n	800348e <_malloc_r+0xda>
 8003424:	6823      	ldr	r3, [r4, #0]
 8003426:	19df      	adds	r7, r3, r7
 8003428:	6027      	str	r7, [r4, #0]
 800342a:	e013      	b.n	8003454 <_malloc_r+0xa0>
 800342c:	2b00      	cmp	r3, #0
 800342e:	dacb      	bge.n	80033c8 <_malloc_r+0x14>
 8003430:	230c      	movs	r3, #12
 8003432:	2500      	movs	r5, #0
 8003434:	6033      	str	r3, [r6, #0]
 8003436:	0028      	movs	r0, r5
 8003438:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800343a:	6822      	ldr	r2, [r4, #0]
 800343c:	1bd1      	subs	r1, r2, r7
 800343e:	d420      	bmi.n	8003482 <_malloc_r+0xce>
 8003440:	290b      	cmp	r1, #11
 8003442:	d917      	bls.n	8003474 <_malloc_r+0xc0>
 8003444:	19e2      	adds	r2, r4, r7
 8003446:	6027      	str	r7, [r4, #0]
 8003448:	42a3      	cmp	r3, r4
 800344a:	d111      	bne.n	8003470 <_malloc_r+0xbc>
 800344c:	602a      	str	r2, [r5, #0]
 800344e:	6863      	ldr	r3, [r4, #4]
 8003450:	6011      	str	r1, [r2, #0]
 8003452:	6053      	str	r3, [r2, #4]
 8003454:	0030      	movs	r0, r6
 8003456:	0025      	movs	r5, r4
 8003458:	f000 fe40 	bl	80040dc <__malloc_unlock>
 800345c:	2207      	movs	r2, #7
 800345e:	350b      	adds	r5, #11
 8003460:	1d23      	adds	r3, r4, #4
 8003462:	4395      	bics	r5, r2
 8003464:	1aea      	subs	r2, r5, r3
 8003466:	429d      	cmp	r5, r3
 8003468:	d0e5      	beq.n	8003436 <_malloc_r+0x82>
 800346a:	1b5b      	subs	r3, r3, r5
 800346c:	50a3      	str	r3, [r4, r2]
 800346e:	e7e2      	b.n	8003436 <_malloc_r+0x82>
 8003470:	605a      	str	r2, [r3, #4]
 8003472:	e7ec      	b.n	800344e <_malloc_r+0x9a>
 8003474:	6862      	ldr	r2, [r4, #4]
 8003476:	42a3      	cmp	r3, r4
 8003478:	d101      	bne.n	800347e <_malloc_r+0xca>
 800347a:	602a      	str	r2, [r5, #0]
 800347c:	e7ea      	b.n	8003454 <_malloc_r+0xa0>
 800347e:	605a      	str	r2, [r3, #4]
 8003480:	e7e8      	b.n	8003454 <_malloc_r+0xa0>
 8003482:	0023      	movs	r3, r4
 8003484:	6864      	ldr	r4, [r4, #4]
 8003486:	e7a7      	b.n	80033d8 <_malloc_r+0x24>
 8003488:	002c      	movs	r4, r5
 800348a:	686d      	ldr	r5, [r5, #4]
 800348c:	e7af      	b.n	80033ee <_malloc_r+0x3a>
 800348e:	230c      	movs	r3, #12
 8003490:	0030      	movs	r0, r6
 8003492:	6033      	str	r3, [r6, #0]
 8003494:	f000 fe22 	bl	80040dc <__malloc_unlock>
 8003498:	e7cd      	b.n	8003436 <_malloc_r+0x82>
 800349a:	46c0      	nop			; (mov r8, r8)
 800349c:	200001e8 	.word	0x200001e8

080034a0 <__sfputc_r>:
 80034a0:	6893      	ldr	r3, [r2, #8]
 80034a2:	b510      	push	{r4, lr}
 80034a4:	3b01      	subs	r3, #1
 80034a6:	6093      	str	r3, [r2, #8]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	da04      	bge.n	80034b6 <__sfputc_r+0x16>
 80034ac:	6994      	ldr	r4, [r2, #24]
 80034ae:	42a3      	cmp	r3, r4
 80034b0:	db07      	blt.n	80034c2 <__sfputc_r+0x22>
 80034b2:	290a      	cmp	r1, #10
 80034b4:	d005      	beq.n	80034c2 <__sfputc_r+0x22>
 80034b6:	6813      	ldr	r3, [r2, #0]
 80034b8:	1c58      	adds	r0, r3, #1
 80034ba:	6010      	str	r0, [r2, #0]
 80034bc:	7019      	strb	r1, [r3, #0]
 80034be:	0008      	movs	r0, r1
 80034c0:	bd10      	pop	{r4, pc}
 80034c2:	f000 fae3 	bl	8003a8c <__swbuf_r>
 80034c6:	0001      	movs	r1, r0
 80034c8:	e7f9      	b.n	80034be <__sfputc_r+0x1e>

080034ca <__sfputs_r>:
 80034ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034cc:	0006      	movs	r6, r0
 80034ce:	000f      	movs	r7, r1
 80034d0:	0014      	movs	r4, r2
 80034d2:	18d5      	adds	r5, r2, r3
 80034d4:	42ac      	cmp	r4, r5
 80034d6:	d101      	bne.n	80034dc <__sfputs_r+0x12>
 80034d8:	2000      	movs	r0, #0
 80034da:	e007      	b.n	80034ec <__sfputs_r+0x22>
 80034dc:	7821      	ldrb	r1, [r4, #0]
 80034de:	003a      	movs	r2, r7
 80034e0:	0030      	movs	r0, r6
 80034e2:	f7ff ffdd 	bl	80034a0 <__sfputc_r>
 80034e6:	3401      	adds	r4, #1
 80034e8:	1c43      	adds	r3, r0, #1
 80034ea:	d1f3      	bne.n	80034d4 <__sfputs_r+0xa>
 80034ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080034f0 <_vfiprintf_r>:
 80034f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034f2:	b0a1      	sub	sp, #132	; 0x84
 80034f4:	0006      	movs	r6, r0
 80034f6:	000c      	movs	r4, r1
 80034f8:	001f      	movs	r7, r3
 80034fa:	9203      	str	r2, [sp, #12]
 80034fc:	2800      	cmp	r0, #0
 80034fe:	d004      	beq.n	800350a <_vfiprintf_r+0x1a>
 8003500:	6983      	ldr	r3, [r0, #24]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d101      	bne.n	800350a <_vfiprintf_r+0x1a>
 8003506:	f000 fcc5 	bl	8003e94 <__sinit>
 800350a:	4b8e      	ldr	r3, [pc, #568]	; (8003744 <_vfiprintf_r+0x254>)
 800350c:	429c      	cmp	r4, r3
 800350e:	d11c      	bne.n	800354a <_vfiprintf_r+0x5a>
 8003510:	6874      	ldr	r4, [r6, #4]
 8003512:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003514:	07db      	lsls	r3, r3, #31
 8003516:	d405      	bmi.n	8003524 <_vfiprintf_r+0x34>
 8003518:	89a3      	ldrh	r3, [r4, #12]
 800351a:	059b      	lsls	r3, r3, #22
 800351c:	d402      	bmi.n	8003524 <_vfiprintf_r+0x34>
 800351e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003520:	f000 fd59 	bl	8003fd6 <__retarget_lock_acquire_recursive>
 8003524:	89a3      	ldrh	r3, [r4, #12]
 8003526:	071b      	lsls	r3, r3, #28
 8003528:	d502      	bpl.n	8003530 <_vfiprintf_r+0x40>
 800352a:	6923      	ldr	r3, [r4, #16]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d11d      	bne.n	800356c <_vfiprintf_r+0x7c>
 8003530:	0021      	movs	r1, r4
 8003532:	0030      	movs	r0, r6
 8003534:	f000 fb00 	bl	8003b38 <__swsetup_r>
 8003538:	2800      	cmp	r0, #0
 800353a:	d017      	beq.n	800356c <_vfiprintf_r+0x7c>
 800353c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800353e:	07db      	lsls	r3, r3, #31
 8003540:	d50d      	bpl.n	800355e <_vfiprintf_r+0x6e>
 8003542:	2001      	movs	r0, #1
 8003544:	4240      	negs	r0, r0
 8003546:	b021      	add	sp, #132	; 0x84
 8003548:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800354a:	4b7f      	ldr	r3, [pc, #508]	; (8003748 <_vfiprintf_r+0x258>)
 800354c:	429c      	cmp	r4, r3
 800354e:	d101      	bne.n	8003554 <_vfiprintf_r+0x64>
 8003550:	68b4      	ldr	r4, [r6, #8]
 8003552:	e7de      	b.n	8003512 <_vfiprintf_r+0x22>
 8003554:	4b7d      	ldr	r3, [pc, #500]	; (800374c <_vfiprintf_r+0x25c>)
 8003556:	429c      	cmp	r4, r3
 8003558:	d1db      	bne.n	8003512 <_vfiprintf_r+0x22>
 800355a:	68f4      	ldr	r4, [r6, #12]
 800355c:	e7d9      	b.n	8003512 <_vfiprintf_r+0x22>
 800355e:	89a3      	ldrh	r3, [r4, #12]
 8003560:	059b      	lsls	r3, r3, #22
 8003562:	d4ee      	bmi.n	8003542 <_vfiprintf_r+0x52>
 8003564:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003566:	f000 fd37 	bl	8003fd8 <__retarget_lock_release_recursive>
 800356a:	e7ea      	b.n	8003542 <_vfiprintf_r+0x52>
 800356c:	2300      	movs	r3, #0
 800356e:	ad08      	add	r5, sp, #32
 8003570:	616b      	str	r3, [r5, #20]
 8003572:	3320      	adds	r3, #32
 8003574:	766b      	strb	r3, [r5, #25]
 8003576:	3310      	adds	r3, #16
 8003578:	76ab      	strb	r3, [r5, #26]
 800357a:	9707      	str	r7, [sp, #28]
 800357c:	9f03      	ldr	r7, [sp, #12]
 800357e:	783b      	ldrb	r3, [r7, #0]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d001      	beq.n	8003588 <_vfiprintf_r+0x98>
 8003584:	2b25      	cmp	r3, #37	; 0x25
 8003586:	d14e      	bne.n	8003626 <_vfiprintf_r+0x136>
 8003588:	9b03      	ldr	r3, [sp, #12]
 800358a:	1afb      	subs	r3, r7, r3
 800358c:	9305      	str	r3, [sp, #20]
 800358e:	9b03      	ldr	r3, [sp, #12]
 8003590:	429f      	cmp	r7, r3
 8003592:	d00d      	beq.n	80035b0 <_vfiprintf_r+0xc0>
 8003594:	9b05      	ldr	r3, [sp, #20]
 8003596:	0021      	movs	r1, r4
 8003598:	0030      	movs	r0, r6
 800359a:	9a03      	ldr	r2, [sp, #12]
 800359c:	f7ff ff95 	bl	80034ca <__sfputs_r>
 80035a0:	1c43      	adds	r3, r0, #1
 80035a2:	d100      	bne.n	80035a6 <_vfiprintf_r+0xb6>
 80035a4:	e0b5      	b.n	8003712 <_vfiprintf_r+0x222>
 80035a6:	696a      	ldr	r2, [r5, #20]
 80035a8:	9b05      	ldr	r3, [sp, #20]
 80035aa:	4694      	mov	ip, r2
 80035ac:	4463      	add	r3, ip
 80035ae:	616b      	str	r3, [r5, #20]
 80035b0:	783b      	ldrb	r3, [r7, #0]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d100      	bne.n	80035b8 <_vfiprintf_r+0xc8>
 80035b6:	e0ac      	b.n	8003712 <_vfiprintf_r+0x222>
 80035b8:	2201      	movs	r2, #1
 80035ba:	1c7b      	adds	r3, r7, #1
 80035bc:	9303      	str	r3, [sp, #12]
 80035be:	2300      	movs	r3, #0
 80035c0:	4252      	negs	r2, r2
 80035c2:	606a      	str	r2, [r5, #4]
 80035c4:	a904      	add	r1, sp, #16
 80035c6:	3254      	adds	r2, #84	; 0x54
 80035c8:	1852      	adds	r2, r2, r1
 80035ca:	602b      	str	r3, [r5, #0]
 80035cc:	60eb      	str	r3, [r5, #12]
 80035ce:	60ab      	str	r3, [r5, #8]
 80035d0:	7013      	strb	r3, [r2, #0]
 80035d2:	65ab      	str	r3, [r5, #88]	; 0x58
 80035d4:	9b03      	ldr	r3, [sp, #12]
 80035d6:	2205      	movs	r2, #5
 80035d8:	7819      	ldrb	r1, [r3, #0]
 80035da:	485d      	ldr	r0, [pc, #372]	; (8003750 <_vfiprintf_r+0x260>)
 80035dc:	f000 fd6a 	bl	80040b4 <memchr>
 80035e0:	9b03      	ldr	r3, [sp, #12]
 80035e2:	1c5f      	adds	r7, r3, #1
 80035e4:	2800      	cmp	r0, #0
 80035e6:	d120      	bne.n	800362a <_vfiprintf_r+0x13a>
 80035e8:	682a      	ldr	r2, [r5, #0]
 80035ea:	06d3      	lsls	r3, r2, #27
 80035ec:	d504      	bpl.n	80035f8 <_vfiprintf_r+0x108>
 80035ee:	2353      	movs	r3, #83	; 0x53
 80035f0:	a904      	add	r1, sp, #16
 80035f2:	185b      	adds	r3, r3, r1
 80035f4:	2120      	movs	r1, #32
 80035f6:	7019      	strb	r1, [r3, #0]
 80035f8:	0713      	lsls	r3, r2, #28
 80035fa:	d504      	bpl.n	8003606 <_vfiprintf_r+0x116>
 80035fc:	2353      	movs	r3, #83	; 0x53
 80035fe:	a904      	add	r1, sp, #16
 8003600:	185b      	adds	r3, r3, r1
 8003602:	212b      	movs	r1, #43	; 0x2b
 8003604:	7019      	strb	r1, [r3, #0]
 8003606:	9b03      	ldr	r3, [sp, #12]
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	2b2a      	cmp	r3, #42	; 0x2a
 800360c:	d016      	beq.n	800363c <_vfiprintf_r+0x14c>
 800360e:	2100      	movs	r1, #0
 8003610:	68eb      	ldr	r3, [r5, #12]
 8003612:	9f03      	ldr	r7, [sp, #12]
 8003614:	783a      	ldrb	r2, [r7, #0]
 8003616:	1c78      	adds	r0, r7, #1
 8003618:	3a30      	subs	r2, #48	; 0x30
 800361a:	4684      	mov	ip, r0
 800361c:	2a09      	cmp	r2, #9
 800361e:	d94f      	bls.n	80036c0 <_vfiprintf_r+0x1d0>
 8003620:	2900      	cmp	r1, #0
 8003622:	d111      	bne.n	8003648 <_vfiprintf_r+0x158>
 8003624:	e017      	b.n	8003656 <_vfiprintf_r+0x166>
 8003626:	3701      	adds	r7, #1
 8003628:	e7a9      	b.n	800357e <_vfiprintf_r+0x8e>
 800362a:	4b49      	ldr	r3, [pc, #292]	; (8003750 <_vfiprintf_r+0x260>)
 800362c:	682a      	ldr	r2, [r5, #0]
 800362e:	1ac0      	subs	r0, r0, r3
 8003630:	2301      	movs	r3, #1
 8003632:	4083      	lsls	r3, r0
 8003634:	4313      	orrs	r3, r2
 8003636:	602b      	str	r3, [r5, #0]
 8003638:	9703      	str	r7, [sp, #12]
 800363a:	e7cb      	b.n	80035d4 <_vfiprintf_r+0xe4>
 800363c:	9b07      	ldr	r3, [sp, #28]
 800363e:	1d19      	adds	r1, r3, #4
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	9107      	str	r1, [sp, #28]
 8003644:	2b00      	cmp	r3, #0
 8003646:	db01      	blt.n	800364c <_vfiprintf_r+0x15c>
 8003648:	930b      	str	r3, [sp, #44]	; 0x2c
 800364a:	e004      	b.n	8003656 <_vfiprintf_r+0x166>
 800364c:	425b      	negs	r3, r3
 800364e:	60eb      	str	r3, [r5, #12]
 8003650:	2302      	movs	r3, #2
 8003652:	4313      	orrs	r3, r2
 8003654:	602b      	str	r3, [r5, #0]
 8003656:	783b      	ldrb	r3, [r7, #0]
 8003658:	2b2e      	cmp	r3, #46	; 0x2e
 800365a:	d10a      	bne.n	8003672 <_vfiprintf_r+0x182>
 800365c:	787b      	ldrb	r3, [r7, #1]
 800365e:	2b2a      	cmp	r3, #42	; 0x2a
 8003660:	d137      	bne.n	80036d2 <_vfiprintf_r+0x1e2>
 8003662:	9b07      	ldr	r3, [sp, #28]
 8003664:	3702      	adds	r7, #2
 8003666:	1d1a      	adds	r2, r3, #4
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	9207      	str	r2, [sp, #28]
 800366c:	2b00      	cmp	r3, #0
 800366e:	db2d      	blt.n	80036cc <_vfiprintf_r+0x1dc>
 8003670:	9309      	str	r3, [sp, #36]	; 0x24
 8003672:	2203      	movs	r2, #3
 8003674:	7839      	ldrb	r1, [r7, #0]
 8003676:	4837      	ldr	r0, [pc, #220]	; (8003754 <_vfiprintf_r+0x264>)
 8003678:	f000 fd1c 	bl	80040b4 <memchr>
 800367c:	2800      	cmp	r0, #0
 800367e:	d007      	beq.n	8003690 <_vfiprintf_r+0x1a0>
 8003680:	4b34      	ldr	r3, [pc, #208]	; (8003754 <_vfiprintf_r+0x264>)
 8003682:	682a      	ldr	r2, [r5, #0]
 8003684:	1ac0      	subs	r0, r0, r3
 8003686:	2340      	movs	r3, #64	; 0x40
 8003688:	4083      	lsls	r3, r0
 800368a:	4313      	orrs	r3, r2
 800368c:	3701      	adds	r7, #1
 800368e:	602b      	str	r3, [r5, #0]
 8003690:	7839      	ldrb	r1, [r7, #0]
 8003692:	1c7b      	adds	r3, r7, #1
 8003694:	2206      	movs	r2, #6
 8003696:	4830      	ldr	r0, [pc, #192]	; (8003758 <_vfiprintf_r+0x268>)
 8003698:	9303      	str	r3, [sp, #12]
 800369a:	7629      	strb	r1, [r5, #24]
 800369c:	f000 fd0a 	bl	80040b4 <memchr>
 80036a0:	2800      	cmp	r0, #0
 80036a2:	d045      	beq.n	8003730 <_vfiprintf_r+0x240>
 80036a4:	4b2d      	ldr	r3, [pc, #180]	; (800375c <_vfiprintf_r+0x26c>)
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d127      	bne.n	80036fa <_vfiprintf_r+0x20a>
 80036aa:	2207      	movs	r2, #7
 80036ac:	9b07      	ldr	r3, [sp, #28]
 80036ae:	3307      	adds	r3, #7
 80036b0:	4393      	bics	r3, r2
 80036b2:	3308      	adds	r3, #8
 80036b4:	9307      	str	r3, [sp, #28]
 80036b6:	696b      	ldr	r3, [r5, #20]
 80036b8:	9a04      	ldr	r2, [sp, #16]
 80036ba:	189b      	adds	r3, r3, r2
 80036bc:	616b      	str	r3, [r5, #20]
 80036be:	e75d      	b.n	800357c <_vfiprintf_r+0x8c>
 80036c0:	210a      	movs	r1, #10
 80036c2:	434b      	muls	r3, r1
 80036c4:	4667      	mov	r7, ip
 80036c6:	189b      	adds	r3, r3, r2
 80036c8:	3909      	subs	r1, #9
 80036ca:	e7a3      	b.n	8003614 <_vfiprintf_r+0x124>
 80036cc:	2301      	movs	r3, #1
 80036ce:	425b      	negs	r3, r3
 80036d0:	e7ce      	b.n	8003670 <_vfiprintf_r+0x180>
 80036d2:	2300      	movs	r3, #0
 80036d4:	001a      	movs	r2, r3
 80036d6:	3701      	adds	r7, #1
 80036d8:	606b      	str	r3, [r5, #4]
 80036da:	7839      	ldrb	r1, [r7, #0]
 80036dc:	1c78      	adds	r0, r7, #1
 80036de:	3930      	subs	r1, #48	; 0x30
 80036e0:	4684      	mov	ip, r0
 80036e2:	2909      	cmp	r1, #9
 80036e4:	d903      	bls.n	80036ee <_vfiprintf_r+0x1fe>
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d0c3      	beq.n	8003672 <_vfiprintf_r+0x182>
 80036ea:	9209      	str	r2, [sp, #36]	; 0x24
 80036ec:	e7c1      	b.n	8003672 <_vfiprintf_r+0x182>
 80036ee:	230a      	movs	r3, #10
 80036f0:	435a      	muls	r2, r3
 80036f2:	4667      	mov	r7, ip
 80036f4:	1852      	adds	r2, r2, r1
 80036f6:	3b09      	subs	r3, #9
 80036f8:	e7ef      	b.n	80036da <_vfiprintf_r+0x1ea>
 80036fa:	ab07      	add	r3, sp, #28
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	0022      	movs	r2, r4
 8003700:	0029      	movs	r1, r5
 8003702:	0030      	movs	r0, r6
 8003704:	4b16      	ldr	r3, [pc, #88]	; (8003760 <_vfiprintf_r+0x270>)
 8003706:	e000      	b.n	800370a <_vfiprintf_r+0x21a>
 8003708:	bf00      	nop
 800370a:	9004      	str	r0, [sp, #16]
 800370c:	9b04      	ldr	r3, [sp, #16]
 800370e:	3301      	adds	r3, #1
 8003710:	d1d1      	bne.n	80036b6 <_vfiprintf_r+0x1c6>
 8003712:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003714:	07db      	lsls	r3, r3, #31
 8003716:	d405      	bmi.n	8003724 <_vfiprintf_r+0x234>
 8003718:	89a3      	ldrh	r3, [r4, #12]
 800371a:	059b      	lsls	r3, r3, #22
 800371c:	d402      	bmi.n	8003724 <_vfiprintf_r+0x234>
 800371e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003720:	f000 fc5a 	bl	8003fd8 <__retarget_lock_release_recursive>
 8003724:	89a3      	ldrh	r3, [r4, #12]
 8003726:	065b      	lsls	r3, r3, #25
 8003728:	d500      	bpl.n	800372c <_vfiprintf_r+0x23c>
 800372a:	e70a      	b.n	8003542 <_vfiprintf_r+0x52>
 800372c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800372e:	e70a      	b.n	8003546 <_vfiprintf_r+0x56>
 8003730:	ab07      	add	r3, sp, #28
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	0022      	movs	r2, r4
 8003736:	0029      	movs	r1, r5
 8003738:	0030      	movs	r0, r6
 800373a:	4b09      	ldr	r3, [pc, #36]	; (8003760 <_vfiprintf_r+0x270>)
 800373c:	f000 f882 	bl	8003844 <_printf_i>
 8003740:	e7e3      	b.n	800370a <_vfiprintf_r+0x21a>
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	08004468 	.word	0x08004468
 8003748:	08004488 	.word	0x08004488
 800374c:	08004448 	.word	0x08004448
 8003750:	08004412 	.word	0x08004412
 8003754:	08004418 	.word	0x08004418
 8003758:	0800441c 	.word	0x0800441c
 800375c:	00000000 	.word	0x00000000
 8003760:	080034cb 	.word	0x080034cb

08003764 <_printf_common>:
 8003764:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003766:	0015      	movs	r5, r2
 8003768:	9301      	str	r3, [sp, #4]
 800376a:	688a      	ldr	r2, [r1, #8]
 800376c:	690b      	ldr	r3, [r1, #16]
 800376e:	000c      	movs	r4, r1
 8003770:	9000      	str	r0, [sp, #0]
 8003772:	4293      	cmp	r3, r2
 8003774:	da00      	bge.n	8003778 <_printf_common+0x14>
 8003776:	0013      	movs	r3, r2
 8003778:	0022      	movs	r2, r4
 800377a:	602b      	str	r3, [r5, #0]
 800377c:	3243      	adds	r2, #67	; 0x43
 800377e:	7812      	ldrb	r2, [r2, #0]
 8003780:	2a00      	cmp	r2, #0
 8003782:	d001      	beq.n	8003788 <_printf_common+0x24>
 8003784:	3301      	adds	r3, #1
 8003786:	602b      	str	r3, [r5, #0]
 8003788:	6823      	ldr	r3, [r4, #0]
 800378a:	069b      	lsls	r3, r3, #26
 800378c:	d502      	bpl.n	8003794 <_printf_common+0x30>
 800378e:	682b      	ldr	r3, [r5, #0]
 8003790:	3302      	adds	r3, #2
 8003792:	602b      	str	r3, [r5, #0]
 8003794:	6822      	ldr	r2, [r4, #0]
 8003796:	2306      	movs	r3, #6
 8003798:	0017      	movs	r7, r2
 800379a:	401f      	ands	r7, r3
 800379c:	421a      	tst	r2, r3
 800379e:	d027      	beq.n	80037f0 <_printf_common+0x8c>
 80037a0:	0023      	movs	r3, r4
 80037a2:	3343      	adds	r3, #67	; 0x43
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	1e5a      	subs	r2, r3, #1
 80037a8:	4193      	sbcs	r3, r2
 80037aa:	6822      	ldr	r2, [r4, #0]
 80037ac:	0692      	lsls	r2, r2, #26
 80037ae:	d430      	bmi.n	8003812 <_printf_common+0xae>
 80037b0:	0022      	movs	r2, r4
 80037b2:	9901      	ldr	r1, [sp, #4]
 80037b4:	9800      	ldr	r0, [sp, #0]
 80037b6:	9e08      	ldr	r6, [sp, #32]
 80037b8:	3243      	adds	r2, #67	; 0x43
 80037ba:	47b0      	blx	r6
 80037bc:	1c43      	adds	r3, r0, #1
 80037be:	d025      	beq.n	800380c <_printf_common+0xa8>
 80037c0:	2306      	movs	r3, #6
 80037c2:	6820      	ldr	r0, [r4, #0]
 80037c4:	682a      	ldr	r2, [r5, #0]
 80037c6:	68e1      	ldr	r1, [r4, #12]
 80037c8:	2500      	movs	r5, #0
 80037ca:	4003      	ands	r3, r0
 80037cc:	2b04      	cmp	r3, #4
 80037ce:	d103      	bne.n	80037d8 <_printf_common+0x74>
 80037d0:	1a8d      	subs	r5, r1, r2
 80037d2:	43eb      	mvns	r3, r5
 80037d4:	17db      	asrs	r3, r3, #31
 80037d6:	401d      	ands	r5, r3
 80037d8:	68a3      	ldr	r3, [r4, #8]
 80037da:	6922      	ldr	r2, [r4, #16]
 80037dc:	4293      	cmp	r3, r2
 80037de:	dd01      	ble.n	80037e4 <_printf_common+0x80>
 80037e0:	1a9b      	subs	r3, r3, r2
 80037e2:	18ed      	adds	r5, r5, r3
 80037e4:	2700      	movs	r7, #0
 80037e6:	42bd      	cmp	r5, r7
 80037e8:	d120      	bne.n	800382c <_printf_common+0xc8>
 80037ea:	2000      	movs	r0, #0
 80037ec:	e010      	b.n	8003810 <_printf_common+0xac>
 80037ee:	3701      	adds	r7, #1
 80037f0:	68e3      	ldr	r3, [r4, #12]
 80037f2:	682a      	ldr	r2, [r5, #0]
 80037f4:	1a9b      	subs	r3, r3, r2
 80037f6:	42bb      	cmp	r3, r7
 80037f8:	ddd2      	ble.n	80037a0 <_printf_common+0x3c>
 80037fa:	0022      	movs	r2, r4
 80037fc:	2301      	movs	r3, #1
 80037fe:	9901      	ldr	r1, [sp, #4]
 8003800:	9800      	ldr	r0, [sp, #0]
 8003802:	9e08      	ldr	r6, [sp, #32]
 8003804:	3219      	adds	r2, #25
 8003806:	47b0      	blx	r6
 8003808:	1c43      	adds	r3, r0, #1
 800380a:	d1f0      	bne.n	80037ee <_printf_common+0x8a>
 800380c:	2001      	movs	r0, #1
 800380e:	4240      	negs	r0, r0
 8003810:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003812:	2030      	movs	r0, #48	; 0x30
 8003814:	18e1      	adds	r1, r4, r3
 8003816:	3143      	adds	r1, #67	; 0x43
 8003818:	7008      	strb	r0, [r1, #0]
 800381a:	0021      	movs	r1, r4
 800381c:	1c5a      	adds	r2, r3, #1
 800381e:	3145      	adds	r1, #69	; 0x45
 8003820:	7809      	ldrb	r1, [r1, #0]
 8003822:	18a2      	adds	r2, r4, r2
 8003824:	3243      	adds	r2, #67	; 0x43
 8003826:	3302      	adds	r3, #2
 8003828:	7011      	strb	r1, [r2, #0]
 800382a:	e7c1      	b.n	80037b0 <_printf_common+0x4c>
 800382c:	0022      	movs	r2, r4
 800382e:	2301      	movs	r3, #1
 8003830:	9901      	ldr	r1, [sp, #4]
 8003832:	9800      	ldr	r0, [sp, #0]
 8003834:	9e08      	ldr	r6, [sp, #32]
 8003836:	321a      	adds	r2, #26
 8003838:	47b0      	blx	r6
 800383a:	1c43      	adds	r3, r0, #1
 800383c:	d0e6      	beq.n	800380c <_printf_common+0xa8>
 800383e:	3701      	adds	r7, #1
 8003840:	e7d1      	b.n	80037e6 <_printf_common+0x82>
	...

08003844 <_printf_i>:
 8003844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003846:	b08b      	sub	sp, #44	; 0x2c
 8003848:	9206      	str	r2, [sp, #24]
 800384a:	000a      	movs	r2, r1
 800384c:	3243      	adds	r2, #67	; 0x43
 800384e:	9307      	str	r3, [sp, #28]
 8003850:	9005      	str	r0, [sp, #20]
 8003852:	9204      	str	r2, [sp, #16]
 8003854:	7e0a      	ldrb	r2, [r1, #24]
 8003856:	000c      	movs	r4, r1
 8003858:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800385a:	2a78      	cmp	r2, #120	; 0x78
 800385c:	d807      	bhi.n	800386e <_printf_i+0x2a>
 800385e:	2a62      	cmp	r2, #98	; 0x62
 8003860:	d809      	bhi.n	8003876 <_printf_i+0x32>
 8003862:	2a00      	cmp	r2, #0
 8003864:	d100      	bne.n	8003868 <_printf_i+0x24>
 8003866:	e0c1      	b.n	80039ec <_printf_i+0x1a8>
 8003868:	2a58      	cmp	r2, #88	; 0x58
 800386a:	d100      	bne.n	800386e <_printf_i+0x2a>
 800386c:	e08c      	b.n	8003988 <_printf_i+0x144>
 800386e:	0026      	movs	r6, r4
 8003870:	3642      	adds	r6, #66	; 0x42
 8003872:	7032      	strb	r2, [r6, #0]
 8003874:	e022      	b.n	80038bc <_printf_i+0x78>
 8003876:	0010      	movs	r0, r2
 8003878:	3863      	subs	r0, #99	; 0x63
 800387a:	2815      	cmp	r0, #21
 800387c:	d8f7      	bhi.n	800386e <_printf_i+0x2a>
 800387e:	f7fc fc3f 	bl	8000100 <__gnu_thumb1_case_shi>
 8003882:	0016      	.short	0x0016
 8003884:	fff6001f 	.word	0xfff6001f
 8003888:	fff6fff6 	.word	0xfff6fff6
 800388c:	001ffff6 	.word	0x001ffff6
 8003890:	fff6fff6 	.word	0xfff6fff6
 8003894:	fff6fff6 	.word	0xfff6fff6
 8003898:	003600a8 	.word	0x003600a8
 800389c:	fff6009a 	.word	0xfff6009a
 80038a0:	00b9fff6 	.word	0x00b9fff6
 80038a4:	0036fff6 	.word	0x0036fff6
 80038a8:	fff6fff6 	.word	0xfff6fff6
 80038ac:	009e      	.short	0x009e
 80038ae:	0026      	movs	r6, r4
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	3642      	adds	r6, #66	; 0x42
 80038b4:	1d11      	adds	r1, r2, #4
 80038b6:	6019      	str	r1, [r3, #0]
 80038b8:	6813      	ldr	r3, [r2, #0]
 80038ba:	7033      	strb	r3, [r6, #0]
 80038bc:	2301      	movs	r3, #1
 80038be:	e0a7      	b.n	8003a10 <_printf_i+0x1cc>
 80038c0:	6808      	ldr	r0, [r1, #0]
 80038c2:	6819      	ldr	r1, [r3, #0]
 80038c4:	1d0a      	adds	r2, r1, #4
 80038c6:	0605      	lsls	r5, r0, #24
 80038c8:	d50b      	bpl.n	80038e2 <_printf_i+0x9e>
 80038ca:	680d      	ldr	r5, [r1, #0]
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	2d00      	cmp	r5, #0
 80038d0:	da03      	bge.n	80038da <_printf_i+0x96>
 80038d2:	232d      	movs	r3, #45	; 0x2d
 80038d4:	9a04      	ldr	r2, [sp, #16]
 80038d6:	426d      	negs	r5, r5
 80038d8:	7013      	strb	r3, [r2, #0]
 80038da:	4b61      	ldr	r3, [pc, #388]	; (8003a60 <_printf_i+0x21c>)
 80038dc:	270a      	movs	r7, #10
 80038de:	9303      	str	r3, [sp, #12]
 80038e0:	e01b      	b.n	800391a <_printf_i+0xd6>
 80038e2:	680d      	ldr	r5, [r1, #0]
 80038e4:	601a      	str	r2, [r3, #0]
 80038e6:	0641      	lsls	r1, r0, #25
 80038e8:	d5f1      	bpl.n	80038ce <_printf_i+0x8a>
 80038ea:	b22d      	sxth	r5, r5
 80038ec:	e7ef      	b.n	80038ce <_printf_i+0x8a>
 80038ee:	680d      	ldr	r5, [r1, #0]
 80038f0:	6819      	ldr	r1, [r3, #0]
 80038f2:	1d08      	adds	r0, r1, #4
 80038f4:	6018      	str	r0, [r3, #0]
 80038f6:	062e      	lsls	r6, r5, #24
 80038f8:	d501      	bpl.n	80038fe <_printf_i+0xba>
 80038fa:	680d      	ldr	r5, [r1, #0]
 80038fc:	e003      	b.n	8003906 <_printf_i+0xc2>
 80038fe:	066d      	lsls	r5, r5, #25
 8003900:	d5fb      	bpl.n	80038fa <_printf_i+0xb6>
 8003902:	680d      	ldr	r5, [r1, #0]
 8003904:	b2ad      	uxth	r5, r5
 8003906:	4b56      	ldr	r3, [pc, #344]	; (8003a60 <_printf_i+0x21c>)
 8003908:	2708      	movs	r7, #8
 800390a:	9303      	str	r3, [sp, #12]
 800390c:	2a6f      	cmp	r2, #111	; 0x6f
 800390e:	d000      	beq.n	8003912 <_printf_i+0xce>
 8003910:	3702      	adds	r7, #2
 8003912:	0023      	movs	r3, r4
 8003914:	2200      	movs	r2, #0
 8003916:	3343      	adds	r3, #67	; 0x43
 8003918:	701a      	strb	r2, [r3, #0]
 800391a:	6863      	ldr	r3, [r4, #4]
 800391c:	60a3      	str	r3, [r4, #8]
 800391e:	2b00      	cmp	r3, #0
 8003920:	db03      	blt.n	800392a <_printf_i+0xe6>
 8003922:	2204      	movs	r2, #4
 8003924:	6821      	ldr	r1, [r4, #0]
 8003926:	4391      	bics	r1, r2
 8003928:	6021      	str	r1, [r4, #0]
 800392a:	2d00      	cmp	r5, #0
 800392c:	d102      	bne.n	8003934 <_printf_i+0xf0>
 800392e:	9e04      	ldr	r6, [sp, #16]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00c      	beq.n	800394e <_printf_i+0x10a>
 8003934:	9e04      	ldr	r6, [sp, #16]
 8003936:	0028      	movs	r0, r5
 8003938:	0039      	movs	r1, r7
 800393a:	f7fc fc71 	bl	8000220 <__aeabi_uidivmod>
 800393e:	9b03      	ldr	r3, [sp, #12]
 8003940:	3e01      	subs	r6, #1
 8003942:	5c5b      	ldrb	r3, [r3, r1]
 8003944:	7033      	strb	r3, [r6, #0]
 8003946:	002b      	movs	r3, r5
 8003948:	0005      	movs	r5, r0
 800394a:	429f      	cmp	r7, r3
 800394c:	d9f3      	bls.n	8003936 <_printf_i+0xf2>
 800394e:	2f08      	cmp	r7, #8
 8003950:	d109      	bne.n	8003966 <_printf_i+0x122>
 8003952:	6823      	ldr	r3, [r4, #0]
 8003954:	07db      	lsls	r3, r3, #31
 8003956:	d506      	bpl.n	8003966 <_printf_i+0x122>
 8003958:	6863      	ldr	r3, [r4, #4]
 800395a:	6922      	ldr	r2, [r4, #16]
 800395c:	4293      	cmp	r3, r2
 800395e:	dc02      	bgt.n	8003966 <_printf_i+0x122>
 8003960:	2330      	movs	r3, #48	; 0x30
 8003962:	3e01      	subs	r6, #1
 8003964:	7033      	strb	r3, [r6, #0]
 8003966:	9b04      	ldr	r3, [sp, #16]
 8003968:	1b9b      	subs	r3, r3, r6
 800396a:	6123      	str	r3, [r4, #16]
 800396c:	9b07      	ldr	r3, [sp, #28]
 800396e:	0021      	movs	r1, r4
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	9805      	ldr	r0, [sp, #20]
 8003974:	9b06      	ldr	r3, [sp, #24]
 8003976:	aa09      	add	r2, sp, #36	; 0x24
 8003978:	f7ff fef4 	bl	8003764 <_printf_common>
 800397c:	1c43      	adds	r3, r0, #1
 800397e:	d14c      	bne.n	8003a1a <_printf_i+0x1d6>
 8003980:	2001      	movs	r0, #1
 8003982:	4240      	negs	r0, r0
 8003984:	b00b      	add	sp, #44	; 0x2c
 8003986:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003988:	3145      	adds	r1, #69	; 0x45
 800398a:	700a      	strb	r2, [r1, #0]
 800398c:	4a34      	ldr	r2, [pc, #208]	; (8003a60 <_printf_i+0x21c>)
 800398e:	9203      	str	r2, [sp, #12]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	6821      	ldr	r1, [r4, #0]
 8003994:	ca20      	ldmia	r2!, {r5}
 8003996:	601a      	str	r2, [r3, #0]
 8003998:	0608      	lsls	r0, r1, #24
 800399a:	d516      	bpl.n	80039ca <_printf_i+0x186>
 800399c:	07cb      	lsls	r3, r1, #31
 800399e:	d502      	bpl.n	80039a6 <_printf_i+0x162>
 80039a0:	2320      	movs	r3, #32
 80039a2:	4319      	orrs	r1, r3
 80039a4:	6021      	str	r1, [r4, #0]
 80039a6:	2710      	movs	r7, #16
 80039a8:	2d00      	cmp	r5, #0
 80039aa:	d1b2      	bne.n	8003912 <_printf_i+0xce>
 80039ac:	2320      	movs	r3, #32
 80039ae:	6822      	ldr	r2, [r4, #0]
 80039b0:	439a      	bics	r2, r3
 80039b2:	6022      	str	r2, [r4, #0]
 80039b4:	e7ad      	b.n	8003912 <_printf_i+0xce>
 80039b6:	2220      	movs	r2, #32
 80039b8:	6809      	ldr	r1, [r1, #0]
 80039ba:	430a      	orrs	r2, r1
 80039bc:	6022      	str	r2, [r4, #0]
 80039be:	0022      	movs	r2, r4
 80039c0:	2178      	movs	r1, #120	; 0x78
 80039c2:	3245      	adds	r2, #69	; 0x45
 80039c4:	7011      	strb	r1, [r2, #0]
 80039c6:	4a27      	ldr	r2, [pc, #156]	; (8003a64 <_printf_i+0x220>)
 80039c8:	e7e1      	b.n	800398e <_printf_i+0x14a>
 80039ca:	0648      	lsls	r0, r1, #25
 80039cc:	d5e6      	bpl.n	800399c <_printf_i+0x158>
 80039ce:	b2ad      	uxth	r5, r5
 80039d0:	e7e4      	b.n	800399c <_printf_i+0x158>
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	680d      	ldr	r5, [r1, #0]
 80039d6:	1d10      	adds	r0, r2, #4
 80039d8:	6949      	ldr	r1, [r1, #20]
 80039da:	6018      	str	r0, [r3, #0]
 80039dc:	6813      	ldr	r3, [r2, #0]
 80039de:	062e      	lsls	r6, r5, #24
 80039e0:	d501      	bpl.n	80039e6 <_printf_i+0x1a2>
 80039e2:	6019      	str	r1, [r3, #0]
 80039e4:	e002      	b.n	80039ec <_printf_i+0x1a8>
 80039e6:	066d      	lsls	r5, r5, #25
 80039e8:	d5fb      	bpl.n	80039e2 <_printf_i+0x19e>
 80039ea:	8019      	strh	r1, [r3, #0]
 80039ec:	2300      	movs	r3, #0
 80039ee:	9e04      	ldr	r6, [sp, #16]
 80039f0:	6123      	str	r3, [r4, #16]
 80039f2:	e7bb      	b.n	800396c <_printf_i+0x128>
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	1d11      	adds	r1, r2, #4
 80039f8:	6019      	str	r1, [r3, #0]
 80039fa:	6816      	ldr	r6, [r2, #0]
 80039fc:	2100      	movs	r1, #0
 80039fe:	0030      	movs	r0, r6
 8003a00:	6862      	ldr	r2, [r4, #4]
 8003a02:	f000 fb57 	bl	80040b4 <memchr>
 8003a06:	2800      	cmp	r0, #0
 8003a08:	d001      	beq.n	8003a0e <_printf_i+0x1ca>
 8003a0a:	1b80      	subs	r0, r0, r6
 8003a0c:	6060      	str	r0, [r4, #4]
 8003a0e:	6863      	ldr	r3, [r4, #4]
 8003a10:	6123      	str	r3, [r4, #16]
 8003a12:	2300      	movs	r3, #0
 8003a14:	9a04      	ldr	r2, [sp, #16]
 8003a16:	7013      	strb	r3, [r2, #0]
 8003a18:	e7a8      	b.n	800396c <_printf_i+0x128>
 8003a1a:	6923      	ldr	r3, [r4, #16]
 8003a1c:	0032      	movs	r2, r6
 8003a1e:	9906      	ldr	r1, [sp, #24]
 8003a20:	9805      	ldr	r0, [sp, #20]
 8003a22:	9d07      	ldr	r5, [sp, #28]
 8003a24:	47a8      	blx	r5
 8003a26:	1c43      	adds	r3, r0, #1
 8003a28:	d0aa      	beq.n	8003980 <_printf_i+0x13c>
 8003a2a:	6823      	ldr	r3, [r4, #0]
 8003a2c:	079b      	lsls	r3, r3, #30
 8003a2e:	d415      	bmi.n	8003a5c <_printf_i+0x218>
 8003a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a32:	68e0      	ldr	r0, [r4, #12]
 8003a34:	4298      	cmp	r0, r3
 8003a36:	daa5      	bge.n	8003984 <_printf_i+0x140>
 8003a38:	0018      	movs	r0, r3
 8003a3a:	e7a3      	b.n	8003984 <_printf_i+0x140>
 8003a3c:	0022      	movs	r2, r4
 8003a3e:	2301      	movs	r3, #1
 8003a40:	9906      	ldr	r1, [sp, #24]
 8003a42:	9805      	ldr	r0, [sp, #20]
 8003a44:	9e07      	ldr	r6, [sp, #28]
 8003a46:	3219      	adds	r2, #25
 8003a48:	47b0      	blx	r6
 8003a4a:	1c43      	adds	r3, r0, #1
 8003a4c:	d098      	beq.n	8003980 <_printf_i+0x13c>
 8003a4e:	3501      	adds	r5, #1
 8003a50:	68e3      	ldr	r3, [r4, #12]
 8003a52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a54:	1a9b      	subs	r3, r3, r2
 8003a56:	42ab      	cmp	r3, r5
 8003a58:	dcf0      	bgt.n	8003a3c <_printf_i+0x1f8>
 8003a5a:	e7e9      	b.n	8003a30 <_printf_i+0x1ec>
 8003a5c:	2500      	movs	r5, #0
 8003a5e:	e7f7      	b.n	8003a50 <_printf_i+0x20c>
 8003a60:	08004423 	.word	0x08004423
 8003a64:	08004434 	.word	0x08004434

08003a68 <_sbrk_r>:
 8003a68:	2300      	movs	r3, #0
 8003a6a:	b570      	push	{r4, r5, r6, lr}
 8003a6c:	4d06      	ldr	r5, [pc, #24]	; (8003a88 <_sbrk_r+0x20>)
 8003a6e:	0004      	movs	r4, r0
 8003a70:	0008      	movs	r0, r1
 8003a72:	602b      	str	r3, [r5, #0]
 8003a74:	f7fd fa22 	bl	8000ebc <_sbrk>
 8003a78:	1c43      	adds	r3, r0, #1
 8003a7a:	d103      	bne.n	8003a84 <_sbrk_r+0x1c>
 8003a7c:	682b      	ldr	r3, [r5, #0]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d000      	beq.n	8003a84 <_sbrk_r+0x1c>
 8003a82:	6023      	str	r3, [r4, #0]
 8003a84:	bd70      	pop	{r4, r5, r6, pc}
 8003a86:	46c0      	nop			; (mov r8, r8)
 8003a88:	200001f4 	.word	0x200001f4

08003a8c <__swbuf_r>:
 8003a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a8e:	0005      	movs	r5, r0
 8003a90:	000e      	movs	r6, r1
 8003a92:	0014      	movs	r4, r2
 8003a94:	2800      	cmp	r0, #0
 8003a96:	d004      	beq.n	8003aa2 <__swbuf_r+0x16>
 8003a98:	6983      	ldr	r3, [r0, #24]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <__swbuf_r+0x16>
 8003a9e:	f000 f9f9 	bl	8003e94 <__sinit>
 8003aa2:	4b22      	ldr	r3, [pc, #136]	; (8003b2c <__swbuf_r+0xa0>)
 8003aa4:	429c      	cmp	r4, r3
 8003aa6:	d12e      	bne.n	8003b06 <__swbuf_r+0x7a>
 8003aa8:	686c      	ldr	r4, [r5, #4]
 8003aaa:	69a3      	ldr	r3, [r4, #24]
 8003aac:	60a3      	str	r3, [r4, #8]
 8003aae:	89a3      	ldrh	r3, [r4, #12]
 8003ab0:	071b      	lsls	r3, r3, #28
 8003ab2:	d532      	bpl.n	8003b1a <__swbuf_r+0x8e>
 8003ab4:	6923      	ldr	r3, [r4, #16]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d02f      	beq.n	8003b1a <__swbuf_r+0x8e>
 8003aba:	6823      	ldr	r3, [r4, #0]
 8003abc:	6922      	ldr	r2, [r4, #16]
 8003abe:	b2f7      	uxtb	r7, r6
 8003ac0:	1a98      	subs	r0, r3, r2
 8003ac2:	6963      	ldr	r3, [r4, #20]
 8003ac4:	b2f6      	uxtb	r6, r6
 8003ac6:	4283      	cmp	r3, r0
 8003ac8:	dc05      	bgt.n	8003ad6 <__swbuf_r+0x4a>
 8003aca:	0021      	movs	r1, r4
 8003acc:	0028      	movs	r0, r5
 8003ace:	f000 f93f 	bl	8003d50 <_fflush_r>
 8003ad2:	2800      	cmp	r0, #0
 8003ad4:	d127      	bne.n	8003b26 <__swbuf_r+0x9a>
 8003ad6:	68a3      	ldr	r3, [r4, #8]
 8003ad8:	3001      	adds	r0, #1
 8003ada:	3b01      	subs	r3, #1
 8003adc:	60a3      	str	r3, [r4, #8]
 8003ade:	6823      	ldr	r3, [r4, #0]
 8003ae0:	1c5a      	adds	r2, r3, #1
 8003ae2:	6022      	str	r2, [r4, #0]
 8003ae4:	701f      	strb	r7, [r3, #0]
 8003ae6:	6963      	ldr	r3, [r4, #20]
 8003ae8:	4283      	cmp	r3, r0
 8003aea:	d004      	beq.n	8003af6 <__swbuf_r+0x6a>
 8003aec:	89a3      	ldrh	r3, [r4, #12]
 8003aee:	07db      	lsls	r3, r3, #31
 8003af0:	d507      	bpl.n	8003b02 <__swbuf_r+0x76>
 8003af2:	2e0a      	cmp	r6, #10
 8003af4:	d105      	bne.n	8003b02 <__swbuf_r+0x76>
 8003af6:	0021      	movs	r1, r4
 8003af8:	0028      	movs	r0, r5
 8003afa:	f000 f929 	bl	8003d50 <_fflush_r>
 8003afe:	2800      	cmp	r0, #0
 8003b00:	d111      	bne.n	8003b26 <__swbuf_r+0x9a>
 8003b02:	0030      	movs	r0, r6
 8003b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b06:	4b0a      	ldr	r3, [pc, #40]	; (8003b30 <__swbuf_r+0xa4>)
 8003b08:	429c      	cmp	r4, r3
 8003b0a:	d101      	bne.n	8003b10 <__swbuf_r+0x84>
 8003b0c:	68ac      	ldr	r4, [r5, #8]
 8003b0e:	e7cc      	b.n	8003aaa <__swbuf_r+0x1e>
 8003b10:	4b08      	ldr	r3, [pc, #32]	; (8003b34 <__swbuf_r+0xa8>)
 8003b12:	429c      	cmp	r4, r3
 8003b14:	d1c9      	bne.n	8003aaa <__swbuf_r+0x1e>
 8003b16:	68ec      	ldr	r4, [r5, #12]
 8003b18:	e7c7      	b.n	8003aaa <__swbuf_r+0x1e>
 8003b1a:	0021      	movs	r1, r4
 8003b1c:	0028      	movs	r0, r5
 8003b1e:	f000 f80b 	bl	8003b38 <__swsetup_r>
 8003b22:	2800      	cmp	r0, #0
 8003b24:	d0c9      	beq.n	8003aba <__swbuf_r+0x2e>
 8003b26:	2601      	movs	r6, #1
 8003b28:	4276      	negs	r6, r6
 8003b2a:	e7ea      	b.n	8003b02 <__swbuf_r+0x76>
 8003b2c:	08004468 	.word	0x08004468
 8003b30:	08004488 	.word	0x08004488
 8003b34:	08004448 	.word	0x08004448

08003b38 <__swsetup_r>:
 8003b38:	4b37      	ldr	r3, [pc, #220]	; (8003c18 <__swsetup_r+0xe0>)
 8003b3a:	b570      	push	{r4, r5, r6, lr}
 8003b3c:	681d      	ldr	r5, [r3, #0]
 8003b3e:	0006      	movs	r6, r0
 8003b40:	000c      	movs	r4, r1
 8003b42:	2d00      	cmp	r5, #0
 8003b44:	d005      	beq.n	8003b52 <__swsetup_r+0x1a>
 8003b46:	69ab      	ldr	r3, [r5, #24]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d102      	bne.n	8003b52 <__swsetup_r+0x1a>
 8003b4c:	0028      	movs	r0, r5
 8003b4e:	f000 f9a1 	bl	8003e94 <__sinit>
 8003b52:	4b32      	ldr	r3, [pc, #200]	; (8003c1c <__swsetup_r+0xe4>)
 8003b54:	429c      	cmp	r4, r3
 8003b56:	d10f      	bne.n	8003b78 <__swsetup_r+0x40>
 8003b58:	686c      	ldr	r4, [r5, #4]
 8003b5a:	230c      	movs	r3, #12
 8003b5c:	5ee2      	ldrsh	r2, [r4, r3]
 8003b5e:	b293      	uxth	r3, r2
 8003b60:	0711      	lsls	r1, r2, #28
 8003b62:	d42d      	bmi.n	8003bc0 <__swsetup_r+0x88>
 8003b64:	06d9      	lsls	r1, r3, #27
 8003b66:	d411      	bmi.n	8003b8c <__swsetup_r+0x54>
 8003b68:	2309      	movs	r3, #9
 8003b6a:	2001      	movs	r0, #1
 8003b6c:	6033      	str	r3, [r6, #0]
 8003b6e:	3337      	adds	r3, #55	; 0x37
 8003b70:	4313      	orrs	r3, r2
 8003b72:	81a3      	strh	r3, [r4, #12]
 8003b74:	4240      	negs	r0, r0
 8003b76:	bd70      	pop	{r4, r5, r6, pc}
 8003b78:	4b29      	ldr	r3, [pc, #164]	; (8003c20 <__swsetup_r+0xe8>)
 8003b7a:	429c      	cmp	r4, r3
 8003b7c:	d101      	bne.n	8003b82 <__swsetup_r+0x4a>
 8003b7e:	68ac      	ldr	r4, [r5, #8]
 8003b80:	e7eb      	b.n	8003b5a <__swsetup_r+0x22>
 8003b82:	4b28      	ldr	r3, [pc, #160]	; (8003c24 <__swsetup_r+0xec>)
 8003b84:	429c      	cmp	r4, r3
 8003b86:	d1e8      	bne.n	8003b5a <__swsetup_r+0x22>
 8003b88:	68ec      	ldr	r4, [r5, #12]
 8003b8a:	e7e6      	b.n	8003b5a <__swsetup_r+0x22>
 8003b8c:	075b      	lsls	r3, r3, #29
 8003b8e:	d513      	bpl.n	8003bb8 <__swsetup_r+0x80>
 8003b90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b92:	2900      	cmp	r1, #0
 8003b94:	d008      	beq.n	8003ba8 <__swsetup_r+0x70>
 8003b96:	0023      	movs	r3, r4
 8003b98:	3344      	adds	r3, #68	; 0x44
 8003b9a:	4299      	cmp	r1, r3
 8003b9c:	d002      	beq.n	8003ba4 <__swsetup_r+0x6c>
 8003b9e:	0030      	movs	r0, r6
 8003ba0:	f7ff fb9c 	bl	80032dc <_free_r>
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	6363      	str	r3, [r4, #52]	; 0x34
 8003ba8:	2224      	movs	r2, #36	; 0x24
 8003baa:	89a3      	ldrh	r3, [r4, #12]
 8003bac:	4393      	bics	r3, r2
 8003bae:	81a3      	strh	r3, [r4, #12]
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	6063      	str	r3, [r4, #4]
 8003bb4:	6923      	ldr	r3, [r4, #16]
 8003bb6:	6023      	str	r3, [r4, #0]
 8003bb8:	2308      	movs	r3, #8
 8003bba:	89a2      	ldrh	r2, [r4, #12]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	81a3      	strh	r3, [r4, #12]
 8003bc0:	6923      	ldr	r3, [r4, #16]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10b      	bne.n	8003bde <__swsetup_r+0xa6>
 8003bc6:	21a0      	movs	r1, #160	; 0xa0
 8003bc8:	2280      	movs	r2, #128	; 0x80
 8003bca:	89a3      	ldrh	r3, [r4, #12]
 8003bcc:	0089      	lsls	r1, r1, #2
 8003bce:	0092      	lsls	r2, r2, #2
 8003bd0:	400b      	ands	r3, r1
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d003      	beq.n	8003bde <__swsetup_r+0xa6>
 8003bd6:	0021      	movs	r1, r4
 8003bd8:	0030      	movs	r0, r6
 8003bda:	f000 fa27 	bl	800402c <__smakebuf_r>
 8003bde:	220c      	movs	r2, #12
 8003be0:	5ea3      	ldrsh	r3, [r4, r2]
 8003be2:	2001      	movs	r0, #1
 8003be4:	001a      	movs	r2, r3
 8003be6:	b299      	uxth	r1, r3
 8003be8:	4002      	ands	r2, r0
 8003bea:	4203      	tst	r3, r0
 8003bec:	d00f      	beq.n	8003c0e <__swsetup_r+0xd6>
 8003bee:	2200      	movs	r2, #0
 8003bf0:	60a2      	str	r2, [r4, #8]
 8003bf2:	6962      	ldr	r2, [r4, #20]
 8003bf4:	4252      	negs	r2, r2
 8003bf6:	61a2      	str	r2, [r4, #24]
 8003bf8:	2000      	movs	r0, #0
 8003bfa:	6922      	ldr	r2, [r4, #16]
 8003bfc:	4282      	cmp	r2, r0
 8003bfe:	d1ba      	bne.n	8003b76 <__swsetup_r+0x3e>
 8003c00:	060a      	lsls	r2, r1, #24
 8003c02:	d5b8      	bpl.n	8003b76 <__swsetup_r+0x3e>
 8003c04:	2240      	movs	r2, #64	; 0x40
 8003c06:	4313      	orrs	r3, r2
 8003c08:	81a3      	strh	r3, [r4, #12]
 8003c0a:	3801      	subs	r0, #1
 8003c0c:	e7b3      	b.n	8003b76 <__swsetup_r+0x3e>
 8003c0e:	0788      	lsls	r0, r1, #30
 8003c10:	d400      	bmi.n	8003c14 <__swsetup_r+0xdc>
 8003c12:	6962      	ldr	r2, [r4, #20]
 8003c14:	60a2      	str	r2, [r4, #8]
 8003c16:	e7ef      	b.n	8003bf8 <__swsetup_r+0xc0>
 8003c18:	2000000c 	.word	0x2000000c
 8003c1c:	08004468 	.word	0x08004468
 8003c20:	08004488 	.word	0x08004488
 8003c24:	08004448 	.word	0x08004448

08003c28 <abort>:
 8003c28:	2006      	movs	r0, #6
 8003c2a:	b510      	push	{r4, lr}
 8003c2c:	f000 fa88 	bl	8004140 <raise>
 8003c30:	2001      	movs	r0, #1
 8003c32:	f7fd f8d1 	bl	8000dd8 <_exit>
	...

08003c38 <__sflush_r>:
 8003c38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c3a:	898b      	ldrh	r3, [r1, #12]
 8003c3c:	0005      	movs	r5, r0
 8003c3e:	000c      	movs	r4, r1
 8003c40:	071a      	lsls	r2, r3, #28
 8003c42:	d45f      	bmi.n	8003d04 <__sflush_r+0xcc>
 8003c44:	684a      	ldr	r2, [r1, #4]
 8003c46:	2a00      	cmp	r2, #0
 8003c48:	dc04      	bgt.n	8003c54 <__sflush_r+0x1c>
 8003c4a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8003c4c:	2a00      	cmp	r2, #0
 8003c4e:	dc01      	bgt.n	8003c54 <__sflush_r+0x1c>
 8003c50:	2000      	movs	r0, #0
 8003c52:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003c54:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003c56:	2f00      	cmp	r7, #0
 8003c58:	d0fa      	beq.n	8003c50 <__sflush_r+0x18>
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	2180      	movs	r1, #128	; 0x80
 8003c5e:	682e      	ldr	r6, [r5, #0]
 8003c60:	602a      	str	r2, [r5, #0]
 8003c62:	001a      	movs	r2, r3
 8003c64:	0149      	lsls	r1, r1, #5
 8003c66:	400a      	ands	r2, r1
 8003c68:	420b      	tst	r3, r1
 8003c6a:	d034      	beq.n	8003cd6 <__sflush_r+0x9e>
 8003c6c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003c6e:	89a3      	ldrh	r3, [r4, #12]
 8003c70:	075b      	lsls	r3, r3, #29
 8003c72:	d506      	bpl.n	8003c82 <__sflush_r+0x4a>
 8003c74:	6863      	ldr	r3, [r4, #4]
 8003c76:	1ac0      	subs	r0, r0, r3
 8003c78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <__sflush_r+0x4a>
 8003c7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c80:	1ac0      	subs	r0, r0, r3
 8003c82:	0002      	movs	r2, r0
 8003c84:	6a21      	ldr	r1, [r4, #32]
 8003c86:	2300      	movs	r3, #0
 8003c88:	0028      	movs	r0, r5
 8003c8a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003c8c:	47b8      	blx	r7
 8003c8e:	89a1      	ldrh	r1, [r4, #12]
 8003c90:	1c43      	adds	r3, r0, #1
 8003c92:	d106      	bne.n	8003ca2 <__sflush_r+0x6a>
 8003c94:	682b      	ldr	r3, [r5, #0]
 8003c96:	2b1d      	cmp	r3, #29
 8003c98:	d831      	bhi.n	8003cfe <__sflush_r+0xc6>
 8003c9a:	4a2c      	ldr	r2, [pc, #176]	; (8003d4c <__sflush_r+0x114>)
 8003c9c:	40da      	lsrs	r2, r3
 8003c9e:	07d3      	lsls	r3, r2, #31
 8003ca0:	d52d      	bpl.n	8003cfe <__sflush_r+0xc6>
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	6063      	str	r3, [r4, #4]
 8003ca6:	6923      	ldr	r3, [r4, #16]
 8003ca8:	6023      	str	r3, [r4, #0]
 8003caa:	04cb      	lsls	r3, r1, #19
 8003cac:	d505      	bpl.n	8003cba <__sflush_r+0x82>
 8003cae:	1c43      	adds	r3, r0, #1
 8003cb0:	d102      	bne.n	8003cb8 <__sflush_r+0x80>
 8003cb2:	682b      	ldr	r3, [r5, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d100      	bne.n	8003cba <__sflush_r+0x82>
 8003cb8:	6560      	str	r0, [r4, #84]	; 0x54
 8003cba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cbc:	602e      	str	r6, [r5, #0]
 8003cbe:	2900      	cmp	r1, #0
 8003cc0:	d0c6      	beq.n	8003c50 <__sflush_r+0x18>
 8003cc2:	0023      	movs	r3, r4
 8003cc4:	3344      	adds	r3, #68	; 0x44
 8003cc6:	4299      	cmp	r1, r3
 8003cc8:	d002      	beq.n	8003cd0 <__sflush_r+0x98>
 8003cca:	0028      	movs	r0, r5
 8003ccc:	f7ff fb06 	bl	80032dc <_free_r>
 8003cd0:	2000      	movs	r0, #0
 8003cd2:	6360      	str	r0, [r4, #52]	; 0x34
 8003cd4:	e7bd      	b.n	8003c52 <__sflush_r+0x1a>
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	0028      	movs	r0, r5
 8003cda:	6a21      	ldr	r1, [r4, #32]
 8003cdc:	47b8      	blx	r7
 8003cde:	1c43      	adds	r3, r0, #1
 8003ce0:	d1c5      	bne.n	8003c6e <__sflush_r+0x36>
 8003ce2:	682b      	ldr	r3, [r5, #0]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d0c2      	beq.n	8003c6e <__sflush_r+0x36>
 8003ce8:	2b1d      	cmp	r3, #29
 8003cea:	d001      	beq.n	8003cf0 <__sflush_r+0xb8>
 8003cec:	2b16      	cmp	r3, #22
 8003cee:	d101      	bne.n	8003cf4 <__sflush_r+0xbc>
 8003cf0:	602e      	str	r6, [r5, #0]
 8003cf2:	e7ad      	b.n	8003c50 <__sflush_r+0x18>
 8003cf4:	2340      	movs	r3, #64	; 0x40
 8003cf6:	89a2      	ldrh	r2, [r4, #12]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	81a3      	strh	r3, [r4, #12]
 8003cfc:	e7a9      	b.n	8003c52 <__sflush_r+0x1a>
 8003cfe:	2340      	movs	r3, #64	; 0x40
 8003d00:	430b      	orrs	r3, r1
 8003d02:	e7fa      	b.n	8003cfa <__sflush_r+0xc2>
 8003d04:	690f      	ldr	r7, [r1, #16]
 8003d06:	2f00      	cmp	r7, #0
 8003d08:	d0a2      	beq.n	8003c50 <__sflush_r+0x18>
 8003d0a:	680a      	ldr	r2, [r1, #0]
 8003d0c:	600f      	str	r7, [r1, #0]
 8003d0e:	1bd2      	subs	r2, r2, r7
 8003d10:	9201      	str	r2, [sp, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	079b      	lsls	r3, r3, #30
 8003d16:	d100      	bne.n	8003d1a <__sflush_r+0xe2>
 8003d18:	694a      	ldr	r2, [r1, #20]
 8003d1a:	60a2      	str	r2, [r4, #8]
 8003d1c:	9b01      	ldr	r3, [sp, #4]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	dc00      	bgt.n	8003d24 <__sflush_r+0xec>
 8003d22:	e795      	b.n	8003c50 <__sflush_r+0x18>
 8003d24:	003a      	movs	r2, r7
 8003d26:	0028      	movs	r0, r5
 8003d28:	9b01      	ldr	r3, [sp, #4]
 8003d2a:	6a21      	ldr	r1, [r4, #32]
 8003d2c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003d2e:	47b0      	blx	r6
 8003d30:	2800      	cmp	r0, #0
 8003d32:	dc06      	bgt.n	8003d42 <__sflush_r+0x10a>
 8003d34:	2340      	movs	r3, #64	; 0x40
 8003d36:	2001      	movs	r0, #1
 8003d38:	89a2      	ldrh	r2, [r4, #12]
 8003d3a:	4240      	negs	r0, r0
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	81a3      	strh	r3, [r4, #12]
 8003d40:	e787      	b.n	8003c52 <__sflush_r+0x1a>
 8003d42:	9b01      	ldr	r3, [sp, #4]
 8003d44:	183f      	adds	r7, r7, r0
 8003d46:	1a1b      	subs	r3, r3, r0
 8003d48:	9301      	str	r3, [sp, #4]
 8003d4a:	e7e7      	b.n	8003d1c <__sflush_r+0xe4>
 8003d4c:	20400001 	.word	0x20400001

08003d50 <_fflush_r>:
 8003d50:	690b      	ldr	r3, [r1, #16]
 8003d52:	b570      	push	{r4, r5, r6, lr}
 8003d54:	0005      	movs	r5, r0
 8003d56:	000c      	movs	r4, r1
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d102      	bne.n	8003d62 <_fflush_r+0x12>
 8003d5c:	2500      	movs	r5, #0
 8003d5e:	0028      	movs	r0, r5
 8003d60:	bd70      	pop	{r4, r5, r6, pc}
 8003d62:	2800      	cmp	r0, #0
 8003d64:	d004      	beq.n	8003d70 <_fflush_r+0x20>
 8003d66:	6983      	ldr	r3, [r0, #24]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d101      	bne.n	8003d70 <_fflush_r+0x20>
 8003d6c:	f000 f892 	bl	8003e94 <__sinit>
 8003d70:	4b14      	ldr	r3, [pc, #80]	; (8003dc4 <_fflush_r+0x74>)
 8003d72:	429c      	cmp	r4, r3
 8003d74:	d11b      	bne.n	8003dae <_fflush_r+0x5e>
 8003d76:	686c      	ldr	r4, [r5, #4]
 8003d78:	220c      	movs	r2, #12
 8003d7a:	5ea3      	ldrsh	r3, [r4, r2]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d0ed      	beq.n	8003d5c <_fflush_r+0xc>
 8003d80:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003d82:	07d2      	lsls	r2, r2, #31
 8003d84:	d404      	bmi.n	8003d90 <_fflush_r+0x40>
 8003d86:	059b      	lsls	r3, r3, #22
 8003d88:	d402      	bmi.n	8003d90 <_fflush_r+0x40>
 8003d8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d8c:	f000 f923 	bl	8003fd6 <__retarget_lock_acquire_recursive>
 8003d90:	0028      	movs	r0, r5
 8003d92:	0021      	movs	r1, r4
 8003d94:	f7ff ff50 	bl	8003c38 <__sflush_r>
 8003d98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003d9a:	0005      	movs	r5, r0
 8003d9c:	07db      	lsls	r3, r3, #31
 8003d9e:	d4de      	bmi.n	8003d5e <_fflush_r+0xe>
 8003da0:	89a3      	ldrh	r3, [r4, #12]
 8003da2:	059b      	lsls	r3, r3, #22
 8003da4:	d4db      	bmi.n	8003d5e <_fflush_r+0xe>
 8003da6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003da8:	f000 f916 	bl	8003fd8 <__retarget_lock_release_recursive>
 8003dac:	e7d7      	b.n	8003d5e <_fflush_r+0xe>
 8003dae:	4b06      	ldr	r3, [pc, #24]	; (8003dc8 <_fflush_r+0x78>)
 8003db0:	429c      	cmp	r4, r3
 8003db2:	d101      	bne.n	8003db8 <_fflush_r+0x68>
 8003db4:	68ac      	ldr	r4, [r5, #8]
 8003db6:	e7df      	b.n	8003d78 <_fflush_r+0x28>
 8003db8:	4b04      	ldr	r3, [pc, #16]	; (8003dcc <_fflush_r+0x7c>)
 8003dba:	429c      	cmp	r4, r3
 8003dbc:	d1dc      	bne.n	8003d78 <_fflush_r+0x28>
 8003dbe:	68ec      	ldr	r4, [r5, #12]
 8003dc0:	e7da      	b.n	8003d78 <_fflush_r+0x28>
 8003dc2:	46c0      	nop			; (mov r8, r8)
 8003dc4:	08004468 	.word	0x08004468
 8003dc8:	08004488 	.word	0x08004488
 8003dcc:	08004448 	.word	0x08004448

08003dd0 <std>:
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	b510      	push	{r4, lr}
 8003dd4:	0004      	movs	r4, r0
 8003dd6:	6003      	str	r3, [r0, #0]
 8003dd8:	6043      	str	r3, [r0, #4]
 8003dda:	6083      	str	r3, [r0, #8]
 8003ddc:	8181      	strh	r1, [r0, #12]
 8003dde:	6643      	str	r3, [r0, #100]	; 0x64
 8003de0:	0019      	movs	r1, r3
 8003de2:	81c2      	strh	r2, [r0, #14]
 8003de4:	6103      	str	r3, [r0, #16]
 8003de6:	6143      	str	r3, [r0, #20]
 8003de8:	6183      	str	r3, [r0, #24]
 8003dea:	2208      	movs	r2, #8
 8003dec:	305c      	adds	r0, #92	; 0x5c
 8003dee:	f7ff fa05 	bl	80031fc <memset>
 8003df2:	4b05      	ldr	r3, [pc, #20]	; (8003e08 <std+0x38>)
 8003df4:	6224      	str	r4, [r4, #32]
 8003df6:	6263      	str	r3, [r4, #36]	; 0x24
 8003df8:	4b04      	ldr	r3, [pc, #16]	; (8003e0c <std+0x3c>)
 8003dfa:	62a3      	str	r3, [r4, #40]	; 0x28
 8003dfc:	4b04      	ldr	r3, [pc, #16]	; (8003e10 <std+0x40>)
 8003dfe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003e00:	4b04      	ldr	r3, [pc, #16]	; (8003e14 <std+0x44>)
 8003e02:	6323      	str	r3, [r4, #48]	; 0x30
 8003e04:	bd10      	pop	{r4, pc}
 8003e06:	46c0      	nop			; (mov r8, r8)
 8003e08:	08004181 	.word	0x08004181
 8003e0c:	080041a9 	.word	0x080041a9
 8003e10:	080041e1 	.word	0x080041e1
 8003e14:	0800420d 	.word	0x0800420d

08003e18 <_cleanup_r>:
 8003e18:	b510      	push	{r4, lr}
 8003e1a:	4902      	ldr	r1, [pc, #8]	; (8003e24 <_cleanup_r+0xc>)
 8003e1c:	f000 f8ba 	bl	8003f94 <_fwalk_reent>
 8003e20:	bd10      	pop	{r4, pc}
 8003e22:	46c0      	nop			; (mov r8, r8)
 8003e24:	08003d51 	.word	0x08003d51

08003e28 <__sfmoreglue>:
 8003e28:	b570      	push	{r4, r5, r6, lr}
 8003e2a:	2568      	movs	r5, #104	; 0x68
 8003e2c:	1e4a      	subs	r2, r1, #1
 8003e2e:	4355      	muls	r5, r2
 8003e30:	000e      	movs	r6, r1
 8003e32:	0029      	movs	r1, r5
 8003e34:	3174      	adds	r1, #116	; 0x74
 8003e36:	f7ff fabd 	bl	80033b4 <_malloc_r>
 8003e3a:	1e04      	subs	r4, r0, #0
 8003e3c:	d008      	beq.n	8003e50 <__sfmoreglue+0x28>
 8003e3e:	2100      	movs	r1, #0
 8003e40:	002a      	movs	r2, r5
 8003e42:	6001      	str	r1, [r0, #0]
 8003e44:	6046      	str	r6, [r0, #4]
 8003e46:	300c      	adds	r0, #12
 8003e48:	60a0      	str	r0, [r4, #8]
 8003e4a:	3268      	adds	r2, #104	; 0x68
 8003e4c:	f7ff f9d6 	bl	80031fc <memset>
 8003e50:	0020      	movs	r0, r4
 8003e52:	bd70      	pop	{r4, r5, r6, pc}

08003e54 <__sfp_lock_acquire>:
 8003e54:	b510      	push	{r4, lr}
 8003e56:	4802      	ldr	r0, [pc, #8]	; (8003e60 <__sfp_lock_acquire+0xc>)
 8003e58:	f000 f8bd 	bl	8003fd6 <__retarget_lock_acquire_recursive>
 8003e5c:	bd10      	pop	{r4, pc}
 8003e5e:	46c0      	nop			; (mov r8, r8)
 8003e60:	200001f1 	.word	0x200001f1

08003e64 <__sfp_lock_release>:
 8003e64:	b510      	push	{r4, lr}
 8003e66:	4802      	ldr	r0, [pc, #8]	; (8003e70 <__sfp_lock_release+0xc>)
 8003e68:	f000 f8b6 	bl	8003fd8 <__retarget_lock_release_recursive>
 8003e6c:	bd10      	pop	{r4, pc}
 8003e6e:	46c0      	nop			; (mov r8, r8)
 8003e70:	200001f1 	.word	0x200001f1

08003e74 <__sinit_lock_acquire>:
 8003e74:	b510      	push	{r4, lr}
 8003e76:	4802      	ldr	r0, [pc, #8]	; (8003e80 <__sinit_lock_acquire+0xc>)
 8003e78:	f000 f8ad 	bl	8003fd6 <__retarget_lock_acquire_recursive>
 8003e7c:	bd10      	pop	{r4, pc}
 8003e7e:	46c0      	nop			; (mov r8, r8)
 8003e80:	200001f2 	.word	0x200001f2

08003e84 <__sinit_lock_release>:
 8003e84:	b510      	push	{r4, lr}
 8003e86:	4802      	ldr	r0, [pc, #8]	; (8003e90 <__sinit_lock_release+0xc>)
 8003e88:	f000 f8a6 	bl	8003fd8 <__retarget_lock_release_recursive>
 8003e8c:	bd10      	pop	{r4, pc}
 8003e8e:	46c0      	nop			; (mov r8, r8)
 8003e90:	200001f2 	.word	0x200001f2

08003e94 <__sinit>:
 8003e94:	b513      	push	{r0, r1, r4, lr}
 8003e96:	0004      	movs	r4, r0
 8003e98:	f7ff ffec 	bl	8003e74 <__sinit_lock_acquire>
 8003e9c:	69a3      	ldr	r3, [r4, #24]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d002      	beq.n	8003ea8 <__sinit+0x14>
 8003ea2:	f7ff ffef 	bl	8003e84 <__sinit_lock_release>
 8003ea6:	bd13      	pop	{r0, r1, r4, pc}
 8003ea8:	64a3      	str	r3, [r4, #72]	; 0x48
 8003eaa:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003eac:	6523      	str	r3, [r4, #80]	; 0x50
 8003eae:	4b13      	ldr	r3, [pc, #76]	; (8003efc <__sinit+0x68>)
 8003eb0:	4a13      	ldr	r2, [pc, #76]	; (8003f00 <__sinit+0x6c>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	62a2      	str	r2, [r4, #40]	; 0x28
 8003eb6:	9301      	str	r3, [sp, #4]
 8003eb8:	42a3      	cmp	r3, r4
 8003eba:	d101      	bne.n	8003ec0 <__sinit+0x2c>
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	61a3      	str	r3, [r4, #24]
 8003ec0:	0020      	movs	r0, r4
 8003ec2:	f000 f81f 	bl	8003f04 <__sfp>
 8003ec6:	6060      	str	r0, [r4, #4]
 8003ec8:	0020      	movs	r0, r4
 8003eca:	f000 f81b 	bl	8003f04 <__sfp>
 8003ece:	60a0      	str	r0, [r4, #8]
 8003ed0:	0020      	movs	r0, r4
 8003ed2:	f000 f817 	bl	8003f04 <__sfp>
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	2104      	movs	r1, #4
 8003eda:	60e0      	str	r0, [r4, #12]
 8003edc:	6860      	ldr	r0, [r4, #4]
 8003ede:	f7ff ff77 	bl	8003dd0 <std>
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	2109      	movs	r1, #9
 8003ee6:	68a0      	ldr	r0, [r4, #8]
 8003ee8:	f7ff ff72 	bl	8003dd0 <std>
 8003eec:	2202      	movs	r2, #2
 8003eee:	2112      	movs	r1, #18
 8003ef0:	68e0      	ldr	r0, [r4, #12]
 8003ef2:	f7ff ff6d 	bl	8003dd0 <std>
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	61a3      	str	r3, [r4, #24]
 8003efa:	e7d2      	b.n	8003ea2 <__sinit+0xe>
 8003efc:	08004360 	.word	0x08004360
 8003f00:	08003e19 	.word	0x08003e19

08003f04 <__sfp>:
 8003f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f06:	0007      	movs	r7, r0
 8003f08:	f7ff ffa4 	bl	8003e54 <__sfp_lock_acquire>
 8003f0c:	4b1f      	ldr	r3, [pc, #124]	; (8003f8c <__sfp+0x88>)
 8003f0e:	681e      	ldr	r6, [r3, #0]
 8003f10:	69b3      	ldr	r3, [r6, #24]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d102      	bne.n	8003f1c <__sfp+0x18>
 8003f16:	0030      	movs	r0, r6
 8003f18:	f7ff ffbc 	bl	8003e94 <__sinit>
 8003f1c:	3648      	adds	r6, #72	; 0x48
 8003f1e:	68b4      	ldr	r4, [r6, #8]
 8003f20:	6873      	ldr	r3, [r6, #4]
 8003f22:	3b01      	subs	r3, #1
 8003f24:	d504      	bpl.n	8003f30 <__sfp+0x2c>
 8003f26:	6833      	ldr	r3, [r6, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d022      	beq.n	8003f72 <__sfp+0x6e>
 8003f2c:	6836      	ldr	r6, [r6, #0]
 8003f2e:	e7f6      	b.n	8003f1e <__sfp+0x1a>
 8003f30:	220c      	movs	r2, #12
 8003f32:	5ea5      	ldrsh	r5, [r4, r2]
 8003f34:	2d00      	cmp	r5, #0
 8003f36:	d11a      	bne.n	8003f6e <__sfp+0x6a>
 8003f38:	0020      	movs	r0, r4
 8003f3a:	4b15      	ldr	r3, [pc, #84]	; (8003f90 <__sfp+0x8c>)
 8003f3c:	3058      	adds	r0, #88	; 0x58
 8003f3e:	60e3      	str	r3, [r4, #12]
 8003f40:	6665      	str	r5, [r4, #100]	; 0x64
 8003f42:	f000 f847 	bl	8003fd4 <__retarget_lock_init_recursive>
 8003f46:	f7ff ff8d 	bl	8003e64 <__sfp_lock_release>
 8003f4a:	0020      	movs	r0, r4
 8003f4c:	2208      	movs	r2, #8
 8003f4e:	0029      	movs	r1, r5
 8003f50:	6025      	str	r5, [r4, #0]
 8003f52:	60a5      	str	r5, [r4, #8]
 8003f54:	6065      	str	r5, [r4, #4]
 8003f56:	6125      	str	r5, [r4, #16]
 8003f58:	6165      	str	r5, [r4, #20]
 8003f5a:	61a5      	str	r5, [r4, #24]
 8003f5c:	305c      	adds	r0, #92	; 0x5c
 8003f5e:	f7ff f94d 	bl	80031fc <memset>
 8003f62:	6365      	str	r5, [r4, #52]	; 0x34
 8003f64:	63a5      	str	r5, [r4, #56]	; 0x38
 8003f66:	64a5      	str	r5, [r4, #72]	; 0x48
 8003f68:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003f6a:	0020      	movs	r0, r4
 8003f6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f6e:	3468      	adds	r4, #104	; 0x68
 8003f70:	e7d7      	b.n	8003f22 <__sfp+0x1e>
 8003f72:	2104      	movs	r1, #4
 8003f74:	0038      	movs	r0, r7
 8003f76:	f7ff ff57 	bl	8003e28 <__sfmoreglue>
 8003f7a:	1e04      	subs	r4, r0, #0
 8003f7c:	6030      	str	r0, [r6, #0]
 8003f7e:	d1d5      	bne.n	8003f2c <__sfp+0x28>
 8003f80:	f7ff ff70 	bl	8003e64 <__sfp_lock_release>
 8003f84:	230c      	movs	r3, #12
 8003f86:	603b      	str	r3, [r7, #0]
 8003f88:	e7ef      	b.n	8003f6a <__sfp+0x66>
 8003f8a:	46c0      	nop			; (mov r8, r8)
 8003f8c:	08004360 	.word	0x08004360
 8003f90:	ffff0001 	.word	0xffff0001

08003f94 <_fwalk_reent>:
 8003f94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f96:	0004      	movs	r4, r0
 8003f98:	0006      	movs	r6, r0
 8003f9a:	2700      	movs	r7, #0
 8003f9c:	9101      	str	r1, [sp, #4]
 8003f9e:	3448      	adds	r4, #72	; 0x48
 8003fa0:	6863      	ldr	r3, [r4, #4]
 8003fa2:	68a5      	ldr	r5, [r4, #8]
 8003fa4:	9300      	str	r3, [sp, #0]
 8003fa6:	9b00      	ldr	r3, [sp, #0]
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	9300      	str	r3, [sp, #0]
 8003fac:	d504      	bpl.n	8003fb8 <_fwalk_reent+0x24>
 8003fae:	6824      	ldr	r4, [r4, #0]
 8003fb0:	2c00      	cmp	r4, #0
 8003fb2:	d1f5      	bne.n	8003fa0 <_fwalk_reent+0xc>
 8003fb4:	0038      	movs	r0, r7
 8003fb6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003fb8:	89ab      	ldrh	r3, [r5, #12]
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d908      	bls.n	8003fd0 <_fwalk_reent+0x3c>
 8003fbe:	220e      	movs	r2, #14
 8003fc0:	5eab      	ldrsh	r3, [r5, r2]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	d004      	beq.n	8003fd0 <_fwalk_reent+0x3c>
 8003fc6:	0029      	movs	r1, r5
 8003fc8:	0030      	movs	r0, r6
 8003fca:	9b01      	ldr	r3, [sp, #4]
 8003fcc:	4798      	blx	r3
 8003fce:	4307      	orrs	r7, r0
 8003fd0:	3568      	adds	r5, #104	; 0x68
 8003fd2:	e7e8      	b.n	8003fa6 <_fwalk_reent+0x12>

08003fd4 <__retarget_lock_init_recursive>:
 8003fd4:	4770      	bx	lr

08003fd6 <__retarget_lock_acquire_recursive>:
 8003fd6:	4770      	bx	lr

08003fd8 <__retarget_lock_release_recursive>:
 8003fd8:	4770      	bx	lr
	...

08003fdc <__swhatbuf_r>:
 8003fdc:	b570      	push	{r4, r5, r6, lr}
 8003fde:	000e      	movs	r6, r1
 8003fe0:	001d      	movs	r5, r3
 8003fe2:	230e      	movs	r3, #14
 8003fe4:	5ec9      	ldrsh	r1, [r1, r3]
 8003fe6:	0014      	movs	r4, r2
 8003fe8:	b096      	sub	sp, #88	; 0x58
 8003fea:	2900      	cmp	r1, #0
 8003fec:	da08      	bge.n	8004000 <__swhatbuf_r+0x24>
 8003fee:	220c      	movs	r2, #12
 8003ff0:	5eb3      	ldrsh	r3, [r6, r2]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	602a      	str	r2, [r5, #0]
 8003ff6:	061b      	lsls	r3, r3, #24
 8003ff8:	d411      	bmi.n	800401e <__swhatbuf_r+0x42>
 8003ffa:	2380      	movs	r3, #128	; 0x80
 8003ffc:	00db      	lsls	r3, r3, #3
 8003ffe:	e00f      	b.n	8004020 <__swhatbuf_r+0x44>
 8004000:	466a      	mov	r2, sp
 8004002:	f000 f92f 	bl	8004264 <_fstat_r>
 8004006:	2800      	cmp	r0, #0
 8004008:	dbf1      	blt.n	8003fee <__swhatbuf_r+0x12>
 800400a:	23f0      	movs	r3, #240	; 0xf0
 800400c:	9901      	ldr	r1, [sp, #4]
 800400e:	021b      	lsls	r3, r3, #8
 8004010:	4019      	ands	r1, r3
 8004012:	4b05      	ldr	r3, [pc, #20]	; (8004028 <__swhatbuf_r+0x4c>)
 8004014:	18c9      	adds	r1, r1, r3
 8004016:	424b      	negs	r3, r1
 8004018:	4159      	adcs	r1, r3
 800401a:	6029      	str	r1, [r5, #0]
 800401c:	e7ed      	b.n	8003ffa <__swhatbuf_r+0x1e>
 800401e:	2340      	movs	r3, #64	; 0x40
 8004020:	2000      	movs	r0, #0
 8004022:	6023      	str	r3, [r4, #0]
 8004024:	b016      	add	sp, #88	; 0x58
 8004026:	bd70      	pop	{r4, r5, r6, pc}
 8004028:	ffffe000 	.word	0xffffe000

0800402c <__smakebuf_r>:
 800402c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800402e:	2602      	movs	r6, #2
 8004030:	898b      	ldrh	r3, [r1, #12]
 8004032:	0005      	movs	r5, r0
 8004034:	000c      	movs	r4, r1
 8004036:	4233      	tst	r3, r6
 8004038:	d006      	beq.n	8004048 <__smakebuf_r+0x1c>
 800403a:	0023      	movs	r3, r4
 800403c:	3347      	adds	r3, #71	; 0x47
 800403e:	6023      	str	r3, [r4, #0]
 8004040:	6123      	str	r3, [r4, #16]
 8004042:	2301      	movs	r3, #1
 8004044:	6163      	str	r3, [r4, #20]
 8004046:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004048:	466a      	mov	r2, sp
 800404a:	ab01      	add	r3, sp, #4
 800404c:	f7ff ffc6 	bl	8003fdc <__swhatbuf_r>
 8004050:	9900      	ldr	r1, [sp, #0]
 8004052:	0007      	movs	r7, r0
 8004054:	0028      	movs	r0, r5
 8004056:	f7ff f9ad 	bl	80033b4 <_malloc_r>
 800405a:	2800      	cmp	r0, #0
 800405c:	d108      	bne.n	8004070 <__smakebuf_r+0x44>
 800405e:	220c      	movs	r2, #12
 8004060:	5ea3      	ldrsh	r3, [r4, r2]
 8004062:	059a      	lsls	r2, r3, #22
 8004064:	d4ef      	bmi.n	8004046 <__smakebuf_r+0x1a>
 8004066:	2203      	movs	r2, #3
 8004068:	4393      	bics	r3, r2
 800406a:	431e      	orrs	r6, r3
 800406c:	81a6      	strh	r6, [r4, #12]
 800406e:	e7e4      	b.n	800403a <__smakebuf_r+0xe>
 8004070:	4b0f      	ldr	r3, [pc, #60]	; (80040b0 <__smakebuf_r+0x84>)
 8004072:	62ab      	str	r3, [r5, #40]	; 0x28
 8004074:	2380      	movs	r3, #128	; 0x80
 8004076:	89a2      	ldrh	r2, [r4, #12]
 8004078:	6020      	str	r0, [r4, #0]
 800407a:	4313      	orrs	r3, r2
 800407c:	81a3      	strh	r3, [r4, #12]
 800407e:	9b00      	ldr	r3, [sp, #0]
 8004080:	6120      	str	r0, [r4, #16]
 8004082:	6163      	str	r3, [r4, #20]
 8004084:	9b01      	ldr	r3, [sp, #4]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00d      	beq.n	80040a6 <__smakebuf_r+0x7a>
 800408a:	0028      	movs	r0, r5
 800408c:	230e      	movs	r3, #14
 800408e:	5ee1      	ldrsh	r1, [r4, r3]
 8004090:	f000 f8fa 	bl	8004288 <_isatty_r>
 8004094:	2800      	cmp	r0, #0
 8004096:	d006      	beq.n	80040a6 <__smakebuf_r+0x7a>
 8004098:	2203      	movs	r2, #3
 800409a:	89a3      	ldrh	r3, [r4, #12]
 800409c:	4393      	bics	r3, r2
 800409e:	001a      	movs	r2, r3
 80040a0:	2301      	movs	r3, #1
 80040a2:	4313      	orrs	r3, r2
 80040a4:	81a3      	strh	r3, [r4, #12]
 80040a6:	89a0      	ldrh	r0, [r4, #12]
 80040a8:	4307      	orrs	r7, r0
 80040aa:	81a7      	strh	r7, [r4, #12]
 80040ac:	e7cb      	b.n	8004046 <__smakebuf_r+0x1a>
 80040ae:	46c0      	nop			; (mov r8, r8)
 80040b0:	08003e19 	.word	0x08003e19

080040b4 <memchr>:
 80040b4:	b2c9      	uxtb	r1, r1
 80040b6:	1882      	adds	r2, r0, r2
 80040b8:	4290      	cmp	r0, r2
 80040ba:	d101      	bne.n	80040c0 <memchr+0xc>
 80040bc:	2000      	movs	r0, #0
 80040be:	4770      	bx	lr
 80040c0:	7803      	ldrb	r3, [r0, #0]
 80040c2:	428b      	cmp	r3, r1
 80040c4:	d0fb      	beq.n	80040be <memchr+0xa>
 80040c6:	3001      	adds	r0, #1
 80040c8:	e7f6      	b.n	80040b8 <memchr+0x4>
	...

080040cc <__malloc_lock>:
 80040cc:	b510      	push	{r4, lr}
 80040ce:	4802      	ldr	r0, [pc, #8]	; (80040d8 <__malloc_lock+0xc>)
 80040d0:	f7ff ff81 	bl	8003fd6 <__retarget_lock_acquire_recursive>
 80040d4:	bd10      	pop	{r4, pc}
 80040d6:	46c0      	nop			; (mov r8, r8)
 80040d8:	200001f0 	.word	0x200001f0

080040dc <__malloc_unlock>:
 80040dc:	b510      	push	{r4, lr}
 80040de:	4802      	ldr	r0, [pc, #8]	; (80040e8 <__malloc_unlock+0xc>)
 80040e0:	f7ff ff7a 	bl	8003fd8 <__retarget_lock_release_recursive>
 80040e4:	bd10      	pop	{r4, pc}
 80040e6:	46c0      	nop			; (mov r8, r8)
 80040e8:	200001f0 	.word	0x200001f0

080040ec <_raise_r>:
 80040ec:	b570      	push	{r4, r5, r6, lr}
 80040ee:	0004      	movs	r4, r0
 80040f0:	000d      	movs	r5, r1
 80040f2:	291f      	cmp	r1, #31
 80040f4:	d904      	bls.n	8004100 <_raise_r+0x14>
 80040f6:	2316      	movs	r3, #22
 80040f8:	6003      	str	r3, [r0, #0]
 80040fa:	2001      	movs	r0, #1
 80040fc:	4240      	negs	r0, r0
 80040fe:	bd70      	pop	{r4, r5, r6, pc}
 8004100:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004102:	2b00      	cmp	r3, #0
 8004104:	d004      	beq.n	8004110 <_raise_r+0x24>
 8004106:	008a      	lsls	r2, r1, #2
 8004108:	189b      	adds	r3, r3, r2
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	2a00      	cmp	r2, #0
 800410e:	d108      	bne.n	8004122 <_raise_r+0x36>
 8004110:	0020      	movs	r0, r4
 8004112:	f000 f831 	bl	8004178 <_getpid_r>
 8004116:	002a      	movs	r2, r5
 8004118:	0001      	movs	r1, r0
 800411a:	0020      	movs	r0, r4
 800411c:	f000 f81a 	bl	8004154 <_kill_r>
 8004120:	e7ed      	b.n	80040fe <_raise_r+0x12>
 8004122:	2000      	movs	r0, #0
 8004124:	2a01      	cmp	r2, #1
 8004126:	d0ea      	beq.n	80040fe <_raise_r+0x12>
 8004128:	1c51      	adds	r1, r2, #1
 800412a:	d103      	bne.n	8004134 <_raise_r+0x48>
 800412c:	2316      	movs	r3, #22
 800412e:	3001      	adds	r0, #1
 8004130:	6023      	str	r3, [r4, #0]
 8004132:	e7e4      	b.n	80040fe <_raise_r+0x12>
 8004134:	2400      	movs	r4, #0
 8004136:	0028      	movs	r0, r5
 8004138:	601c      	str	r4, [r3, #0]
 800413a:	4790      	blx	r2
 800413c:	0020      	movs	r0, r4
 800413e:	e7de      	b.n	80040fe <_raise_r+0x12>

08004140 <raise>:
 8004140:	b510      	push	{r4, lr}
 8004142:	4b03      	ldr	r3, [pc, #12]	; (8004150 <raise+0x10>)
 8004144:	0001      	movs	r1, r0
 8004146:	6818      	ldr	r0, [r3, #0]
 8004148:	f7ff ffd0 	bl	80040ec <_raise_r>
 800414c:	bd10      	pop	{r4, pc}
 800414e:	46c0      	nop			; (mov r8, r8)
 8004150:	2000000c 	.word	0x2000000c

08004154 <_kill_r>:
 8004154:	2300      	movs	r3, #0
 8004156:	b570      	push	{r4, r5, r6, lr}
 8004158:	4d06      	ldr	r5, [pc, #24]	; (8004174 <_kill_r+0x20>)
 800415a:	0004      	movs	r4, r0
 800415c:	0008      	movs	r0, r1
 800415e:	0011      	movs	r1, r2
 8004160:	602b      	str	r3, [r5, #0]
 8004162:	f7fc fe29 	bl	8000db8 <_kill>
 8004166:	1c43      	adds	r3, r0, #1
 8004168:	d103      	bne.n	8004172 <_kill_r+0x1e>
 800416a:	682b      	ldr	r3, [r5, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d000      	beq.n	8004172 <_kill_r+0x1e>
 8004170:	6023      	str	r3, [r4, #0]
 8004172:	bd70      	pop	{r4, r5, r6, pc}
 8004174:	200001f4 	.word	0x200001f4

08004178 <_getpid_r>:
 8004178:	b510      	push	{r4, lr}
 800417a:	f7fc fe17 	bl	8000dac <_getpid>
 800417e:	bd10      	pop	{r4, pc}

08004180 <__sread>:
 8004180:	b570      	push	{r4, r5, r6, lr}
 8004182:	000c      	movs	r4, r1
 8004184:	250e      	movs	r5, #14
 8004186:	5f49      	ldrsh	r1, [r1, r5]
 8004188:	f000 f8a4 	bl	80042d4 <_read_r>
 800418c:	2800      	cmp	r0, #0
 800418e:	db03      	blt.n	8004198 <__sread+0x18>
 8004190:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004192:	181b      	adds	r3, r3, r0
 8004194:	6563      	str	r3, [r4, #84]	; 0x54
 8004196:	bd70      	pop	{r4, r5, r6, pc}
 8004198:	89a3      	ldrh	r3, [r4, #12]
 800419a:	4a02      	ldr	r2, [pc, #8]	; (80041a4 <__sread+0x24>)
 800419c:	4013      	ands	r3, r2
 800419e:	81a3      	strh	r3, [r4, #12]
 80041a0:	e7f9      	b.n	8004196 <__sread+0x16>
 80041a2:	46c0      	nop			; (mov r8, r8)
 80041a4:	ffffefff 	.word	0xffffefff

080041a8 <__swrite>:
 80041a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041aa:	001f      	movs	r7, r3
 80041ac:	898b      	ldrh	r3, [r1, #12]
 80041ae:	0005      	movs	r5, r0
 80041b0:	000c      	movs	r4, r1
 80041b2:	0016      	movs	r6, r2
 80041b4:	05db      	lsls	r3, r3, #23
 80041b6:	d505      	bpl.n	80041c4 <__swrite+0x1c>
 80041b8:	230e      	movs	r3, #14
 80041ba:	5ec9      	ldrsh	r1, [r1, r3]
 80041bc:	2200      	movs	r2, #0
 80041be:	2302      	movs	r3, #2
 80041c0:	f000 f874 	bl	80042ac <_lseek_r>
 80041c4:	89a3      	ldrh	r3, [r4, #12]
 80041c6:	4a05      	ldr	r2, [pc, #20]	; (80041dc <__swrite+0x34>)
 80041c8:	0028      	movs	r0, r5
 80041ca:	4013      	ands	r3, r2
 80041cc:	81a3      	strh	r3, [r4, #12]
 80041ce:	0032      	movs	r2, r6
 80041d0:	230e      	movs	r3, #14
 80041d2:	5ee1      	ldrsh	r1, [r4, r3]
 80041d4:	003b      	movs	r3, r7
 80041d6:	f000 f81f 	bl	8004218 <_write_r>
 80041da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041dc:	ffffefff 	.word	0xffffefff

080041e0 <__sseek>:
 80041e0:	b570      	push	{r4, r5, r6, lr}
 80041e2:	000c      	movs	r4, r1
 80041e4:	250e      	movs	r5, #14
 80041e6:	5f49      	ldrsh	r1, [r1, r5]
 80041e8:	f000 f860 	bl	80042ac <_lseek_r>
 80041ec:	89a3      	ldrh	r3, [r4, #12]
 80041ee:	1c42      	adds	r2, r0, #1
 80041f0:	d103      	bne.n	80041fa <__sseek+0x1a>
 80041f2:	4a05      	ldr	r2, [pc, #20]	; (8004208 <__sseek+0x28>)
 80041f4:	4013      	ands	r3, r2
 80041f6:	81a3      	strh	r3, [r4, #12]
 80041f8:	bd70      	pop	{r4, r5, r6, pc}
 80041fa:	2280      	movs	r2, #128	; 0x80
 80041fc:	0152      	lsls	r2, r2, #5
 80041fe:	4313      	orrs	r3, r2
 8004200:	81a3      	strh	r3, [r4, #12]
 8004202:	6560      	str	r0, [r4, #84]	; 0x54
 8004204:	e7f8      	b.n	80041f8 <__sseek+0x18>
 8004206:	46c0      	nop			; (mov r8, r8)
 8004208:	ffffefff 	.word	0xffffefff

0800420c <__sclose>:
 800420c:	b510      	push	{r4, lr}
 800420e:	230e      	movs	r3, #14
 8004210:	5ec9      	ldrsh	r1, [r1, r3]
 8004212:	f000 f815 	bl	8004240 <_close_r>
 8004216:	bd10      	pop	{r4, pc}

08004218 <_write_r>:
 8004218:	b570      	push	{r4, r5, r6, lr}
 800421a:	0004      	movs	r4, r0
 800421c:	0008      	movs	r0, r1
 800421e:	0011      	movs	r1, r2
 8004220:	001a      	movs	r2, r3
 8004222:	2300      	movs	r3, #0
 8004224:	4d05      	ldr	r5, [pc, #20]	; (800423c <_write_r+0x24>)
 8004226:	602b      	str	r3, [r5, #0]
 8004228:	f7fc fdff 	bl	8000e2a <_write>
 800422c:	1c43      	adds	r3, r0, #1
 800422e:	d103      	bne.n	8004238 <_write_r+0x20>
 8004230:	682b      	ldr	r3, [r5, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d000      	beq.n	8004238 <_write_r+0x20>
 8004236:	6023      	str	r3, [r4, #0]
 8004238:	bd70      	pop	{r4, r5, r6, pc}
 800423a:	46c0      	nop			; (mov r8, r8)
 800423c:	200001f4 	.word	0x200001f4

08004240 <_close_r>:
 8004240:	2300      	movs	r3, #0
 8004242:	b570      	push	{r4, r5, r6, lr}
 8004244:	4d06      	ldr	r5, [pc, #24]	; (8004260 <_close_r+0x20>)
 8004246:	0004      	movs	r4, r0
 8004248:	0008      	movs	r0, r1
 800424a:	602b      	str	r3, [r5, #0]
 800424c:	f7fc fe09 	bl	8000e62 <_close>
 8004250:	1c43      	adds	r3, r0, #1
 8004252:	d103      	bne.n	800425c <_close_r+0x1c>
 8004254:	682b      	ldr	r3, [r5, #0]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d000      	beq.n	800425c <_close_r+0x1c>
 800425a:	6023      	str	r3, [r4, #0]
 800425c:	bd70      	pop	{r4, r5, r6, pc}
 800425e:	46c0      	nop			; (mov r8, r8)
 8004260:	200001f4 	.word	0x200001f4

08004264 <_fstat_r>:
 8004264:	2300      	movs	r3, #0
 8004266:	b570      	push	{r4, r5, r6, lr}
 8004268:	4d06      	ldr	r5, [pc, #24]	; (8004284 <_fstat_r+0x20>)
 800426a:	0004      	movs	r4, r0
 800426c:	0008      	movs	r0, r1
 800426e:	0011      	movs	r1, r2
 8004270:	602b      	str	r3, [r5, #0]
 8004272:	f7fc fe00 	bl	8000e76 <_fstat>
 8004276:	1c43      	adds	r3, r0, #1
 8004278:	d103      	bne.n	8004282 <_fstat_r+0x1e>
 800427a:	682b      	ldr	r3, [r5, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d000      	beq.n	8004282 <_fstat_r+0x1e>
 8004280:	6023      	str	r3, [r4, #0]
 8004282:	bd70      	pop	{r4, r5, r6, pc}
 8004284:	200001f4 	.word	0x200001f4

08004288 <_isatty_r>:
 8004288:	2300      	movs	r3, #0
 800428a:	b570      	push	{r4, r5, r6, lr}
 800428c:	4d06      	ldr	r5, [pc, #24]	; (80042a8 <_isatty_r+0x20>)
 800428e:	0004      	movs	r4, r0
 8004290:	0008      	movs	r0, r1
 8004292:	602b      	str	r3, [r5, #0]
 8004294:	f7fc fdfd 	bl	8000e92 <_isatty>
 8004298:	1c43      	adds	r3, r0, #1
 800429a:	d103      	bne.n	80042a4 <_isatty_r+0x1c>
 800429c:	682b      	ldr	r3, [r5, #0]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d000      	beq.n	80042a4 <_isatty_r+0x1c>
 80042a2:	6023      	str	r3, [r4, #0]
 80042a4:	bd70      	pop	{r4, r5, r6, pc}
 80042a6:	46c0      	nop			; (mov r8, r8)
 80042a8:	200001f4 	.word	0x200001f4

080042ac <_lseek_r>:
 80042ac:	b570      	push	{r4, r5, r6, lr}
 80042ae:	0004      	movs	r4, r0
 80042b0:	0008      	movs	r0, r1
 80042b2:	0011      	movs	r1, r2
 80042b4:	001a      	movs	r2, r3
 80042b6:	2300      	movs	r3, #0
 80042b8:	4d05      	ldr	r5, [pc, #20]	; (80042d0 <_lseek_r+0x24>)
 80042ba:	602b      	str	r3, [r5, #0]
 80042bc:	f7fc fdf2 	bl	8000ea4 <_lseek>
 80042c0:	1c43      	adds	r3, r0, #1
 80042c2:	d103      	bne.n	80042cc <_lseek_r+0x20>
 80042c4:	682b      	ldr	r3, [r5, #0]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d000      	beq.n	80042cc <_lseek_r+0x20>
 80042ca:	6023      	str	r3, [r4, #0]
 80042cc:	bd70      	pop	{r4, r5, r6, pc}
 80042ce:	46c0      	nop			; (mov r8, r8)
 80042d0:	200001f4 	.word	0x200001f4

080042d4 <_read_r>:
 80042d4:	b570      	push	{r4, r5, r6, lr}
 80042d6:	0004      	movs	r4, r0
 80042d8:	0008      	movs	r0, r1
 80042da:	0011      	movs	r1, r2
 80042dc:	001a      	movs	r2, r3
 80042de:	2300      	movs	r3, #0
 80042e0:	4d05      	ldr	r5, [pc, #20]	; (80042f8 <_read_r+0x24>)
 80042e2:	602b      	str	r3, [r5, #0]
 80042e4:	f7fc fd84 	bl	8000df0 <_read>
 80042e8:	1c43      	adds	r3, r0, #1
 80042ea:	d103      	bne.n	80042f4 <_read_r+0x20>
 80042ec:	682b      	ldr	r3, [r5, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d000      	beq.n	80042f4 <_read_r+0x20>
 80042f2:	6023      	str	r3, [r4, #0]
 80042f4:	bd70      	pop	{r4, r5, r6, pc}
 80042f6:	46c0      	nop			; (mov r8, r8)
 80042f8:	200001f4 	.word	0x200001f4

080042fc <_init>:
 80042fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042fe:	46c0      	nop			; (mov r8, r8)
 8004300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004302:	bc08      	pop	{r3}
 8004304:	469e      	mov	lr, r3
 8004306:	4770      	bx	lr

08004308 <_fini>:
 8004308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800430a:	46c0      	nop			; (mov r8, r8)
 800430c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800430e:	bc08      	pop	{r3}
 8004310:	469e      	mov	lr, r3
 8004312:	4770      	bx	lr
