{
  "Top": "convolve_2d",
  "RtlTop": "convolve_2d",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_array_partition convolve_2d ",
      "set_directive_array_partition convolve_2d ",
      "set_directive_array_partition convolve_2d ",
      "set_directive_interface convolve_2d ",
      "set_directive_interface convolve_2d ",
      "set_directive_interface convolve_2d ",
      "set_directive_pipeline convolve_2d\/convolve_2d_label0 ",
      "set_directive_pipeline convolve_2d\/convolve_2d_label1 ",
      "set_directive_unroll convolve_2d\/convolve_2d_label2 ",
      "set_directive_pipeline convolve ",
      "set_directive_unroll convolve\/convolve_label3 ",
      "set_directive_dataflow convolve_2d "
    ],
    "DirectiveInfo": [
      "array_partition convolve_2d {{partition positionBooleanCmd} {variable positionBooleanTextRequiredwindow} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition convolve_2d {{partition positionBooleanCmd} {variable positionBooleanTextRequiredline_buf} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition convolve_2d {{partition positionBooleanCmd} {variable positionBooleanTextRequiredright} {complete positionBoolean0type} {dim 1}} {}",
      "interface convolve_2d {{bram positionBoolean0mode} {port positionBooleanTextRequiredkernel}} {}",
      "interface convolve_2d {{axis positionBoolean0mode} {register positionBoolean1} {both positionBoolean0register_mode} {port positionBooleanTextRequiredin_stream}} {}",
      "interface convolve_2d {{axis positionBoolean0mode} {register positionBoolean1} {both positionBoolean0register_mode} {port positionBooleanTextRequiredout_stream}} {}",
      "pipeline convolve_2d\/convolve_2d_label0 {} {}",
      "pipeline convolve_2d\/convolve_2d_label1 {} {}",
      "unroll convolve_2d\/convolve_2d_label2 {} {}",
      "pipeline convolve {} {}",
      "unroll convolve\/convolve_label3 {} {}",
      "dataflow convolve_2d {} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "144",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "convolve_2d",
    "Version": "1.0",
    "DisplayName": "Convolve_2d",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/convolve_2d.cpp"],
    "Vhdl": [
      "impl\/vhdl\/convolve.vhd",
      "impl\/vhdl\/Loop_1_proc10.vhd",
      "impl\/vhdl\/Loop_1_proc10_linbkb.vhd",
      "impl\/vhdl\/convolve_2d.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/convolve.v",
      "impl\/verilog\/Loop_1_proc10.v",
      "impl\/verilog\/Loop_1_proc10_linbkb.v",
      "impl\/verilog\/convolve_2d.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/Hoc_tap\/Nam3_2024_2025\/Ki1\/PhanCungChoDL\/Conv2D\/conv2Dbuf\/conv2Dbuffer\/solution1\/.autopilot\/db\/convolve_2d.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "out_stream_V in_stream_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_stream_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_stream_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "kernel": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "kernel",
      "mem_width": "32",
      "mem_depth": "9",
      "mem_ports": "a b",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "DIN": {
          "Type": "integer signed",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      }
    },
    "out_stream_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_stream_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    }
  },
  "RtlPorts": {
    "out_stream_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "kernel_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "kernel_EN_A": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "kernel_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "kernel_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "kernel_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "kernel_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "kernel_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "kernel_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "kernel_EN_B": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "kernel_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "kernel_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "kernel_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "kernel_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "kernel_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "out_stream_V": {
      "interfaceRef": "out_stream_V",
      "dir": "out",
      "firstOutLatency": "12"
    },
    "in_stream_V": {
      "interfaceRef": "in_stream_V",
      "dir": "in"
    },
    "kernel": {
      "interfaceRef": "kernel",
      "dir": "inout"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "convolve_2d",
      "Instances": [{
          "ModuleName": "Loop_1_proc10",
          "InstanceName": "Loop_1_proc10_U0",
          "Instances": [{
              "ModuleName": "convolve",
              "InstanceName": "grp_convolve_fu_229"
            }]
        }]
    },
    "Metrics": {
      "convolve": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "5",
          "PipelineDepth": "8",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.742"
        },
        "Area": {
          "DSP48E": "27",
          "FF": "839",
          "LUT": "567",
          "BRAM_18K": "0"
        }
      },
      "Loop_1_proc10": {
        "Latency": {
          "LatencyBest": "144",
          "LatencyAvg": "144",
          "LatencyWorst": "144",
          "PipelineII": "144",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.742"
        },
        "Loops": [
          {
            "Name": "L_convolve_2d_label0",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "L_convolve_2d_label1",
            "TripCount": "25",
            "Latency": "130",
            "PipelineII": "5",
            "PipelineDepth": "11"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "27",
          "FF": "1544",
          "LUT": "1051"
        }
      },
      "convolve_2d": {
        "Latency": {
          "LatencyBest": "144",
          "LatencyAvg": "144",
          "LatencyWorst": "144",
          "PipelineII": "145",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.742"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "27",
          "FF": "1544",
          "LUT": "1051"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "convolve_2d",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-12-18 16:29:04 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
