/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [21:0] _01_;
  reg [7:0] _02_;
  reg [2:0] _03_;
  wire [22:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_2z[1] ? _00_ : celloutsig_1_8z;
  assign celloutsig_1_18z = celloutsig_1_3z ? celloutsig_1_10z : celloutsig_1_1z;
  assign celloutsig_0_6z = ~(celloutsig_0_5z & celloutsig_0_3z);
  assign celloutsig_0_14z = ~(celloutsig_0_9z[4] & celloutsig_0_3z);
  assign celloutsig_0_22z = ~(in_data[74] & celloutsig_0_0z[16]);
  assign celloutsig_0_27z = !(celloutsig_0_9z[2] ? celloutsig_0_5z : celloutsig_0_11z[2]);
  assign celloutsig_0_60z = celloutsig_0_6z | ~(celloutsig_0_32z);
  assign celloutsig_0_1z = celloutsig_0_0z[19] | ~(celloutsig_0_0z[4]);
  assign celloutsig_0_61z = celloutsig_0_35z[0] ^ celloutsig_0_15z[1];
  assign celloutsig_1_1z = in_data[131] ^ in_data[179];
  assign celloutsig_0_12z = celloutsig_0_9z[1] ^ celloutsig_0_2z;
  assign celloutsig_0_3z = celloutsig_0_2z ^ celloutsig_0_1z;
  assign celloutsig_0_10z = ~(celloutsig_0_3z ^ celloutsig_0_6z);
  assign celloutsig_0_16z = ~(celloutsig_0_7z ^ celloutsig_0_8z[2]);
  assign celloutsig_0_17z = ~(celloutsig_0_4z ^ celloutsig_0_8z[0]);
  reg [21:0] _19_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _19_ <= 22'h000000;
    else _19_ <= in_data[122:101];
  assign { _01_[21:20], _00_, _01_[18:0] } = _19_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 8'h00;
    else _02_ <= in_data[182:175];
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_4z };
  assign celloutsig_1_4z = { in_data[183:172], celloutsig_1_0z, celloutsig_1_1z } / { 1'h1, celloutsig_1_2z[6:0], celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_0z[19:16], celloutsig_0_4z } / { 1'h1, celloutsig_0_0z[17:14] };
  assign celloutsig_0_4z = in_data[90:79] >= in_data[48:37];
  assign celloutsig_1_8z = _01_[15:2] > { _01_[7:3], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_11z, _02_, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z } > in_data[180:145];
  assign celloutsig_0_31z = { celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_22z, _03_ } > { in_data[71], celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_18z = { in_data[46:38], celloutsig_0_4z, celloutsig_0_17z } <= { celloutsig_0_15z[1], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_32z = { celloutsig_0_0z[21], celloutsig_0_31z, celloutsig_0_27z } <= celloutsig_0_28z[6:4];
  assign celloutsig_1_11z = { _01_[5:2], celloutsig_1_6z, celloutsig_1_8z } && celloutsig_1_2z[6:1];
  assign celloutsig_0_20z = celloutsig_0_11z && celloutsig_0_0z[7:5];
  assign celloutsig_1_0z = in_data[106:103] % { 1'h1, in_data[147:145] };
  assign celloutsig_0_13z = { in_data[10:1], celloutsig_0_7z, celloutsig_0_12z } % { 1'h1, celloutsig_0_0z[14:4] };
  assign celloutsig_0_28z = { celloutsig_0_15z[3:1], celloutsig_0_17z, _03_, celloutsig_0_14z } * { in_data[11:8], _03_, celloutsig_0_25z };
  assign celloutsig_0_19z = { in_data[41:31], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_6z } !== { celloutsig_0_0z[10:0], celloutsig_0_8z };
  assign celloutsig_0_25z = celloutsig_0_13z[8:4] !== { celloutsig_0_13z[2:1], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_6z } !== celloutsig_0_0z[13:11];
  assign celloutsig_1_14z = ~ { in_data[179:173], celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_1_6z = | { _00_, _01_[18:14], celloutsig_1_0z };
  assign celloutsig_0_7z = | { celloutsig_0_0z[10:8], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_2z = | celloutsig_0_0z[17:3];
  assign celloutsig_1_7z = celloutsig_1_4z[13:10] << celloutsig_1_4z[6:3];
  assign celloutsig_0_15z = { celloutsig_0_2z, celloutsig_0_11z } >> celloutsig_0_13z[10:7];
  assign celloutsig_0_0z = in_data[56:34] >>> in_data[28:6];
  assign celloutsig_0_35z = { celloutsig_0_0z[20:16], celloutsig_0_20z } >>> { celloutsig_0_13z[9:6], celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_1_2z = in_data[189:181] - { celloutsig_1_0z[3], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z } - celloutsig_0_0z[11:7];
  assign celloutsig_0_11z = { celloutsig_0_9z[2:1], celloutsig_0_1z } - { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_5z = ~((celloutsig_0_4z & celloutsig_0_0z[14]) | (celloutsig_0_2z & celloutsig_0_1z));
  assign celloutsig_1_3z = ~((in_data[133] & celloutsig_1_2z[7]) | (celloutsig_1_2z[4] & celloutsig_1_1z));
  assign _01_[19] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
