Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sun Jan 27 21:32:40 2019
| Host             : Drew running 64-bit major release  (build 9200)
| Command          : report_power -file mc_top_wrapper_power_routed.rpt -pb mc_top_wrapper_power_summary_routed.pb -rpx mc_top_wrapper_power_routed.rpx
| Design           : mc_top_wrapper
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.767        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.695        |
| Device Static (W)        | 0.071        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 81.2         |
| Junction Temperature (C) | 28.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.050 |       43 |       --- |             --- |
| Slice Logic              |     0.016 |    15314 |       --- |             --- |
|   LUT as Logic           |     0.014 |     5248 |     32600 |           16.10 |
|   Register               |    <0.001 |     6342 |     65200 |            9.73 |
|   LUT as Distributed RAM |    <0.001 |     1092 |      9600 |           11.38 |
|   CARRY4                 |    <0.001 |      186 |      8150 |            2.28 |
|   F7/F8 Muxes            |    <0.001 |      183 |     32600 |            0.56 |
|   LUT as Shift Register  |    <0.001 |      200 |      9600 |            2.08 |
|   Others                 |    <0.001 |      486 |       --- |             --- |
| Signals                  |     0.023 |    11648 |       --- |             --- |
| Block RAM                |     0.002 |        3 |        75 |            4.00 |
| MMCM                     |     0.099 |        1 |         5 |           20.00 |
| PLL                      |     0.115 |        1 |         5 |           20.00 |
| I/O                      |     0.273 |       50 |       210 |           23.81 |
| PHASER                   |     0.114 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.071 |          |           |                 |
| Total                    |     0.767 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.143 |       0.132 |      0.011 |
| Vccaux    |       1.800 |     0.235 |       0.222 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.120 |       0.119 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                 | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_pll_i                                                                                                                                                   | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |             6.2 |
| clk_pll_i_1                                                                                                                                                 | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |             6.2 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                   |            33.0 |
| ddr_clock                                                                                                                                                   | ddr_clock                                                                                                                                                                                                              |            10.0 |
| freq_refclk                                                                                                                                                 | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.5 |
| freq_refclk_1                                                                                                                                               | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.5 |
| iserdes_clkdiv                                                                                                                                              | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            12.3 |
| iserdes_clkdiv_1                                                                                                                                            | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            12.3 |
| iserdes_clkdiv_2                                                                                                                                            | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            12.3 |
| iserdes_clkdiv_3                                                                                                                                            | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            12.3 |
| mem_refclk                                                                                                                                                  | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             3.1 |
| mem_refclk_1                                                                                                                                                | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             3.1 |
| mmcm_clkout0                                                                                                                                                | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                                 |             5.0 |
| mmcm_clkout0_1                                                                                                                                              | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                                 |             5.0 |
| oserdes_clk                                                                                                                                                 | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             3.1 |
| oserdes_clk_1                                                                                                                                               | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             3.1 |
| oserdes_clk_2                                                                                                                                               | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             3.1 |
| oserdes_clk_3                                                                                                                                               | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             3.1 |
| oserdes_clk_4                                                                                                                                               | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             3.1 |
| oserdes_clk_5                                                                                                                                               | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             3.1 |
| oserdes_clk_6                                                                                                                                               | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             3.1 |
| oserdes_clk_7                                                                                                                                               | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             3.1 |
| oserdes_clkdiv                                                                                                                                              | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             6.2 |
| oserdes_clkdiv_1                                                                                                                                            | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             6.2 |
| oserdes_clkdiv_2                                                                                                                                            | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |             6.2 |
| oserdes_clkdiv_3                                                                                                                                            | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |             6.2 |
| oserdes_clkdiv_4                                                                                                                                            | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             6.2 |
| oserdes_clkdiv_5                                                                                                                                            | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             6.2 |
| oserdes_clkdiv_6                                                                                                                                            | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             6.2 |
| oserdes_clkdiv_7                                                                                                                                            | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             6.2 |
| pll_clk3_out                                                                                                                                                | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |             6.2 |
| pll_clk3_out_1                                                                                                                                              | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |             6.2 |
| pll_clkfbout                                                                                                                                                | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |            10.0 |
| pll_clkfbout_1                                                                                                                                              | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |            10.0 |
| sync_pulse                                                                                                                                                  | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            49.2 |
| sync_pulse_1                                                                                                                                                | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            49.2 |
| sys_clk_pin                                                                                                                                                 | ddr_clock                                                                                                                                                                                                              |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk   | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1 | mc_top_i/mig_7series_0/u_mc_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             3.1 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| mc_top_wrapper                     |     0.695 |
|   dbg_hub                          |     0.004 |
|     inst                           |     0.004 |
|       BSCANID.u_xsdbm_id           |     0.004 |
|   mc_top_i                         |     0.691 |
|     jtag_master                    |     0.023 |
|       inst                         |     0.023 |
|     mig_7series_0                  |     0.668 |
|       u_mc_top_mig_7series_0_0_mig |     0.664 |
+------------------------------------+-----------+


