/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x58)
#define image_0_initialization_task        (0x58)
#define image_0_start_task_update_fifo_us_read_1st_wakeup_request        (0xe64)
#define image_0_update_fifo_us_read_1st_wakeup_request        (0xe64)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x2720)
#define image_0_ghost_reporting_1st_wakeup_request        (0x2720)
#define image_0_start_task_us_tx_task_1st_wakeup_request        (0x7d0)
#define image_0_us_tx_task_1st_wakeup_request        (0x7d0)
#define image_0_us_tx_task_wakeup_request        (0x7d0)
#define image_0_start_task_epon_update_fifo_read_1st_wakeup_request        (0x10f4)
#define image_0_epon_update_fifo_read_1st_wakeup_request        (0x10f4)
#define image_0_start_task_epon_tx_task_wakeup_request        (0x2af4)
#define image_0_epon_tx_task_wakeup_request        (0x2af4)
#define image_0_start_task_budget_allocator_us_1st_wakeup_request        (0x1168)
#define image_0_budget_allocator_us_1st_wakeup_request        (0x1168)
#define image_0_start_task_debug_routine        (0x98)
#define image_0_debug_routine        (0x98)
#define image_0_start_task_gpon_control_wakeup_request        (0x5f0)
#define image_0_gpon_control_wakeup_request        (0x5f0)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x199c)
#define image_0_ds_tx_task_wakeup_request        (0x199c)
#define image_0_start_task_ovl_budget_allocator_1st_wakeup_request        (0x21d8)
#define image_0_ovl_budget_allocator_1st_wakeup_request        (0x21d8)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x2588)
#define image_0_flush_task_1st_wakeup_request        (0x2588)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x1708)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x1708)
#define image_0_start_task_budget_allocator_ds_1st_wakeup_request        (0x1d24)
#define image_0_budget_allocator_ds_1st_wakeup_request        (0x1d24)
#define image_0_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x2bf0)
#define image_0_service_queues_update_fifo_read_1st_wakeup_request        (0x2bf0)
#define image_0_start_task_service_queues_tx_task_wakeup_request        (0x2c80)
#define image_0_service_queues_tx_task_wakeup_request        (0x2c80)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x2ed8)
#define image_0_budget_allocator_1st_wakeup_request        (0x2ed8)
#define image_0_debug_routine_handler        (0xc)
#define image_0_scheduling_update_status        (0xc68)
#define image_0_scheduling_action_not_valid        (0xd64)
#define image_0_basic_scheduler_update_dwrr        (0x16e4)
#define image_0_ds_tx_scheduling_update_status        (0x1c48)
#define image_0_ds_tx_scheduling_action_not_valid        (0x1ccc)
#define image_0_complex_scheduler_update_dwrr_basic_schedulers        (0x2194)
#define image_0_complex_scheduler_update_dwrr_complex_schedulers        (0x21a4)
#define image_0_complex_scheduler_update_dwrr_queues        (0x21b4)
#define image_0_basic_rate_limiter_complex_scheduler        (0x2298)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0x22d0)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0x2304)
#define image_0_basic_rate_limiter_queue_with_bs        (0x2358)
#define image_0_ovl_rate_limiter        (0x2394)
#define image_0_complex_rate_limiter_queue_sir        (0x23a8)
#define image_0_complex_rate_limiter_queue_pir        (0x23e4)
#define image_0_complex_rate_limiter_basic_scheduler_sir        (0x2420)
#define image_0_complex_rate_limiter_basic_scheduler_pir        (0x245c)
#define image_0_scheduling_service_queues_update_status        (0x2dac)
#define image_0_scheduling_service_queues_action_not_valid        (0x2ea0)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_processing_wakeup_request        (0xe78)
#define image_1_processing_wakeup_request        (0xe78)
#define image_1_start_task_debug_routine        (0x50e0)
#define image_1_debug_routine        (0x50e0)
#define image_1_start_task_cpu_rx_wakeup_request        (0x604c)
#define image_1_cpu_rx_wakeup_request        (0x604c)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x636c)
#define image_1_cpu_recycle_wakeup_request        (0x636c)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x6870)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x6870)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x64c0)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x64c0)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x5204)
#define image_1_cpu_rx_copy_wakeup_request        (0x5204)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x6934)
#define image_1_spdsvc_gen_wakeup_request        (0x6934)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x7a68)
#define image_1_common_reprocessing_wakeup_request        (0x7a68)
#define image_1_debug_routine_handler        (0xc)
#define image_1_action_exception        (0x58)
#define image_1_processing_header_update_length_calc        (0x2bd8)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2ca4)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2cac)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2cb4)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2cc8)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2cd8)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2ce8)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2d08)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2d14)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2d38)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2d44)
#define image_1_tcam_cmd_ic_submit        (0x3e24)
#define image_1_tcam_cmd_outer_tpid        (0x3e68)
#define image_1_tcam_cmd_inner_tpid        (0x3e80)
#define image_1_tcam_cmd_ethertype        (0x3e98)
#define image_1_tcam_cmd_outer_vid        (0x3eb0)
#define image_1_tcam_cmd_inner_vid        (0x3ec8)
#define image_1_tcam_cmd_outer_pbit        (0x3ee0)
#define image_1_tcam_cmd_inner_pbit        (0x3ef8)
#define image_1_tcam_cmd_vlan_num        (0x3f10)
#define image_1_tcam_cmd_ip_protocol        (0x3f28)
#define image_1_tcam_cmd_l3_protocol        (0x3f40)
#define image_1_tcam_cmd_tos        (0x3f58)
#define image_1_tcam_cmd_network_layer        (0x3f70)
#define image_1_tcam_cmd_ingress_port        (0x3f90)
#define image_1_tcam_cmd_gem_flow        (0x3fa8)
#define image_1_tcam_cmd_ipv6_label        (0x3fc0)
#define image_1_tcam_cmd_src_ip        (0x3fec)
#define image_1_tcam_cmd_src_ipv6_masked        (0x4040)
#define image_1_tcam_cmd_dst_ip        (0x4074)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x40c8)
#define image_1_tcam_cmd_src_port        (0x40fc)
#define image_1_tcam_cmd_dst_port        (0x4114)
#define image_1_tcam_cmd_src_mac        (0x412c)
#define image_1_tcam_cmd_dst_mac        (0x4158)
#define image_1_tcam_cmd_generic_l2        (0x4184)
#define image_1_tcam_cmd_generic_l3        (0x41b8)
#define image_1_tcam_cmd_generic_l4        (0x41ec)
#define image_1_gpe_cmd_replace_16        (0x47b0)
#define image_1_gpe_cmd_replace_32        (0x47b8)
#define image_1_gpe_cmd_replace_bits_16        (0x47d0)
#define image_1_gpe_cmd_copy_bits_16        (0x47f0)
#define image_1_gpe_cmd_skip_if        (0x4820)
#define image_1_gpe_vlan_action_cmd_drop        (0x4840)
#define image_1_gpe_vlan_action_cmd_dscp        (0x4844)
#define image_1_gpe_vlan_action_cmd_mac_hdr_copy        (0x4894)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_processing_wakeup_request        (0xf9c)
#define image_2_processing_wakeup_request        (0xf9c)
#define image_2_start_task_cpu_tx_wakeup_request        (0x5204)
#define image_2_cpu_tx_wakeup_request        (0x5204)
#define image_2_cpu_tx_read_ring_indices        (0x5204)
#define image_2_start_task_debug_routine        (0x58)
#define image_2_debug_routine        (0x58)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x5784)
#define image_2_cpu_recycle_wakeup_request        (0x5784)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x5bc8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x5bc8)
#define image_2_start_task_dhd_tx_post_wakeup_request        (0x60cc)
#define image_2_dhd_tx_post_wakeup_request        (0x60cc)
#define image_2_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x6074)
#define image_2_dhd_tx_post_update_fifo_wakeup_request        (0x6074)
#define image_2_start_task_dhd_tx_complete_wakeup_request        (0x753c)
#define image_2_dhd_tx_complete_wakeup_request        (0x753c)
#define image_2_start_task_dhd_rx_complete_wakeup_request        (0x787c)
#define image_2_dhd_rx_complete_wakeup_request        (0x787c)
#define image_2_start_task_dhd_timer_1st_wakeup_request        (0x5c40)
#define image_2_dhd_timer_1st_wakeup_request        (0x5c40)
#define image_2_start_task_dhd_mcast_wakeup_request        (0x6cf8)
#define image_2_dhd_mcast_wakeup_request        (0x6cf8)
#define image_2_start_task_timer_common_task_wakeup_request        (0x73dc)
#define image_2_timer_common_task_wakeup_request        (0x73dc)
#define image_2_debug_routine_handler        (0xc)
#define image_2_action_exception        (0x17c)
#define image_2_processing_header_update_length_calc        (0x2cfc)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2dc8)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2dd0)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2dd8)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2dec)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2dfc)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2e0c)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2e2c)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2e38)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2e5c)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2e68)
#define image_2_tcam_cmd_ic_submit        (0x3f48)
#define image_2_tcam_cmd_outer_tpid        (0x3f8c)
#define image_2_tcam_cmd_inner_tpid        (0x3fa4)
#define image_2_tcam_cmd_ethertype        (0x3fbc)
#define image_2_tcam_cmd_outer_vid        (0x3fd4)
#define image_2_tcam_cmd_inner_vid        (0x3fec)
#define image_2_tcam_cmd_outer_pbit        (0x4004)
#define image_2_tcam_cmd_inner_pbit        (0x401c)
#define image_2_tcam_cmd_vlan_num        (0x4034)
#define image_2_tcam_cmd_ip_protocol        (0x404c)
#define image_2_tcam_cmd_l3_protocol        (0x4064)
#define image_2_tcam_cmd_tos        (0x407c)
#define image_2_tcam_cmd_network_layer        (0x4094)
#define image_2_tcam_cmd_ingress_port        (0x40b4)
#define image_2_tcam_cmd_gem_flow        (0x40cc)
#define image_2_tcam_cmd_ipv6_label        (0x40e4)
#define image_2_tcam_cmd_src_ip        (0x4110)
#define image_2_tcam_cmd_src_ipv6_masked        (0x4164)
#define image_2_tcam_cmd_dst_ip        (0x4198)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x41ec)
#define image_2_tcam_cmd_src_port        (0x4220)
#define image_2_tcam_cmd_dst_port        (0x4238)
#define image_2_tcam_cmd_src_mac        (0x4250)
#define image_2_tcam_cmd_dst_mac        (0x427c)
#define image_2_tcam_cmd_generic_l2        (0x42a8)
#define image_2_tcam_cmd_generic_l3        (0x42dc)
#define image_2_tcam_cmd_generic_l4        (0x4310)
#define image_2_gpe_cmd_replace_16        (0x48d4)
#define image_2_gpe_cmd_replace_32        (0x48dc)
#define image_2_gpe_cmd_replace_bits_16        (0x48f4)
#define image_2_gpe_cmd_copy_bits_16        (0x4914)
#define image_2_gpe_cmd_skip_if        (0x4944)
#define image_2_gpe_vlan_action_cmd_drop        (0x4964)
#define image_2_gpe_vlan_action_cmd_dscp        (0x4968)
#define image_2_gpe_vlan_action_cmd_mac_hdr_copy        (0x49b8)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4074, 0x4198}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x40c8, 0x41ec}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4158, 0x427c}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4114, 0x4238}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e98, 0x3fbc}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3fa8, 0x40cc}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4184, 0x42a8}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x41b8, 0x42dc}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x41ec, 0x4310}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e24, 0x3f48}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f90, 0x40b4}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ef8, 0x401c}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e80, 0x3fa4}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ec8, 0x3fec}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f28, 0x404c}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3fc0, 0x40e4}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f40, 0x4064}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f70, 0x4094}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ee0, 0x4004}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e68, 0x3f8c}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3eb0, 0x3fd4}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3fec, 0x4110}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4040, 0x4164}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x412c, 0x4250}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x40fc, 0x4220}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f58, 0x407c}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f10, 0x4034}

#endif

