<div>
    <p>
        <strong>WITH EFFECT FROM THE ACADEMIC YEAR 2011 - 2012</strong>
    </p>
    <p>
        <strong>CS 204</strong>
    </p>
    <p>
        <strong>COMPUTER ARCHITECTURE</strong>
    </p>
    <table border="0" cellpadding="0" cellspacing="0">
        <tbody>
            <tr>
                <td valign="bottom" width="271">
                    <p>
                        Instruction
                    </p>
                </td>
                <td valign="bottom" width="65">
                    <p align="right">
                        4
                    </p>
                </td>
                <td valign="bottom" width="116">
                    <p>
                        Periods per week
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="271">
                    <p>
                        Duration of University Examination
                    </p>
                </td>
                <td valign="bottom" width="65">
                    <p align="right">
                        3
                    </p>
                </td>
                <td valign="bottom" width="116">
                    <p>
                        Hours
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="271">
                    <p>
                        University Examination
                    </p>
                </td>
                <td valign="bottom" width="65">
                    <p align="right">
                        75
                    </p>
                </td>
                <td valign="bottom" width="116">
                    <p>
                        Marks
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="271">
                    <p>
                        Sessional
                    </p>
                </td>
                <td valign="bottom" width="65">
                    <p align="right">
                        25
                    </p>
                </td>
                <td valign="bottom" width="116">
                    <p>
                        Marks
                    </p>
                </td>
            </tr>
        </tbody>
    </table>
    <p>
        <strong>UNIT-I</strong>
    </p>
    <p>
        <strong>Register Transfer and Microoperations: </strong>
        Register transfer language,<strong> </strong>Register Transfer, Bus and, Memory Transfers, Arithmetic Microoperations: Binary Adder, Subtractor, Binary
        Incrementer, Arithmetic Circuit<strong>.</strong> Logic Microoperations: List of Logic Microoperations, hardware Implementation. Arithmetic. Logic
        Shift unit.
    </p>
    <p>
        <strong>Basic Computer Organization and Design: Instruction Codes: </strong>
        Stored<strong> </strong>program organization, Indirect Address. Computer Registers: Common Bus System. Computer Instructions: Instruction Set
        Completeness. Timing and Control, Instruction Cycle: Fetch and Decode, Register Reference Instructions. Memory Reference Instructions: Example
        Instructions, Control Flow Chart. Input-Output and Interrupt: Configuration, Instructions, Program Interrupt, Interrupt Cycle. Complete Computer
        Description. Design of Basic Computer, Basics of Accumulator Logic.
    </p>
    <p>
        <strong>UNIT-II</strong>
    </p>
    <p>
        <strong>Microprogrammed Control: </strong>
        Control Memory, Address Sequencing: Control<strong> </strong>Branching Mapping of Instruction, Subroutines. Microprogram Example: Computer
        Configuration, Microinstruction Format, Symbolic Microinstructions.The Fetch Routine, Symbolic Microprogram, Binary Microprogram. Design of Control
        Unit: Microprogram Sequencer Central Processing Unit: General Register Organization: Control World Stack Organization: Register Stack, Memory Stack,
        Reverse Polish Notation, Evaluation of Expressions. Instruction Formats: Three, Two, One, Zero Address Instructions, RISC Instructions. Addressing
        Modes. DataTransfer and Manipulation: Data Transfer Instructions, Data Manipulation Instruction, Arithmetic Instruction Logical, Shift and Bit
        Manipulation Instructions.
    </p>

</div>

<div>
    <p>
       
        Program Control: Status Bit Conditions, Conditional Branch Instructions Subroutine Call and Return, Program Interrupt, Types of Interrupts, Reduced
        Instruction Set Computer: CISC.
    </p>
    <p>
        Characteristics, RISC Characteristics, Overlapped Register Windows.
    </p>
    <p>
        <strong>UNI-III</strong>
    </p>
    <p>
        <strong>Pipeline and Vector Processing: </strong>
        Parallel Processing, Pipelining, Instruction<strong> </strong>Pipeline, RISC Pipeline, Vector Processing: Vector Operations, Matrix Multiplication,
        Memory Interleaving, Super Computers. Array Processors: Attached Array Processor, SIMD Array Processor.
    </p>
    <p>
        <strong>Computer Arithmetic: </strong>
        Addition and Subtraction: With Signed Magnitude<strong> </strong>Data, Implementation and algorithm, Addition and Subtraction with 2’s Complement Data.
        Multiplication Algorithms with signed magnitude data, algorithm, Booth’s algorithm, Array multiplier. Division Algorithms with signed magnitude data,
        divide overflow, algorithm. Floating Point Arithmetic Operations, Decimal Arithmetic Unit: BCD Adder, Subtractor.
    </p>
    <p>
        <strong>UNIT-IV</strong>
    </p>
    <p>
        <strong>Input Output Organization: </strong>
        Input-Output Interface: I/O Bus and Interface<strong> </strong>Modqles, I/O Versus Memory Bus, Isolated vs Memory Mapped I/O. Asynchronous Data
        Transfer: Strobe Control, Handshaking, Asynchronous Serial Transfer, Asynchronous Communication Interface.
    </p>
    <p>
        <strong>Modes of Transfer: </strong>
        Programmed I/O, Interrupt driven I/O. Priority Interrupt:<strong> </strong>Daisy Chaining, Parallel Priority Interrupt, priority Encoder. Direct Memory
        Access<strong>:</strong> DMA Controller and Transfer. Input-Output Processor (lOP): CPU-IOP Communication, IBM 370 I/O Channel, Intel 8089-IOP. Serial
        Communication.
    </p>
    <p>
        <strong>UNIT-V</strong>
    </p>
    <p>
        <strong>Memory Organization: </strong>
Memory Hierarchy, Main Memory<strong>: </strong>RAM and ROM<strong> </strong>Chips, Address Map, Memory Connection to CPU. Auxiliary Memory        <strong>:</strong> Disks and Tapes. Associative Memory<strong>:</strong> Hardware Organization, Match Logic, Read. Operation and Write Operation. Cache
    </p>
    <p>
        <strong>Memory: </strong>
        Associative Mapping, Direct. Mapping, Set-Associative Mapping,<strong> </strong>Writing into Cache Initialization. Virtual Memory<strong>:</strong>
        Address and Memory Space, Address Mapping, Page Replacement.
    </p>
    <br clear="all"/>
    <p>
        <strong><em>Suggested Reading:</em></strong>
    </p>
    <p>
        1. M. Morris Mano, <em>Computer System Architecture,</em> 3<sup>rd</sup> edition, Pearson Education Asia, 2002.
    </p>
    <p>
        2. William Stallings, <em>Computer Organization &amp; Architecture</em>, 6<sup>th</sup> Edition, Pearson Education Asia, 2003.
    </p>
    <p>
        3. V.Carl Hamacher, Z.G Vranesic, S.G. Zaky, <em>Computer Organization,</em> McGraw Hill, 2004.
    </p>
    <p>
        4. David A. Patterson, John L. Hennessy, <em>Computer Organization and</em> <em>Design. </em>Morgan, Elsevier Inc, 2009.<em> </em>
    </p>
</div>
<br clear="all"/>

