/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
 * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
 */
#ifndef __FRC_REG_H__
#define __FRC_REG_H__

#define HME_TOP_OFFSET                 ((0x1000 - 0x1100) << 2)
#define HME_CMV_OFFSET                 ((0x1200 - 0x1300) << 2)
#define HME_CBV_OFFSET                 ((0x1400 - 0x1500) << 2)
#define HME_STAT_OFFSET                ((0x1600 - 0x1700) << 2)
#define LOSS_ENC_ME_OFFSET             ((0x0a00 - 0x0c00) << 2)
#define LOSS_DEC_ME_OFFSET             ((0x0b00 - 0x0c00) << 2)
#define LOSS_DEC_NR_LUMA_OFFSET        ((0x0d00 - 0x0c00) << 2)
#define LOSS_DEC_NR_CHRM_OFFSET        ((0x0e00 - 0x0c00) << 2)
#define LOSS_DEC_MEVP_CUR_OFFSET       ((0x2100 - 0x0c00) << 2)
#define LOSS_DEC_MEVP_NXT_OFFSET       ((0x2200 - 0x0c00) << 2)
#define LOSS_DEC_MEVP_PRE_OFFSET       ((0x2300 - 0x0c00) << 2)
#define LOSS_DEC_MC_LUMA_CUR_OFFSET    ((0x3500 - 0x0c00) << 2)
#define LOSS_DEC_MC_CHRM_CUR_OFFSET    ((0x3600 - 0x0c00) << 2)
#define LOSS_DEC_MC_LUMA_OFFSET        ((0x3700 - 0x0c00) << 2)
#define LOSS_DEC_MC_CHRM_OFFSET        ((0x3800 - 0x0c00) << 2)

#define FRC_TOP_SW_RESET	0x0000
#define FRC_REG_TOP_CTRL1	0x0001
#define FRC_INP_HOLD_CTRL	0x0002
#define FRC_OUT_HOLD_CTRL	0x0003
#define FRC_REG_TOP_CTRL4   0x0004
#define FRC_LINE_INT_CTRL0	0x0005
#define FRC_LINE_INT_CTRL1	0x0006
#define FRC_REG_TOP_CTRL7   0x0007
#define FRC_REG_TOP_CTRL8   0x0008
#define FRC_REG_TOP_CTRL9   0x0009
#define FRC_REG_TOP_CTRL10   0x000a
#define FRC_REG_TOP_CTRL11   0x000b
#define FRC_AUTO_RST_SEL	0x000c
#define FRC_REG_TOP_CTRL13   0x000d
#define FRC_REG_TOP_CTRL14   0x000e
#define FRC_REG_TOP_CTRL15   0x000f
#define FRC_REG_TOP_CTRL16   0x0010
#define FRC_REG_TOP_CTRL17   0x0011
#define FRC_REG_TOP_CTRL18   0x0012
#define FRC_REG_TOP_CTRL19   0x0013
#define FRC_FRM_VLD_LUT_2	0x0014
#define FRC_FRM_VLD_LUT_3	0x0015
#define FRC_FRM_VLD_LUT_4	0x0016
#define FRC_FRM_VLD_LUT_5	0x0017
#define FRC_FRM_VLD_LUT_6	0x0018
#define FRC_FRM_VLD_LUT_7	0x0019
#define FRC_RO_TOP_STAT1	0x0021
#define FRC_RO_TOP_STAT2    0x0022
#define FRC_RO_TOP_STAT3    0x0023
#define FRC_RO_TOP_STAT4    0x0024
#define FRC_SYNC_SW_RESETS	0x0025
#define FRC_REG_TOP_CTRL25    0x0026
#define FRC_REG_TOP_CTRL26    0x0027
#define FRC_REG_TOP_CTRL27    0x0028
#define FRC_REG_TOP_CTRL28    0x0029
#define FRC_REG_TOP_CTRL29    0x002a
#define FRC_REG_INP_INT_MASK   0x0030
#define FRC_REG_INP_INT_FLAG   0x0031
#define FRC_REG_INP_INT_CLR    0x0032
#define FRC_REG_OUT_INT_SEL    0x0033
#define FRC_REG_OUT_INT_MASK   0x0034
#define FRC_REG_OUT_INT_FLAG   0x0035
#define FRC_REG_OUT_INT_CLR    0x0036
#define FRC_REG_INT_VCNT_DLY    0x0037
#define FRC_INP_LINE_SEL	0x0038
#define FRC_REG_LINE_INT_MASK	0x0039
#define FRC_REG_LINE_INT_FLAG	0x003a
#define FRC_REG_LINE_INT_CLR	0x003b
#define FRC_REG_MODE_OPT	0x003d
#define FRC_TOTAL_NUM_MODE	0x003e
#define FRC_REG_BW_FRM_LINE_CNT    0x0040
#define FRC_REG_FRC0_R_BW_AVG    0x0041
#define FRC_REG_FRC0_R_BW_PEAK    0x0042
#define FRC_REG_FRC1_R_BW_AVG    0x0043
#define FRC_REG_FRC1_R_BW_PEAK    0x0044
#define FRC_REG_FRC2_R_BW_AVG    0x0045
#define FRC_REG_FRC2_R_BW_PEAK    0x0046
#define FRC_REG_FRC0_W_BW_AVG    0x0047
#define FRC_REG_FRC0_W_BW_PEAK    0x0048
#define FRC_REG_FRC1_W_BW_AVG    0x0049
#define FRC_REG_FRC1_W_BW_PEAK    0x004a
#define FRC_REG_INP_RESERVED     0x004b
#define FRC_REG_RST_CTRL     0x004c
#define FRC_RO_DBG0_STAT     0x004d
#define FRC_RO_DBG1_STAT     0x004e
#define FRC_RO_DBG2_STAT     0x004f
#define FRC_TOP_MISC_CTRL     0x0050
#define FRC_PROC_SIZE          0x0051
#define FRC_BE_CLR_FLAG         0x0054
#define FRC_REG_TOP_RESERVE0    0x0060
#define FRC_REG_TOP_RESERVE1    0x0061
#define FRC_REG_TOP_RESERVE2    0x0062
#define FRC_REG_TOP_RESERVE3    0x0063
#define FRC_REG_TOP_RESERVE4    0x0064
#define FRC_REG_TOP_RESERVE5    0x0065
#define FRC_REG_TOP_RESERVE6    0x0066
#define FRC_REG_TOP_RESERVE7    0x0067
#define FRC_REG_TOP_RESERVE8    0x0068
#define FRC_REG_TOP_RESERVE9    0x0069
#define FRC_REG_TOP_RESERVE10   0x006a
#define FRC_REG_TOP_RESERVE11   0x006b
#define FRC_REG_TOP_RESERVE12   0x006c
#define FRC_REG_TOP_RESERVE13   0x006d
#define FRC_REG_TOP_RESERVE14   0x006e
#define FRC_REG_TOP_RESERVE15   0x006f
#define FRC_TOP_LUT_ADDR      0x0080
#define FRC_TOP_LUT_DATA      0x0081
#define FRC_REG_INPUT_SIZE                     0x0100
#define FRC_REG_INPUT_FUL_IDX                  0x0101
#define FRC_REG_PAT_POINTER                    0x0102
#define FRC_REG_LOAD_ORG_FRAME_0               0x0103
#define FRC_REG_LOAD_ORG_FRAME_1               0x0104
#define FRC_REG_LOAD_ORG_FRAME_2               0x0105
#define FRC_REG_LOAD_ORG_FRAME_3               0x0106
#define FRC_REG_LOAD_ORG_FRAME_4               0x0107
#define FRC_REG_LOAD_ORG_FRAME_5               0x0108
#define FRC_REG_LOAD_ORG_FRAME_6               0x0109
#define FRC_REG_LOAD_ORG_FRAME_7               0x010a
#define FRC_REG_LOAD_ORG_FRAME_8               0x010b
#define FRC_REG_LOAD_ORG_FRAME_9               0x010c
#define FRC_REG_LOAD_ORG_FRAME_10              0x010d
#define FRC_REG_LOAD_ORG_FRAME_11              0x010e
#define FRC_REG_LOAD_ORG_FRAME_12              0x010f
#define FRC_REG_LOAD_ORG_FRAME_13             0x0110
#define FRC_REG_LOAD_ORG_FRAME_14             0x0111
#define FRC_REG_LOAD_ORG_FRAME_15             0x0112
#define FRC_REG_OUT_FID                       0x0113
#define FRC_REG_OUT_PHS                       0x0114
#define FRC_REG_OUT_FRAME_IDX                 0x0115
#define FRC_REG_PHS_TABLE                     0x0116
#define FRC_REG_FILM_PHS_1                    0x0117
#define FRC_REG_FILM_PHS_2                    0x0118
#define FRC_REG_BLACKBAR_XYXY_ST              0x0119
#define FRC_REG_BLACKBAR_XYXY_ED              0x011a
#define FRC_REG_BLACKBAR_XYXY_ME_ST           0x011b
#define FRC_REG_BLACKBAR_XYXY_ME_ED           0x011c
#define FRC_REG_DEMOWINDOW1_XYXY_ST           0x011d
#define FRC_REG_DEMOWINDOW1_XYXY_ED           0x011e
#define FRC_REG_DEMOWINDOW2_XYXY_ST           0x011f
#define FRC_REG_DEMOWINDOW2_XYXY_ED           0x0120
#define FRC_REG_DEMOWINDOW3_XYXY_ST           0x0121
#define FRC_REG_DEMOWINDOW3_XYXY_ED           0x0122
#define FRC_REG_DEMOWINDOW4_XYXY_ST           0x0123
#define FRC_REG_DEMOWINDOW4_XYXY_ED           0x0124
#define FRC_LOGO_BB_LFT_TOP                   0x0125
#define FRC_LOGO_BB_RIT_BOT                   0x0126
#define FRC_REG_MELOGO_BB_BLK_XYXY_ST         0x0127
#define FRC_REG_MELOGO_BB_BLK_XYXY_ED         0x0128
#define FRC_REG_DS_WIN_SETTING_LFT_TOP        0x0129
#define FRC_BBD_DS_WIN_SETTING_RIT_BOT        0x012a
#define FRC_REG_BLK_SIZE_XY                   0x012b
#define FRC_REG_BLK_SCALE                     0x012c
#define FRC_REG_ME_HME_SCALE                  0x012d
#define FRC_REG_CURSOR                        0x012e
#define FRC_REG_IP_CURSOR_0                   0x012f
#define FRC_REG_IP_CURSOR_1                   0x0130
#define FRC_REG_MC_CURSOR_0                   0x0131
#define FRC_REG_MC_CURSOR_1                   0x0132
#define FRC_REG_MC_CURSOR_2                   0x0133
#define FRC_REG_DEBUG_PATH_TOP_BOT_MOTION_POSI2        0x0134
#define FRC_REG_DEBUG_PATH_LFT_RIT_MOTION_POSI2        0x0135
#define FRC_REG_DEBUG_PATH_TOP_BOT_MOTION_POSI1        0x0136
#define FRC_REG_DEBUG_PATH_LFT_RIT_MOTION_POSI1        0x0137
#define FRC_REG_DEBUG_PATH_TOP_BOT_EDGE_POSI2        0x0138
#define FRC_REG_DEBUG_PATH_LFT_RIT_EDGE_POSI2        0x0139
#define FRC_REG_DEBUG_PATH_TOP_BOT_EDGE_POSI1        0x013a
#define FRC_REG_DEBUG_PATH_LFT_RIT_EDGE_POSI1        0x013b
#define FRC_REG_DEBUG_FALSE_COLOR             0x013c
#define FRC_REG_ME_DEBUG1                     0x013d
#define FRC_REG_ME_DEBUG2                     0x013e
#define FRC_REG_ME_DEBUG3                     0x013f
#define FRC_REG_VP_DEBUG1                     0x0140
#define FRC_REG_MC_DEBUG1                     0x0141
#define FRC_LOGO_DEBUG                        0x0142
#define FRC_BBD_DEBUG_LINE_EN                 0x0143
#define FRC_FRAME_BUFFER_NUM                  0x0144
#define FRC_REG_DEBUG_PATH_MV                 0x0145
#define FRC_REG_FWD_PHS                       0x0146
#define FRC_REG_FWD_FID                       0x0147
#define FRC_REG_FWD_FID_POSI                  0x0148
#define FRC_REG_LOAD_FRAME_FLAG_0             0x0149
#define FRC_REG_LOAD_FRAME_FLAG_1             0x014a
#define FRC_REG_FWD_FID_LUT_1_0               0x014b
#define FRC_REG_FWD_FID_LUT_2_0               0x014c
#define FRC_REG_FWD_FID_LUT_1_1               0x014d
#define FRC_REG_FWD_FID_LUT_2_1               0x014e
#define FRC_REG_FWD_FID_LUT_1_2               0x014f
#define FRC_REG_FWD_FID_LUT_2_2               0x0150
#define FRC_REG_FWD_FID_LUT_1_3               0x0151
#define FRC_REG_FWD_FID_LUT_2_3               0x0152
#define FRC_REG_FWD_FID_LUT_1_4               0x0153
#define FRC_REG_FWD_FID_LUT_2_4               0x0154
#define FRC_REG_FWD_FID_LUT_1_5               0x0155
#define FRC_REG_FWD_FID_LUT_2_5               0x0156
#define FRC_REG_FWD_FID_LUT_1_6               0x0157
#define FRC_REG_FWD_FID_LUT_2_6               0x0158
#define FRC_REG_FWD_FID_LUT_1_7               0x0159
#define FRC_REG_FWD_FID_LUT_2_7               0x015a
#define FRC_REG_FWD_FID_LUT_1_8               0x015b
#define FRC_REG_FWD_FID_LUT_2_8               0x015c
#define FRC_REG_FWD_FID_LUT_1_9               0x015d
#define FRC_REG_FWD_FID_LUT_2_9               0x015e
#define FRC_REG_FWD_FID_LUT_1_10              0x015f
#define FRC_REG_FWD_FID_LUT_2_10              0x0160
#define FRC_REG_FWD_FID_LUT_1_11              0x0161
#define FRC_REG_FWD_FID_LUT_2_11              0x0162
#define FRC_REG_FWD_FID_LUT_1_12              0x0163
#define FRC_REG_FWD_FID_LUT_2_12              0x0164
#define FRC_REG_FWD_FID_LUT_1_13              0x0165
#define FRC_REG_FWD_FID_LUT_2_13              0x0166
#define FRC_REG_FWD_FID_LUT_1_14              0x0167
#define FRC_REG_FWD_FID_LUT_2_14              0x0168
#define FRC_REG_FWD_FID_LUT_1_15              0x0169
#define FRC_REG_FWD_FID_LUT_2_15              0x016a
#define FRC_REG_FWD_PHS_ADJ                   0x016b
#define FRC_REG_FWD_TABLE_CNT_PHAOFS          0x016c
#define FRC_REG_PD_PAT_NUM                    0x016d
#define FRC_REG_FWD_SIGN_RO                   0x016e
#define FRC_REG_FWD_PHS_RO                    0x016f
#define FRC_INPUT_SIZE_ALIGN                  0x0170
#define FRC_BADEDIT_DBG0                      0x0181
#define FRC_BADEDIT_DBG1                      0x0182
#define FRC_REG_MC_YINFO_BADDR   0x0271
#define FRC_REG_MC_CINFO_BADDR   0x0272
#define FRC_REG_MC_VINFO_BADDR   0x0273
#define FRC_REG_ME_XINFO_BADDR   0x0274
#define FRC_REG_VP_MC_MV_ADDRX_0 0x027c
#define FRC_REG_VP_MC_MV_ADDRX_1 0x027d
#define FRC_REG_MC_YBUF_ADDRX_0   0x0280
#define FRC_REG_MC_YBUF_ADDRX_1   0x0281
#define FRC_REG_MC_YBUF_ADDRX_2   0x0282
#define FRC_REG_MC_YBUF_ADDRX_3   0x0283
#define FRC_REG_MC_YBUF_ADDRX_4   0x0284
#define FRC_REG_MC_YBUF_ADDRX_5   0x0285
#define FRC_REG_MC_YBUF_ADDRX_6   0x0286
#define FRC_REG_MC_YBUF_ADDRX_7   0x0287
#define FRC_REG_MC_YBUF_ADDRX_8   0x0288
#define FRC_REG_MC_YBUF_ADDRX_9   0x0289
#define FRC_REG_MC_YBUF_ADDRX_10  0x028a
#define FRC_REG_MC_YBUF_ADDRX_11  0x028b
#define FRC_REG_MC_YBUF_ADDRX_12  0x028c
#define FRC_REG_MC_YBUF_ADDRX_13  0x028d
#define FRC_REG_MC_YBUF_ADDRX_14  0x028e
#define FRC_REG_MC_YBUF_ADDRX_15  0x028f
#define FRC_REG_MC_CBUF_ADDRX_0   0x0290
#define FRC_REG_MC_CBUF_ADDRX_1   0x0291
#define FRC_REG_MC_CBUF_ADDRX_2   0x0292
#define FRC_REG_MC_CBUF_ADDRX_3   0x0293
#define FRC_REG_MC_CBUF_ADDRX_4   0x0294
#define FRC_REG_MC_CBUF_ADDRX_5   0x0295
#define FRC_REG_MC_CBUF_ADDRX_6   0x0296
#define FRC_REG_MC_CBUF_ADDRX_7   0x0297
#define FRC_REG_MC_CBUF_ADDRX_8   0x0298
#define FRC_REG_MC_CBUF_ADDRX_9   0x0299
#define FRC_REG_MC_CBUF_ADDRX_10  0x029a
#define FRC_REG_MC_CBUF_ADDRX_11  0x029b
#define FRC_REG_MC_CBUF_ADDRX_12  0x029c
#define FRC_REG_MC_CBUF_ADDRX_13  0x029d
#define FRC_REG_MC_CBUF_ADDRX_14  0x029e
#define FRC_REG_MC_CBUF_ADDRX_15  0x029f
#define FRC_REG_MC_VBUF_ADDRX_0   0x02a0
#define FRC_REG_MC_VBUF_ADDRX_1   0x02a1
#define FRC_REG_MC_VBUF_ADDRX_2   0x02a2
#define FRC_REG_MC_VBUF_ADDRX_3   0x02a3
#define FRC_REG_MC_VBUF_ADDRX_4   0x02a4
#define FRC_REG_MC_VBUF_ADDRX_5   0x02a5
#define FRC_REG_MC_VBUF_ADDRX_6   0x02a6
#define FRC_REG_MC_VBUF_ADDRX_7   0x02a7
#define FRC_REG_MC_VBUF_ADDRX_8   0x02a8
#define FRC_REG_MC_VBUF_ADDRX_9   0x02a9
#define FRC_REG_MC_VBUF_ADDRX_10  0x02aa
#define FRC_REG_MC_VBUF_ADDRX_11  0x02ab
#define FRC_REG_MC_VBUF_ADDRX_12  0x02ac
#define FRC_REG_MC_VBUF_ADDRX_13  0x02ad
#define FRC_REG_MC_VBUF_ADDRX_14  0x02ae
#define FRC_REG_MC_VBUF_ADDRX_15  0x02af
#define FRC_REG_ME_BUF_ADDRX_0   0x02b0
#define FRC_REG_ME_BUF_ADDRX_1   0x02b1
#define FRC_REG_ME_BUF_ADDRX_2   0x02b2
#define FRC_REG_ME_BUF_ADDRX_3   0x02b3
#define FRC_REG_ME_BUF_ADDRX_4   0x02b4
#define FRC_REG_ME_BUF_ADDRX_5   0x02b5
#define FRC_REG_ME_BUF_ADDRX_6   0x02b6
#define FRC_REG_ME_BUF_ADDRX_7   0x02b7
#define FRC_REG_ME_BUF_ADDRX_8   0x02b8
#define FRC_REG_ME_BUF_ADDRX_9   0x02b9
#define FRC_REG_ME_BUF_ADDRX_10  0x02ba
#define FRC_REG_ME_BUF_ADDRX_11  0x02bb
#define FRC_REG_ME_BUF_ADDRX_12  0x02bc
#define FRC_REG_ME_BUF_ADDRX_13  0x02bd
#define FRC_REG_ME_BUF_ADDRX_14  0x02be
#define FRC_REG_ME_BUF_ADDRX_15  0x02bf
#define FRC_REG_HME_BUF_ADDRX_0   0x02c0
#define FRC_REG_HME_BUF_ADDRX_1   0x02c1
#define FRC_REG_HME_BUF_ADDRX_2   0x02c2
#define FRC_REG_HME_BUF_ADDRX_3   0x02c3
#define FRC_REG_HME_BUF_ADDRX_4   0x02c4
#define FRC_REG_HME_BUF_ADDRX_5   0x02c5
#define FRC_REG_HME_BUF_ADDRX_6   0x02c6
#define FRC_REG_HME_BUF_ADDRX_7   0x02c7
#define FRC_REG_HME_BUF_ADDRX_8   0x02c8
#define FRC_REG_HME_BUF_ADDRX_9   0x02c9
#define FRC_REG_HME_BUF_ADDRX_10  0x02ca
#define FRC_REG_HME_BUF_ADDRX_11  0x02cb
#define FRC_REG_HME_BUF_ADDRX_12  0x02cc
#define FRC_REG_HME_BUF_ADDRX_13  0x02cd
#define FRC_REG_HME_BUF_ADDRX_14  0x02ce
#define FRC_REG_HME_BUF_ADDRX_15  0x02cf
#define FRC_REG_IP_LOGO_ADDRX_0   0x02d0
#define FRC_REG_IP_LOGO_ADDRX_1   0x02d1
#define FRC_REG_IP_LOGO_ADDRX_2   0x02d2
#define FRC_REG_IP_LOGO_ADDRX_3   0x02d3
#define FRC_REG_IP_LOGO_ADDRX_4   0x02d4
#define FRC_REG_IP_LOGO_ADDRX_5   0x02d5
#define FRC_REG_IP_LOGO_ADDRX_6   0x02d6
#define FRC_REG_IP_LOGO_ADDRX_7   0x02d7
#define FRC_REG_IP_LOGO_ADDRX_8   0x02d8
#define FRC_REG_IP_LOGO_ADDRX_9   0x02d9
#define FRC_REG_IP_LOGO_ADDRX_10  0x02da
#define FRC_REG_IP_LOGO_ADDRX_11  0x02db
#define FRC_REG_IP_LOGO_ADDRX_12  0x02dc
#define FRC_REG_IP_LOGO_ADDRX_13  0x02dd
#define FRC_REG_IP_LOGO_ADDRX_14  0x02de
#define FRC_REG_IP_LOGO_ADDRX_15  0x02df
#define FRC_REG_ME_LOGO_ADDRX_0   0x02e0
#define FRC_REG_ME_LOGO_ADDRX_1   0x02e1
#define FRC_REG_ME_LOGO_ADDRX_2   0x02e2
#define FRC_REG_ME_LOGO_ADDRX_3   0x02e3
#define FRC_REG_ME_LOGO_ADDRX_4   0x02e4
#define FRC_REG_ME_LOGO_ADDRX_5   0x02e5
#define FRC_REG_ME_LOGO_ADDRX_6   0x02e6
#define FRC_REG_ME_LOGO_ADDRX_7   0x02e7
#define FRC_REG_ME_LOGO_ADDRX_8   0x02e8
#define FRC_REG_ME_LOGO_ADDRX_9   0x02e9
#define FRC_REG_ME_LOGO_ADDRX_10  0x02ea
#define FRC_REG_ME_LOGO_ADDRX_11  0x02eb
#define FRC_REG_ME_LOGO_ADDRX_12  0x02ec
#define FRC_REG_ME_LOGO_ADDRX_13  0x02ed
#define FRC_REG_ME_LOGO_ADDRX_14  0x02ee
#define FRC_REG_ME_LOGO_ADDRX_15  0x02ef
#define FRC_REG_ME_NC_UNI_MV_ADDRX_0    0x02f0
#define FRC_REG_ME_NC_UNI_MV_ADDRX_1    0x02f1
#define FRC_REG_ME_NC_UNI_MV_ADDRX_2    0x02f2
#define FRC_REG_ME_CN_UNI_MV_ADDRX_0    0x02f3
#define FRC_REG_ME_CN_UNI_MV_ADDRX_1    0x02f4
#define FRC_REG_ME_PC_PHS_MV_ADDR       0x02f5
#define FRC_REG_HME_NC_UNI_MV_ADDRX_0   0x02f6
#define FRC_REG_HME_NC_UNI_MV_ADDRX_1   0x02f7
#define FRC_REG_HME_NC_UNI_MV_ADDRX_2   0x02f8
#define FRC_REG_HME_CN_UNI_MV_ADDRX_0   0x02f9
#define FRC_REG_HME_CN_UNI_MV_ADDRX_1   0x02fa
#define FRC_REG_HME_PC_PHS_MV_ADDR      0x02fb
#define FRC_REG_VP_PF_UNI_MV_ADDR       0x02fc
#define FRC_REG_LOGO_IIR_BUF_ADDR       0x02fd
#define FRC_REG_LOGO_SCC_BUF_ADDR       0x02fe
#define FRC_REG_ME_BLD_COEF                    0x0400
#define FRC_REG_CORING                         0x0401
#define FRC_REG_ME_DS_COEF_0                   0x0402
#define FRC_REG_ME_DS_COEF_1                   0x0403
#define FRC_REG_ME_DS_COEF_2                   0x0404
#define FRC_REG_ME_DS_COEF_3                   0x0405
#define FRC_REG_HME_BLD_COEF                   0x0406
#define FRC_REG_HME_DS_COEF_0                  0x0407
#define FRC_REG_HME_DS_COEF_1                  0x0408
#define FRC_REG_HME_DS_COEF_2                  0x0409
#define FRC_REG_HME_DS_COEF_3                  0x040a
#define FRC_REG_NR_LUT_0                       0x040b
#define FRC_REG_NR_LUT_1                       0x040c
#define FRC_REG_NR_LUT_2                       0x040d
#define FRC_REG_NR_LUT_3                       0x040e
#define FRC_REG_NR_LUT_4                       0x040f
#define FRC_REG_NR_LUT_5                      0x0410
#define FRC_REG_NR_LUT_6                      0x0411
#define FRC_REG_NR_LUT_7                      0x0412
#define FRC_REG_NR_LUT_8                      0x0413
#define FRC_REG_NR_LUT_9                      0x0414
#define FRC_REG_NR_LUT_10                     0x0415
#define FRC_REG_NR_LUT_11                     0x0416
#define FRC_REG_NR_LUT_12                     0x0417
#define FRC_REG_NR_LUT_13                     0x0418
#define FRC_REG_NR_LUT_14                     0x0419
#define FRC_REG_NR_LUT_15                     0x041a
#define FRC_REG_GLB_MOTION                    0x041b
#define FRC_IP_PAT_CTRL                       0x0480
#define FRC_IP_PAT_XY_SCL                     0x0481
#define FRC_IP_PAT_XY_OF_SHFT                 0x0482
#define FRC_IP_PAT_FG_XRMP_RGB                0x0483
#define FRC_IP_PAT_BG_YRMP_RGB                0x0484
#define FRC_IP_PAT_RECT_LOCATION              0x0485
#define FRC_IP_PAT_RECT_SIZE                  0x0486
#define FRC_IP_PAT_RECT_MV                    0x0487
#define FRC_IP_PAT_RECT_CYCLE                 0x0488
#define FRC_IP_PAT_RECT_FLG                   0x0489
#define FRC_IP_PAT_GCLK_CTRL                  0x048a
#define FRC_HW_IP_PAT_TEST_BG                 0x048b
#define FRC_HW_IP_PAT_TEST_GRID                  0x048c
#define FRC_HW_IP_PAT_TEST_BB0                   0x048d
#define FRC_HW_IP_PAT_TEST_BB1                   0x048f
#define FRC_HW_IP_PAT_TEST_LOGO0                 0x0490
#define FRC_HW_IP_PAT_TEST_LOGO1                 0x0491
#define FRC_INP_CSC_CTRL                       0x04e0
#define FRC_INP_CSC_OFFSET_INP01             0x04e5
#define FRC_INP_CSC_OFFSET_INP2              0x04e6
#define FRC_INP_CSC_COEF_00_01                 0x04e7
#define FRC_INP_CSC_COEF_02_10                 0x04e8
#define FRC_INP_CSC_COEF_11_12                 0x04e9
#define FRC_INP_CSC_COEF_20_21                 0x04ea
#define FRC_INP_CSC_COEF_22                   0x04eb
#define FRC_INP_CSC_OFFSET_OUP01              0x04ec
#define FRC_INP_CSC_OFFSET_OUP2              0x04ee
#define FRC_INP_UE_CLR             0x04f0
#define FRC_INP_UE_DBG             0x04f1
#define FRC_REG_INP_HS_DBG1        0x04f2
#define FRC_REG_INP_HS_DBG2        0x04f3
#define FRC_REG_INP_HS_DBG3        0x04f4
#define FRC_REG_MIF_INT_FLAG_DBG   0x04f5
#define FRC_REG_INP_CTRL1    0x04f6
#define FRC_REG_INP_CTRL2    0x04f7
#define FRC_REG_INP_GCLK_CTRL     0x04f8
#define FRC_REG_INP_MODULE_EN     0x04f9
#define FRC_REG_INP_DBG_CTRL1   0x04fa
#define FRC_REG_INP_DBG_CTRL2   0x04fb
#define FRC_REG_INP_DBG_CTRL3   0x04fc
#define FRC_IPLOGO_BB_CORING                   0x0500
#define FRC_IPLOGO_BB_PIX_ST                   0x0501
#define FRC_IPLOGO_BB_PIX_ED                   0x0502
#define FRC_IPLOGO_EN                          0x0503
#define FRC_IPLOGO_FINAL_GAIN                  0x0504
#define FRC_IPLOGO_SCC_FORM_PARAM              0x0505
#define FRC_IPLOGO_CORR_FORM_CORING            0x0506
#define FRC_IPLOGO_CORR_FORM_UB_GWEIGHT_0         0x0507
#define FRC_IPLOGO_CORR_FORM_LB_GWEIGHT_0         0x0508
#define FRC_IPLOGO_CORR_FORM_UB_GWEIGHT_1         0x0509
#define FRC_IPLOGO_CORR_FORM_LB_GWEIGHT_1         0x050a
#define FRC_IPLOGO_CORR_FORM_UB_GWEIGHT_2         0x050b
#define FRC_IPLOGO_CORR_FORM_LB_GWEIGHT_2         0x050c
#define FRC_IPLOGO_CORR_FORM_UB_GWEIGHT_3         0x050d
#define FRC_IPLOGO_CORR_FORM_LB_GWEIGHT_3         0x050e
#define FRC_IPLOGO_CORR_FORM_UB_GWEIGHT_4         0x050f
#define FRC_IPLOGO_CORR_FORM_LB_GWEIGHT_4        0x0510
#define FRC_IPLOGO_SCC_GRAY_TH_0              0x0511
#define FRC_IPLOGO_SCC_GRAY_TH_1              0x0512
#define FRC_IPLOGO_SCC_GRAY_TH_2              0x0513
#define FRC_IPLOGO_SCC_GRAY_TH_3              0x0514
#define FRC_IPLOGO_SCC_GRAY_UB_STEP_0         0x0515
#define FRC_IPLOGO_SCC_GRAY_LB_STEP_0         0x0516
#define FRC_IPLOGO_SCC_GRAY_UB_STEP_1         0x0517
#define FRC_IPLOGO_SCC_GRAY_LB_STEP_1         0x0518
#define FRC_IPLOGO_SCC_GRAY_UB_STEP_2         0x0519
#define FRC_IPLOGO_SCC_GRAY_LB_STEP_2         0x051a
#define FRC_IPLOGO_SCC_GRAY_UB_STEP_3         0x051b
#define FRC_IPLOGO_SCC_GRAY_LB_STEP_3         0x051c
#define FRC_IPLOGO_SCC_GRAY_UB_STEP_4         0x051d
#define FRC_IPLOGO_SCC_GRAY_LB_STEP_4         0x051e
#define FRC_IPLOGO_SCC_GRAY_UB_STEP_5         0x051f
#define FRC_IPLOGO_SCC_GRAY_LB_STEP_5         0x0520
#define FRC_IPLOGO_SCC_GRAY_UB_STEP_6         0x0521
#define FRC_IPLOGO_SCC_GRAY_LB_STEP_6         0x0522
#define FRC_IPLOGO_SCC_GRAY_UB_STEP_7         0x0523
#define FRC_IPLOGO_SCC_GRAY_LB_STEP_7         0x0524
#define FRC_IPLOGO_SCC_GRAY_UB_STEP_8         0x0525
#define FRC_IPLOGO_SCC_GRAY_LB_STEP_8         0x0526
#define FRC_IPLOGO_SCC_GRAY_UB_STEP_9         0x0527
#define FRC_IPLOGO_SCC_GRAY_LB_STEP_9         0x0528
#define FRC_IPLOGO_SCC_DELTA_FUSION           0x0529
#define FRC_IPLOGO_SCC_CORR_TH_0              0x052a
#define FRC_IPLOGO_SCC_CORR_TH_1              0x052b
#define FRC_IPLOGO_SCC_CORR_TH_2              0x052c
#define FRC_IPLOGO_SCC_CORR_TH_3              0x052d
#define FRC_IPLOGO_SCC_CORR_TH_4              0x052e
#define FRC_IPLOGO_SCC_CORR_TH_5              0x052f
#define FRC_IPLOGO_SCC_CORR_TH_6              0x0530
#define FRC_IPLOGO_SCC_CORR_TH_7              0x0531
#define FRC_IPLOGO_SCC_CORR_TH_8              0x0532
#define FRC_IPLOGO_SCC_CORR_TH_9              0x0533
#define FRC_IPLOGO_SCC_CORR_TH_10             0x0534
#define FRC_IPLOGO_SCC_CORR_TH_11             0x0535
#define FRC_IPLOGO_SCC_CORR_UB_STEP_0         0x0536
#define FRC_IPLOGO_SCC_CORR_LB_STEP_0         0x0537
#define FRC_IPLOGO_SCC_CORR_UB_STEP_1         0x0538
#define FRC_IPLOGO_SCC_CORR_LB_STEP_1         0x0539
#define FRC_IPLOGO_SCC_CORR_UB_STEP_2         0x053a
#define FRC_IPLOGO_SCC_CORR_LB_STEP_2         0x053b
#define FRC_IPLOGO_SCC_CORR_UB_STEP_3         0x053c
#define FRC_IPLOGO_SCC_CORR_LB_STEP_3         0x053d
#define FRC_IPLOGO_SCC_CORR_UB_STEP_4         0x053e
#define FRC_IPLOGO_SCC_CORR_LB_STEP_4         0x053f
#define FRC_IPLOGO_SCC_CORR_UB_STEP_5         0x0540
#define FRC_IPLOGO_SCC_CORR_LB_STEP_5         0x0541
#define FRC_IPLOGO_SCC_CORR_UB_STEP_6         0x0542
#define FRC_IPLOGO_SCC_CORR_LB_STEP_6         0x0543
#define FRC_IPLOGO_SCC_CORR_UB_STEP_7         0x0544
#define FRC_IPLOGO_SCC_CORR_LB_STEP_7         0x0545
#define FRC_IPLOGO_SCC_CORR_UB_STEP_8         0x0546
#define FRC_IPLOGO_SCC_CORR_LB_STEP_8         0x0547
#define FRC_IPLOGO_SCC_CORR_UB_STEP_9         0x0548
#define FRC_IPLOGO_SCC_CORR_LB_STEP_9         0x0549
#define FRC_IPLOGO_SCC_CORR_UB_STEP_10        0x054a
#define FRC_IPLOGO_SCC_CORR_LB_STEP_10        0x054b
#define FRC_IPLOGO_SCC_CORR_UB_STEP_11        0x054c
#define FRC_IPLOGO_SCC_CORR_LB_STEP_11        0x054d
#define FRC_IPLOGO_DIF_CLR_PARAM              0x054e
#define FRC_IPLOGO_EDGE_STRENGTH_TH_0         0x054f
#define FRC_IPLOGO_PXLCLR_DIF_TH_0            0x0550
#define FRC_IPLOGO_CLR_FLAG_MAPPING_0         0x0551
#define FRC_IPLOGO_EDGE_STRENGTH_TH_1         0x0552
#define FRC_IPLOGO_PXLCLR_DIF_TH_1            0x0553
#define FRC_IPLOGO_CLR_FLAG_MAPPING_1         0x0554
#define FRC_IPLOGO_EDGE_STRENGTH_TH_2         0x0555
#define FRC_IPLOGO_PXLCLR_DIF_TH_2            0x0556
#define FRC_IPLOGO_CLR_FLAG_MAPPING_2         0x0557
#define FRC_IPLOGO_EDGE_STRENGTH_TH_3         0x0558
#define FRC_IPLOGO_PXLCLR_DIF_TH_3            0x0559
#define FRC_IPLOGO_CLR_FLAG_MAPPING_3         0x055a
#define FRC_IPLOGO_EDGE_STRENGTH_TH_4         0x055b
#define FRC_IPLOGO_PXLCLR_DIF_TH_4            0x055c
#define FRC_IPLOGO_CLR_FLAG_MAPPING_4         0x055d
#define FRC_IPLOGO_EDGE_STRENGTH_TH_5         0x055e
#define FRC_IPLOGO_PXLCLR_DIF_TH_5            0x055f
#define FRC_IPLOGO_CLR_FLAG_MAPPING_5         0x0560
#define FRC_IPLOGO_EDGE_STRENGTH_TH_6         0x0561
#define FRC_IPLOGO_PXLCLR_DIF_TH_6            0x0562
#define FRC_IPLOGO_CLR_FLAG_MAPPING_6         0x0563
#define FRC_IPLOGO_EDGE_STRENGTH_TH_7         0x0564
#define FRC_IPLOGO_PXLCLR_DIF_TH_7            0x0565
#define FRC_IPLOGO_CLR_FLAG_MAPPING_7         0x0566
#define FRC_IPLOGO_CORR_CLR_PARAM             0x0567
#define FRC_IPLOGO_CORR_CLR_TH0_0             0x0568
#define FRC_IPLOGO_CORR_CLR_TH0_1             0x0569
#define FRC_IPLOGO_CORR_CLR_TH0_2             0x056a
#define FRC_IPLOGO_CORR_CLR_TH0_3             0x056b
#define FRC_IPLOGO_CORR_CLR_TH0_4             0x056c
#define FRC_IPLOGO_CORR_CLR_TH0_5             0x056d
#define FRC_IPLOGO_CORR_CLR_TH0_6             0x056e
#define FRC_IPLOGO_CORR_CLR_TH0_7             0x056f
#define FRC_IPLOGO_DOC_FROM_EDGE_CORING        0x0570
#define FRC_IPLOGO_DIR4_RATIO_PXL_PARAM        0x0571
#define FRC_IPLOGO_DIR4_RATIO_BLK_PARAM        0x0572
#define FRC_IPLOGO_DISAPER_PXL_PARAM          0x0573
#define FRC_IPLOGO_DISAPER_BLKCLR_PARAM        0x0574
#define FRC_IPLOGO_DISAPER_DIF_TH_0           0x0575
#define FRC_IPLOGO_DISAPER_DIF_TH_1           0x0576
#define FRC_IPLOGO_DISAPER_DIF_TH_2           0x0577
#define FRC_IPLOGO_DISAPER_DIF_TH_3           0x0578
#define FRC_IPLOGO_DISAPER_DIF_TH_4           0x0579
#define FRC_IPLOGO_DISAPER_DIF_TH_5           0x057a
#define FRC_IPLOGO_DISAPER_DIF_TH_6           0x057b
#define FRC_IPLOGO_DISAPER_DIF_TH_7           0x057c
#define FRC_IPLOGO_PXLCLOSE_MSIZE             0x057d
#define FRC_IPLOGO_BLK_DET_TH                 0x057e
#define FRC_IPLOGO_BLKCLOSE_MSIZE             0x057f
#define FRC_IPLOGO_GLPF_COEF                  0x0580
#define FRC_IPLOGO_GLB_REGION_CLR             0x0581
#define FRC_IPLOGO_REGION_CLR_EN              0x0582
#define FRC_IPLOGO_REGION_CLR_STEP2           0x0583
#define FRC_IPLOGO_REGION_CLR_STEP1           0x0584
#define FRC_IPLOGO_REGION_CLR_STEP0           0x0585
#define FRC_IPLOGO_REGION_HWINDOW_2           0x0586
#define FRC_IPLOGO_REGION_HWINDOW_1           0x0587
#define FRC_IPLOGO_REGION_HWINDOW_0           0x0588
#define FRC_IPLOGO_REGION_VWINDOW_1           0x0589
#define FRC_IPLOGO_REGION_VWINDOW_0           0x058a
#define FRC_IPLOGO_PXL_DBG_TH_0               0x058b
#define FRC_IPLOGO_PXL_DBG_TH_1               0x058c
#define FRC_IPLOGO_PXL_DBG_TH_2               0x058d
#define FRC_IPLOGO_BLK_DBG_TH_0               0x058e
#define FRC_IPLOGO_BLK_DBG_TH_1               0x058f
#define FRC_IPLOGO_RO_LOGOPIX_CNT             0x0590
#define FRC_IPLOGO_RO_PIXLOGO_RGN_CNT_0        0x0591
#define FRC_IPLOGO_RO_OSDBIT_RGN_CNT_0        0x0592
#define FRC_IPLOGO_RO_PIXLOGO_RGN_CNT_1        0x0593
#define FRC_IPLOGO_RO_OSDBIT_RGN_CNT_1        0x0594
#define FRC_IPLOGO_RO_PIXLOGO_RGN_CNT_2        0x0595
#define FRC_IPLOGO_RO_OSDBIT_RGN_CNT_2        0x0596
#define FRC_IPLOGO_RO_PIXLOGO_RGN_CNT_3        0x0597
#define FRC_IPLOGO_RO_OSDBIT_RGN_CNT_3        0x0598
#define FRC_IPLOGO_RO_PIXLOGO_RGN_CNT_4        0x0599
#define FRC_IPLOGO_RO_OSDBIT_RGN_CNT_4        0x059a
#define FRC_IPLOGO_RO_PIXLOGO_RGN_CNT_5        0x059b
#define FRC_IPLOGO_RO_OSDBIT_RGN_CNT_5        0x059c
#define FRC_IPLOGO_RO_PIXLOGO_RGN_CNT_6        0x059d
#define FRC_IPLOGO_RO_OSDBIT_RGN_CNT_6        0x059e
#define FRC_IPLOGO_RO_PIXLOGO_RGN_CNT_7        0x059f
#define FRC_IPLOGO_RO_OSDBIT_RGN_CNT_7        0x05a0
#define FRC_IPLOGO_RO_PIXLOGO_RGN_CNT_8        0x05a1
#define FRC_IPLOGO_RO_OSDBIT_RGN_CNT_8        0x05a2
#define FRC_IPLOGO_RO_PIXLOGO_RGN_CNT_9        0x05a3
#define FRC_IPLOGO_RO_OSDBIT_RGN_CNT_9        0x05a4
#define FRC_IPLOGO_RO_PIXLOGO_RGN_CNT_10        0x05a5
#define FRC_IPLOGO_RO_OSDBIT_RGN_CNT_10        0x05a6
#define FRC_IPLOGO_RO_PIXLOGO_RGN_CNT_11        0x05a7
#define FRC_IPLOGO_RO_OSDBIT_RGN_CNT_11        0x05a8
#define FRC_IPLOGO_HW_CTRL                    0x05e0
#define FRC_IPLOGO_HW_GCLK_CTRL               0x05e1
#define FRC_IPLOGO_HW_FORCE_CTRL              0x05e2
#define FRC_IPLOGO_HW_OUT_FORCE_VSCOPE        0x05e3
#define FRC_IPLOGO_HW_DILA_FORCE_VSCOPE       0x05e4
#define FRC_IPLOGO_HW_EROS_FORCE_VSCOPE       0x05e5
#define FRC_BBD_MISC                           0x0600
#define FRC_BBD_CTRL                           0x0601
#define FRC_BBD_BLACK_TH_PRE_CUR               0x0602
#define FRC_BBD_ROUGH_BLK_STEP                 0x0603
#define FRC_BBD_DETECT_REGION_TOP2BOT          0x0604
#define FRC_BBD_DETECT_REGION_LFT2RIT          0x0605
#define FRC_BBD_DETECT_DETAIL_H_TOP2BOT         0x0606
#define FRC_BBD_DETECT_DETAIL_H_LFT2RIT         0x0607
#define FRC_BBD_DETECT_DETAIL_V_TOP2BOT         0x0608
#define FRC_BBD_DETECT_DETAIL_V_LFT2RIT         0x0609
#define FRC_BBD_DETECT_MOTION_REGION_TOP2BOT         0x060a
#define FRC_BBD_DETECT_MOTION_REGION_LFT2RIT         0x060b
#define FRC_BBD_VER_TH                         0x060c
#define FRC_BBD_ROUGH_HOR_TH                   0x060d
#define FRC_BBD_FINER_HOR_TH                   0x060e
#define FRC_BBD_ADV_ROUGH_LFT_POSI             0x060f
#define FRC_BBD_ADV_ROUGH_RIT_POSI            0x0610
#define FRC_BBD_OOB_APL_CAL_LFT_TOP_RANGE        0x0611
#define FRC_BBD_OOB_APL_CAL_RIT_BOT_RANGE        0x0612
#define FRC_BBD_DETAIL_SETTING                0x0613
#define FRC_BBD_OOB_DETAIL_WIN_LFT_TOP        0x0614
#define FRC_BBD_OOB_DETAIL_WIN_RIT_BOT        0x0615
#define FRC_BBD_OOB_V_DETAIL_WIN_LFT_TOP        0x0616
#define FRC_BBD_OOB_V_DETAIL_WIN_RIT_BOT        0x0617
#define FRC_BBD_MOTION_SETTING                0x0618
#define FRC_BBD_MOTION_DETEC_REGION_LFT_TOP_DS        0x0619
#define FRC_BBD_MOTION_DETEC_REGION_RIT_BOT_DS        0x061a
#define FRC_BBD_FLATNESS_SETTING              0x061b
#define FRC_BBD_TOP_BOT_EDGE_TH               0x061c
#define FRC_BBD_LFT_RIT_EDGE_TH               0x061d
#define FRC_BBD_FLATNESS_DETEC_REGION_LFT_TOP        0x061e
#define FRC_BBD_FLATNESS_DETEC_REGION_RIT_BOT        0x061f
#define FRC_BBD_DETECT_EDGE_LINE_NUM          0x0620
#define FRC_BBD_DETECT_MOTION_LINE_NUM        0x0621
#define FRC_BBD_MOTION_NUM                    0x0622
#define FRC_BBD_EDGE_DIFF                     0x0623
#define FRC_BBD_PIX_MOTION_TH                 0x0624
#define FRC_BBD_ROW_MOTION_TH                 0x0625
#define FRC_BBD_COL_MOTION_TH                 0x0626
#define FRC_BBD_FINER_LFT_MOTION_TH           0x0627
#define FRC_BBD_FINER_RIT_MOTION_TH           0x0628
#define FRC_BBD_ADV_ROUGH_LFT_MOTION_POSI        0x0629
#define FRC_BBD_ADV_ROUGH_RIT_MOTION_POSI        0x062a
#define FRC_BBD_APL_HIST_WIN_LFT_TOP          0x062b
#define FRC_BBD_APL_HIST_WIN_RIT_BOT          0x062c
#define FRC_BBD_RO_LINE_AND_BLOCK_VALID        0x062d
#define FRC_BBD_RO_TOP_POSI                   0x062e
#define FRC_BBD_RO_TOP_BRIGHT_NUM_CNT         0x062f
#define FRC_BBD_RO_BOT_POSI                   0x0630
#define FRC_BBD_RO_BOT_BRIGHT_NUM_CNT         0x0631
#define FRC_BBD_RO_ROUGH_LFT_POSI             0x0632
#define FRC_BBD_RO_ROUGH_LFT_BRIGHT_NUM_CNT        0x0633
#define FRC_BBD_RO_ROUGH_RIT_POSI             0x0634
#define FRC_BBD_RO_ROUGH_RIT_BRIGHT_NUM_CNT        0x0635
#define FRC_BBD_RO_ROUGH_INDEX                0x0636
#define FRC_BBD_RO_LFT_POSI                   0x0637
#define FRC_BBD_RO_LFT_BRIGHT_NUM_CNT         0x0638
#define FRC_BBD_RO_RIT_POSI                   0x0639
#define FRC_BBD_RO_RIT_BRIGHT_NUM_CNT         0x063a
#define FRC_BBD_RO_OOB_APL_TOP_SUM            0x063b
#define FRC_BBD_RO_OOB_APL_BOT_SUM            0x063c
#define FRC_BBD_RO_OOB_APL_LFT_SUM            0x063d
#define FRC_BBD_RO_OOB_APL_RIT_SUM            0x063e
#define FRC_BBD_RO_OOB_H_DETAIL_TOP_VAL        0x063f
#define FRC_BBD_RO_OOB_V_DETAIL_TOP_VAL        0x0640
#define FRC_BBD_RO_OOB_H_DETAIL_TOP_CNT        0x0641
#define FRC_BBD_RO_OOB_V_DETAIL_TOP_CNT        0x0642
#define FRC_BBD_RO_OOB_H_DETAIL_BOT_VAL        0x0643
#define FRC_BBD_RO_OOB_V_DETAIL_BOT_VAL        0x0644
#define FRC_BBD_RO_OOB_H_DETAIL_BOT_CNT        0x0645
#define FRC_BBD_RO_OOB_V_DETAIL_BOT_CNT        0x0646
#define FRC_BBD_RO_OOB_H_DETAIL_LFT_VAL        0x0647
#define FRC_BBD_RO_OOB_V_DETAIL_LFT_VAL        0x0648
#define FRC_BBD_RO_OOB_H_DETAIL_LFT_CNT        0x0649
#define FRC_BBD_RO_OOB_V_DETAIL_LFT_CNT        0x064a
#define FRC_BBD_RO_OOB_H_DETAIL_RIT_VAL        0x064b
#define FRC_BBD_RO_OOB_V_DETAIL_RIT_VAL        0x064c
#define FRC_BBD_RO_OOB_H_DETAIL_RIT_CNT        0x064d
#define FRC_BBD_RO_OOB_V_DETAIL_RIT_CNT        0x064e
#define FRC_BBD_RO_H_DETAIL_GLB_VAL           0x064f
#define FRC_BBD_RO_V_DETAIL_GLB_VAL           0x0650
#define FRC_BBD_RO_H_DETAIL_GLB_CNT           0x0651
#define FRC_BBD_RO_V_DETAIL_GLB_CNT           0x0652
#define FRC_BBD_RO_REGION_MOTION_DIFF_VAL_TOP_BOT        0x0653
#define FRC_BBD_RO_REGION_MOTION_DIFF_VAL_LFT_RIT        0x0654
#define FRC_BBD_RO_FLATNESS_CNT_TOP_BOT        0x0655
#define FRC_BBD_RO_FLATNESS_CNT_LFT_RIT        0x0656
#define FRC_BBD_RO_EDGE_POSI_VALID            0x0657
#define FRC_BBD_RO_TOP_EDGE_POSI              0x0658
#define FRC_BBD_RO_TOP_EDGE_VAL               0x0659
#define FRC_BBD_RO_BOT_EDGE_POSI              0x065a
#define FRC_BBD_RO_BOT_EDGE_VAL               0x065b
#define FRC_BBD_RO_LFT_EDGE_POSI              0x065c
#define FRC_BBD_RO_LFT_EDGE_VAL               0x065d
#define FRC_BBD_RO_RIT_EDGE_POSI              0x065e
#define FRC_BBD_RO_RIT_EDGE_VAL               0x065f
#define FRC_BBD_RO_TOP_EDGE_FIRST             0x0660
#define FRC_BBD_RO_BOT_EDGE_FIRST             0x0661
#define FRC_BBD_RO_LFT_EDGE_FIRST             0x0662
#define FRC_BBD_RO_RIT_EDGE_FIRST             0x0663
#define FRC_BBD_RO_MOTION_POSI_VALID          0x0664
#define FRC_BBD_RO_FINER_LFT_MOTION_TH        0x0665
#define FRC_BBD_RO_FINER_RIT_MOTION_TH        0x0666
#define FRC_BBD_RO_TOP_MOTION_POSI            0x0667
#define FRC_BBD_RO_TOP_MOTION_CNT             0x0668
#define FRC_BBD_RO_BOT_MOTION_POSI            0x0669
#define FRC_BBD_RO_BOT_MOTION_CNT             0x066a
#define FRC_BBD_RO_ROUGH_MOTION_POSI          0x066b
#define FRC_BBD_RO_ROUGH_LFT_MOTION_POSI        0x066c
#define FRC_BBD_RO_ROUGH_RIT_MOTION_POSI        0x066d
#define FRC_BBD_RO_ROUGH_LFT_MOTION_CNT        0x066e
#define FRC_BBD_RO_ROUGH_RIT_MOTION_CNT        0x066f
#define FRC_BBD_RO_LFT_MOTION_POSI            0x0670
#define FRC_BBD_RO_LFT_MOTION_CNT             0x0671
#define FRC_BBD_RO_RIT_MOTION_POSI            0x0672
#define FRC_BBD_RO_RIT_MOTION_CNT             0x0673
#define FRC_BBD_RO_FINER_HIST_DATA_0          0x0674
#define FRC_BBD_RO_FINER_HIST_DATA_1          0x0675
#define FRC_BBD_RO_FINER_HIST_DATA_2          0x0676
#define FRC_BBD_RO_FINER_HIST_DATA_3          0x0677
#define FRC_BBD_RO_FINER_HIST_DATA_4          0x0678
#define FRC_BBD_RO_FINER_HIST_DATA_5          0x0679
#define FRC_BBD_RO_FINER_HIST_DATA_6          0x067a
#define FRC_BBD_RO_FINER_HIST_DATA_7          0x067b
#define FRC_BBD_RO_FINER_HIST_DATA_8          0x067c
#define FRC_BBD_RO_FINER_HIST_DATA_9          0x067d
#define FRC_BBD_RO_FINER_HIST_DATA_10         0x067e
#define FRC_BBD_RO_FINER_HIST_DATA_11         0x067f
#define FRC_BBD_RO_FINER_HIST_DATA_12         0x0680
#define FRC_BBD_RO_FINER_HIST_DATA_13         0x0681
#define FRC_BBD_RO_FINER_HIST_DATA_14         0x0682
#define FRC_BBD_RO_FINER_HIST_DATA_15         0x0683
#define FRC_BBD_RO_FINER_HIST_DATA_16         0x0684
#define FRC_BBD_RO_FINER_HIST_DATA_17         0x0685
#define FRC_BBD_RO_FINER_HIST_DATA_18         0x0686
#define FRC_BBD_RO_FINER_HIST_DATA_19         0x0687
#define FRC_BBD_RO_FINER_HIST_DATA_20         0x0688
#define FRC_BBD_RO_FINER_HIST_DATA_21         0x0689
#define FRC_BBD_RO_FINER_HIST_DATA_22         0x068a
#define FRC_BBD_RO_FINER_HIST_DATA_23         0x068b
#define FRC_BBD_RO_FINER_HIST_DATA_24         0x068c
#define FRC_BBD_RO_FINER_HIST_DATA_25         0x068d
#define FRC_BBD_RO_FINER_HIST_DATA_26         0x068e
#define FRC_BBD_RO_FINER_HIST_DATA_27         0x068f
#define FRC_BBD_RO_FINER_HIST_DATA_28         0x0690
#define FRC_BBD_RO_FINER_HIST_DATA_29         0x0691
#define FRC_BBD_RO_FINER_HIST_DATA_30         0x0692
#define FRC_BBD_RO_FINER_HIST_DATA_31         0x0693
#define FRC_BBD_RO_HIST_IDX                   0x0694
#define FRC_BBD_RO_MAX1_HIST_CNT              0x0695
#define FRC_BBD_RO_MAX2_HIST_CNT              0x0696
#define FRC_BBD_RO_MIN1_HIST_CNT              0x0697
#define FRC_BBD_RO_APL_GLB_SUM                0x0698
#define FRC_FD_ENABLE                          0x0700
#define FRC_FD_CLIP_TH                         0x0701
#define FRC_FD_COUNT_TH                        0x0702
#define FRC_FD_NOISE_OFST                      0x0703
#define FRC_FD_AVEG_RATIO                      0x0704
#define FRC_FD_AVEG_OFST                       0x0705
#define FRC_FD_DIF_THD                         0x0706
#define FRC_FD_WIND_0                          0x0707
#define FRC_FD_WIND_1                          0x0708
#define FRC_FD_WIND_2                          0x0709
#define FRC_FD_WIND_3                          0x070a
#define FRC_FD_WIND_4                          0x070b
#define FRC_FD_WIND_5                          0x070c
#define FRC_FD_WIND_6                          0x070d
#define FRC_FD_WIND_7                          0x070e
#define FRC_FD_WIND_8                          0x070f
#define FRC_FD_WIND_9                         0x0710
#define FRC_FD_WIND_10                        0x0711
#define FRC_FD_WIND_11                        0x0712
#define FRC_FD_WIND_12                        0x0713
#define FRC_FD_WIND_13                        0x0714
#define FRC_FD_WIND_14                        0x0715
#define FRC_FD_WIND_15                        0x0716
#define FRC_FD_WIND_16                        0x0717
#define FRC_FD_WIND_17                        0x0718
#define FRC_FD_WIND_18                        0x0719
#define FRC_FD_WIND_19                        0x071a
#define FRC_FD_WIND_20                        0x071b
#define FRC_FD_WIND_21                        0x071c
#define FRC_FD_WIND_22                        0x071d
#define FRC_FD_DIF_GL                         0x071e
#define FRC_FD_DIF_COUNT_GL                   0x071f
#define FRC_FD_DIF_GL_FILM                    0x0720
#define FRC_FD_DIF_COUNT_GL_FILM              0x0721
#define FRC_FD_DIF_6WIND_0                    0x0722
#define FRC_FD_DIF_COUNT_6WIND_0              0x0723
#define FRC_FD_DIF_6WIND_1                    0x0724
#define FRC_FD_DIF_COUNT_6WIND_1              0x0725
#define FRC_FD_DIF_6WIND_2                    0x0726
#define FRC_FD_DIF_COUNT_6WIND_2              0x0727
#define FRC_FD_DIF_6WIND_3                    0x0728
#define FRC_FD_DIF_COUNT_6WIND_3              0x0729
#define FRC_FD_DIF_6WIND_4                    0x072a
#define FRC_FD_DIF_COUNT_6WIND_4              0x072b
#define FRC_FD_DIF_6WIND_5                    0x072c
#define FRC_FD_DIF_COUNT_6WIND_5              0x072d
#define FRC_FD_DIF_12WIND_0                   0x072e
#define FRC_FD_DIF_COUNT_12WIND_0             0x072f
#define FRC_FD_DIF_12WIND2_0                  0x0730
#define FRC_FD_DIF_COUNT_12WIND2_0            0x0731
#define FRC_FD_DIF_12WIND_1                   0x0732
#define FRC_FD_DIF_COUNT_12WIND_1             0x0733
#define FRC_FD_DIF_12WIND2_1                  0x0734
#define FRC_FD_DIF_COUNT_12WIND2_1            0x0735
#define FRC_FD_DIF_12WIND_2                   0x0736
#define FRC_FD_DIF_COUNT_12WIND_2             0x0737
#define FRC_FD_DIF_12WIND2_2                  0x0738
#define FRC_FD_DIF_COUNT_12WIND2_2            0x0739
#define FRC_FD_DIF_12WIND_3                   0x073a
#define FRC_FD_DIF_COUNT_12WIND_3             0x073b
#define FRC_FD_DIF_12WIND2_3                  0x073c
#define FRC_FD_DIF_COUNT_12WIND2_3            0x073d
#define FRC_FD_DIF_12WIND_4                   0x073e
#define FRC_FD_DIF_COUNT_12WIND_4             0x073f
#define FRC_FD_DIF_12WIND2_4                  0x0740
#define FRC_FD_DIF_COUNT_12WIND2_4            0x0741
#define FRC_FD_DIF_12WIND_5                   0x0742
#define FRC_FD_DIF_COUNT_12WIND_5             0x0743
#define FRC_FD_DIF_12WIND2_5                  0x0744
#define FRC_FD_DIF_COUNT_12WIND2_5            0x0745
#define FRC_FD_DIF_12WIND_6                   0x0746
#define FRC_FD_DIF_COUNT_12WIND_6             0x0747
#define FRC_FD_DIF_12WIND2_6                  0x0748
#define FRC_FD_DIF_COUNT_12WIND2_6            0x0749
#define FRC_FD_DIF_12WIND_7                   0x074a
#define FRC_FD_DIF_COUNT_12WIND_7             0x074b
#define FRC_FD_DIF_12WIND2_7                  0x074c
#define FRC_FD_DIF_COUNT_12WIND2_7            0x074d
#define FRC_FD_DIF_12WIND_8                   0x074e
#define FRC_FD_DIF_COUNT_12WIND_8             0x074f
#define FRC_FD_DIF_12WIND2_8                  0x0750
#define FRC_FD_DIF_COUNT_12WIND2_8            0x0751
#define FRC_FD_DIF_12WIND_9                   0x0752
#define FRC_FD_DIF_COUNT_12WIND_9             0x0753
#define FRC_FD_DIF_12WIND2_9                  0x0754
#define FRC_FD_DIF_COUNT_12WIND2_9            0x0755
#define FRC_FD_DIF_12WIND_10                  0x0756
#define FRC_FD_DIF_COUNT_12WIND_10            0x0757
#define FRC_FD_DIF_12WIND2_10                 0x0758
#define FRC_FD_DIF_COUNT_12WIND2_10           0x0759
#define FRC_FD_DIF_12WIND_11                  0x075a
#define FRC_FD_DIF_COUNT_12WIND_11            0x075b
#define FRC_FD_DIF_12WIND2_11                 0x075c
#define FRC_FD_DIF_COUNT_12WIND2_11           0x075d
#define FRC_FD_PD_OUT                         0x075e
#define FRC_PD_CTRL           0x0760
#define FRC_NR_MISC                            0x0800
#define FRC_GCLK_CTRL                          0x0801
#define FRC_NR_SIZE                            0x0802
#define FRC_NR_REG                             0x0803
#define FRC_NR_TNR_1_0                         0x0804
#define FRC_NR_TNR_2_0                         0x0805
#define FRC_NR_TNR_3_0                         0x0806
#define FRC_NR_SNR_1_0                         0x0807
#define FRC_NR_SNR_2_0                         0x0808
#define FRC_NR_SNR_3_0                         0x0809
#define FRC_NR_SNR_4_0                         0x080a
#define FRC_NR_BLEND_0                         0x080b
#define FRC_NR_TNR_1_1                         0x080c
#define FRC_NR_TNR_2_1                         0x080d
#define FRC_NR_TNR_3_1                         0x080e
#define FRC_NR_SNR_1_1                         0x080f
#define FRC_NR_SNR_2_1                        0x0810
#define FRC_NR_SNR_3_1                        0x0811
#define FRC_NR_SNR_4_1                        0x0812
#define FRC_NR_BLEND_1                        0x0813
#define CLOSS_MISC                             0x0c00
#define CLOSS_FRAME_HOLD_NUMS                  0x0c01
#define CLOSS_GCLK_CTRL0                       0x0c02
#define CLOSS_GCLK_CTRL1                       0x0c03
#define CLOSS_PIC_SIZE                         0x0c04
#define CLOSS_SLICE_XSIZE                      0x0c05
#define CLOSS_SLICE_Y_0                        0x0c06
#define CLOSS_SLICE_Y_1                        0x0c07
#define CLOSS_PREFILT_0                        0x0c08
#define CLOSS_PREFILT_1                        0x0c09
#define CLOSS_ERROR_THRD                       0x0c0a
#define CLOSS_RO_CODEC_STATUS_00               0x0c0b
#define CLOSS_RO_CODEC_STATUS_10               0x0c0c
#define CLOSS_DBG_QLEVEL                       0x0c0d
#define CLOSS_BLK_1STCH                       0x0c15
#define CLOSS_PRED_1STCH_0                    0x0c16
#define CLOSS_PRED_1STCH_1                    0x0c17
#define CLOSS_ADJ_PRED_SIZE_1STCH_0           0x0c18
#define CLOSS_ADJ_PRED_SIZE_1STCH_1           0x0c19
#define CLOSS_QP_MAP_1STCH_0                  0x0c1a
#define CLOSS_QP_MAP_1STCH_1                  0x0c1b
#define CLOSS_QP_MAP_1STCH_2                  0x0c1c
#define CLOSS_CODEC_OTHER_1STCH               0x0c1d
#define CLOSS_PRED_DICT_1STCH                 0x0c1e
#define CLOSS_RC_GROUP_1STCH_0                0x0c1f
#define CLOSS_RC_GROUP_1STCH_1                0x0c20
#define CLOSS_RC_BUDGET_1STCH_0               0x0c21
#define CLOSS_RC_BUDGET_1STCH_1               0x0c22
#define CLOSS_RC_BUDGET_1STCH_2               0x0c23
#define CLOSS_RC_BUDGET_1STCH_3               0x0c24
#define CLOSS_RC_BUDGET_1STCH_4               0x0c25
#define CLOSS_RC_BUDGET_1STCH_5               0x0c26
#define CLOSS_RC_QP_MARGIN_1STCH_0            0x0c27
#define CLOSS_RC_QP_MARGIN_1STCH_1            0x0c28
#define CLOSS_RC_QP_MARGIN_1STCH_2            0x0c29
#define CLOSS_FLATNESS_1STCH_0                0x0c2a
#define CLOSS_FLATNESS_1STCH_1                0x0c2b
#define CLOSS_RATIO_1STCH_0                   0x0c2c
#define CLOSS_FIFO_AVG_1STCH                  0x0c2d
#define CLOSS_FIFO_THD_1STCH_0                0x0c2e
#define CLOSS_FIFO_THD_1STCH_1                0x0c2f
#define CLOSS_FIFO_THD_1STCH_2                0x0c30
#define CLOSS_FIFO_DLT_1STCH                  0x0c31
#define CLOSS_BITSGAP_THD_1STCH_0             0x0c32
#define CLOSS_BITSGAP_THD_1STCH_1             0x0c33
#define CLOSS_PRESL_LAST_BITS_1STCH_0         0x0c34
#define CLOSS_PRESL_LAST_BITS_1STCH_1         0x0c35
#define CLOSS_PRESL_LAST_BITS_1STCH_2         0x0c36
#define CLOSS_PRESL_LAST_BITS_1STCH_3         0x0c37
#define CLOSS_RO_PRESL_LAST_BITS_1STCH_0        0x0c38
#define CLOSS_RO_BITS_LENGTH_1STCH_0          0x0c39
#define CLOSS_RO_PRESL_LAST_BITS_1STCH_1        0x0c3a
#define CLOSS_RO_BITS_LENGTH_1STCH_1          0x0c3b
#define CLOSS_RO_PRESL_LAST_BITS_1STCH_2        0x0c3c
#define CLOSS_RO_BITS_LENGTH_1STCH_2          0x0c3d
#define CLOSS_RO_PRESL_LAST_BITS_1STCH_3        0x0c3e
#define CLOSS_RO_BITS_LENGTH_1STCH_3          0x0c3f
#define CLOSS_RO_DIR0_NUM_1STCH               0x0c40
#define CLOSS_RO_DIR1_NUM_1STCH               0x0c41
#define CLOSS_RO_DIR2_NUM_1STCH               0x0c42
#define CLOSS_RO_DIR3_NUM_1STCH               0x0c43
#define CLOSS_RO_MAX_ERROR_1STCH              0x0c44
#define CLOSS_RO_ERROR_ACC_1STCH_0            0x0c45
#define CLOSS_RO_ERROR_ACC_1STCH_1            0x0c46
#define CLOSS_RO_ERROR_COUNT_1STCH_0          0x0c47
#define CLOSS_RO_ERROR_COUNT_1STCH_1          0x0c48
#define CLOSS_RO_ERROR_COUNT_1STCH_2          0x0c49
#define CLOSS_RO_ERROR_COUNT_1STCH_3          0x0c4a
#define CLOSS_RO_ERROR_COUNT_1STCH_4          0x0c4b
#define CLOSS_RO_ERROR_COUNT_1STCH_5          0x0c4c
#define CLOSS_RO_ERROR_COUNT_1STCH_6          0x0c4d
#define CLOSS_RO_ERROR_COUNT_1STCH_7          0x0c4e
#define CLOSS_RO_ERROR_COUNT_1STCH_8          0x0c4f
#define CLOSS_RO_ERROR_COUNT_1STCH_9          0x0c50
#define CLOSS_RO_ERROR_COUNT_1STCH_10         0x0c51
#define CLOSS_RO_ERROR_COUNT_1STCH_11         0x0c52
#define CLOSS_RO_ERROR_COUNT_1STCH_12         0x0c53
#define CLOSS_RO_ERROR_COUNT_1STCH_13         0x0c54
#define CLOSS_RO_ERROR_COUNT_1STCH_14         0x0c55
#define CLOSS_RO_ERROR_COUNT_1STCH_15         0x0c56
#define CLOSS_BLK_2NDCH                       0x0c65
#define CLOSS_PRED_2NDCH_0                    0x0c66
#define CLOSS_PRED_2NDCH_1                    0x0c67
#define CLOSS_ADJ_PRED_SIZE_2NDCH_0           0x0c68
#define CLOSS_ADJ_PRED_SIZE_2NDCH_1           0x0c69
#define CLOSS_QP_MAP_2NDCH_0                  0x0c6a
#define CLOSS_QP_MAP_2NDCH_1                  0x0c6b
#define CLOSS_QP_MAP_2NDCH_2                  0x0c6c
#define CLOSS_CODEC_OTHER_2NDCH               0x0c6d
#define CLOSS_PRED_DICT_2NDCH                 0x0c6e
#define CLOSS_RC_GROUP_2NDCH_0                0x0c6f
#define CLOSS_RC_GROUP_2NDCH_1                0x0c70
#define CLOSS_RC_BUDGET_2NDCH_0               0x0c71
#define CLOSS_RC_BUDGET_2NDCH_1               0x0c72
#define CLOSS_RC_BUDGET_2NDCH_2               0x0c73
#define CLOSS_RC_BUDGET_2NDCH_3               0x0c74
#define CLOSS_RC_BUDGET_2NDCH_4               0x0c75
#define CLOSS_RC_BUDGET_2NDCH_5               0x0c76
#define CLOSS_RC_QP_MARGIN_2NDCH_0            0x0c77
#define CLOSS_RC_QP_MARGIN_2NDCH_1            0x0c78
#define CLOSS_RC_QP_MARGIN_2NDCH_2            0x0c79
#define CLOSS_FLATNESS_2NDCH_0                0x0c7a
#define CLOSS_FLATNESS_2NDCH_1                0x0c7b
#define CLOSS_RATIO_2NDCH_0                   0x0c7c
#define CLOSS_FIFO_AVG_2NDCH                  0x0c7d
#define CLOSS_FIFO_THD_2NDCH_0                0x0c7e
#define CLOSS_FIFO_THD_2NDCH_1                0x0c7f
#define CLOSS_FIFO_THD_2NDCH_2                0x0c80
#define CLOSS_FIFO_DLT_2NDCH                  0x0c81
#define CLOSS_BITSGAP_THD_2NDCH_0             0x0c82
#define CLOSS_BITSGAP_THD_2NDCH_1             0x0c83
#define CLOSS_PRESL_LAST_BITS_2NDCH_0         0x0c84
#define CLOSS_PRESL_LAST_BITS_2NDCH_1         0x0c85
#define CLOSS_PRESL_LAST_BITS_2NDCH_2         0x0c86
#define CLOSS_PRESL_LAST_BITS_2NDCH_3         0x0c87
#define CLOSS_RO_PRESL_LAST_BITS_2NDCH_0        0x0c88
#define CLOSS_RO_BITS_LENGTH_2NDCH_0          0x0c89
#define CLOSS_RO_PRESL_LAST_BITS_2NDCH_1        0x0c8a
#define CLOSS_RO_BITS_LENGTH_2NDCH_1          0x0c8b
#define CLOSS_RO_PRESL_LAST_BITS_2NDCH_2        0x0c8c
#define CLOSS_RO_BITS_LENGTH_2NDCH_2          0x0c8d
#define CLOSS_RO_PRESL_LAST_BITS_2NDCH_3        0x0c8e
#define CLOSS_RO_BITS_LENGTH_2NDCH_3          0x0c8f
#define CLOSS_RO_DIR0_NUM_2NDCH               0x0c90
#define CLOSS_RO_DIR1_NUM_2NDCH               0x0c91
#define CLOSS_RO_DIR2_NUM_2NDCH               0x0c92
#define CLOSS_RO_DIR3_NUM_2NDCH               0x0c93
#define CLOSS_RO_MAX_ERROR_2NDCH              0x0c94
#define CLOSS_RO_ERROR_ACC_2NDCH_0            0x0c95
#define CLOSS_RO_ERROR_ACC_2NDCH_1            0x0c96
#define CLOSS_RO_ERROR_COUNT_2NDCH_0          0x0c97
#define CLOSS_RO_ERROR_COUNT_2NDCH_1          0x0c98
#define CLOSS_RO_ERROR_COUNT_2NDCH_2          0x0c99
#define CLOSS_RO_ERROR_COUNT_2NDCH_3          0x0c9a
#define CLOSS_RO_ERROR_COUNT_2NDCH_4          0x0c9b
#define CLOSS_RO_ERROR_COUNT_2NDCH_5          0x0c9c
#define CLOSS_RO_ERROR_COUNT_2NDCH_6          0x0c9d
#define CLOSS_RO_ERROR_COUNT_2NDCH_7          0x0c9e
#define CLOSS_RO_ERROR_COUNT_2NDCH_8          0x0c9f
#define CLOSS_RO_ERROR_COUNT_2NDCH_9          0x0ca0
#define CLOSS_RO_ERROR_COUNT_2NDCH_10         0x0ca1
#define CLOSS_RO_ERROR_COUNT_2NDCH_11         0x0ca2
#define CLOSS_RO_ERROR_COUNT_2NDCH_12         0x0ca3
#define CLOSS_RO_ERROR_COUNT_2NDCH_13         0x0ca4
#define CLOSS_RO_ERROR_COUNT_2NDCH_14         0x0ca5
#define CLOSS_RO_ERROR_COUNT_2NDCH_15         0x0ca6
#define CLOSS_BLK_3RDCH                       0x0cb5
#define CLOSS_PRED_3RDCH_0                    0x0cb6
#define CLOSS_PRED_3RDCH_1                    0x0cb7
#define CLOSS_ADJ_PRED_SIZE_3RDCH_0           0x0cb8
#define CLOSS_ADJ_PRED_SIZE_3RDCH_1           0x0cb9
#define CLOSS_QP_MAP_3RDCH_0                  0x0cba
#define CLOSS_QP_MAP_3RDCH_1                  0x0cbb
#define CLOSS_QP_MAP_3RDCH_2                  0x0cbc
#define CLOSS_CODEC_OTHER_3RDCH               0x0cbd
#define CLOSS_PRED_DICT_3RDCH                 0x0cbe
#define CLOSS_RC_GROUP_3RDCH_0                0x0cbf
#define CLOSS_RC_GROUP_3RDCH_1                0x0cc0
#define CLOSS_RC_BUDGET_3RDCH_0               0x0cc1
#define CLOSS_RC_BUDGET_3RDCH_1               0x0cc2
#define CLOSS_RC_BUDGET_3RDCH_2               0x0cc3
#define CLOSS_RC_BUDGET_3RDCH_3               0x0cc4
#define CLOSS_RC_BUDGET_3RDCH_4               0x0cc5
#define CLOSS_RC_BUDGET_3RDCH_5               0x0cc6
#define CLOSS_RC_QP_MARGIN_3RDCH_0            0x0cc7
#define CLOSS_RC_QP_MARGIN_3RDCH_1            0x0cc8
#define CLOSS_RC_QP_MARGIN_3RDCH_2            0x0cc9
#define CLOSS_FLATNESS_3RDCH_0                0x0cca
#define CLOSS_FLATNESS_3RDCH_1                0x0ccb
#define CLOSS_RATIO_3RDCH_0                   0x0ccc
#define CLOSS_FIFO_AVG_3RDCH                  0x0ccd
#define CLOSS_FIFO_THD_3RDCH_0                0x0cce
#define CLOSS_FIFO_THD_3RDCH_1                0x0ccf
#define CLOSS_FIFO_THD_3RDCH_2                0x0cd0
#define CLOSS_FIFO_DLT_3RDCH                  0x0cd1
#define CLOSS_BITSGAP_THD_3RDCH_0             0x0cd2
#define CLOSS_BITSGAP_THD_3RDCH_1             0x0cd3
#define CLOSS_PRESL_LAST_BITS_3RDCH_0         0x0cd4
#define CLOSS_PRESL_LAST_BITS_3RDCH_1         0x0cd5
#define CLOSS_PRESL_LAST_BITS_3RDCH_2         0x0cd6
#define CLOSS_PRESL_LAST_BITS_3RDCH_3         0x0cd7
#define CLOSS_RO_PRESL_LAST_BITS_3RDCH_0        0x0cd8
#define CLOSS_RO_BITS_LENGTH_3RDCH_0          0x0cd9
#define CLOSS_RO_PRESL_LAST_BITS_3RDCH_1        0x0cda
#define CLOSS_RO_BITS_LENGTH_3RDCH_1          0x0cdb
#define CLOSS_RO_PRESL_LAST_BITS_3RDCH_2        0x0cdc
#define CLOSS_RO_BITS_LENGTH_3RDCH_2          0x0cdd
#define CLOSS_RO_PRESL_LAST_BITS_3RDCH_3        0x0cde
#define CLOSS_RO_BITS_LENGTH_3RDCH_3          0x0cdf
#define CLOSS_RO_DIR0_NUM_3RDCH               0x0ce0
#define CLOSS_RO_DIR1_NUM_3RDCH               0x0ce1
#define CLOSS_RO_DIR2_NUM_3RDCH               0x0ce2
#define CLOSS_RO_DIR3_NUM_3RDCH               0x0ce3
#define CLOSS_RO_MAX_ERROR_3RDCH              0x0ce4
#define CLOSS_RO_ERROR_ACC_3RDCH_0            0x0ce5
#define CLOSS_RO_ERROR_ACC_3RDCH_1            0x0ce6
#define CLOSS_RO_ERROR_COUNT_3RDCH_0          0x0ce7
#define CLOSS_RO_ERROR_COUNT_3RDCH_1          0x0ce8
#define CLOSS_RO_ERROR_COUNT_3RDCH_2          0x0ce9
#define CLOSS_RO_ERROR_COUNT_3RDCH_3          0x0cea
#define CLOSS_RO_ERROR_COUNT_3RDCH_4          0x0ceb
#define CLOSS_RO_ERROR_COUNT_3RDCH_5          0x0cec
#define CLOSS_RO_ERROR_COUNT_3RDCH_6          0x0ced
#define CLOSS_RO_ERROR_COUNT_3RDCH_7          0x0cee
#define CLOSS_RO_ERROR_COUNT_3RDCH_8          0x0cef
#define CLOSS_RO_ERROR_COUNT_3RDCH_9          0x0cf0
#define CLOSS_RO_ERROR_COUNT_3RDCH_10         0x0cf1
#define CLOSS_RO_ERROR_COUNT_3RDCH_11         0x0cf2
#define CLOSS_RO_ERROR_COUNT_3RDCH_12         0x0cf3
#define CLOSS_RO_ERROR_COUNT_3RDCH_13         0x0cf4
#define CLOSS_RO_ERROR_COUNT_3RDCH_14         0x0cf5
#define CLOSS_RO_ERROR_COUNT_3RDCH_15         0x0cf6
#define FRC_MEVP_CTRL0      0x1080
#define FRC_MEVP_CTRL1      0x1081
#define FRC_MEVP_CTRL2      0x1082
#define FRC_MEVP_RO_STAT0   0x1088
#define FRC_MEVP_RO_MIF_INT_FLAG    0x1089
#define FRC_MEVP_CRC_CHECK_FRM  0x108a
#define FRC_MEVP_RO_MV_CRC_SUM     0x108b
#define FRC_MEVP_RO_LOGO_CRC_SUM     0x108c
#define FRC_MEVP_RO_MVS_ADDR  0x108d
#define FRC_ME_EN                              0x1100
#define FRC_ME_PRE_LBUF_OFST                   0x1101
#define FRC_ME_CUR_LBUF_OFST                   0x1102
#define FRC_ME_NEX_LBUF_OFST                   0x1103
#define FRC_ME_LBUF_NUM                        0x1104
#define FRC_ME_DBG                             0x1105
#define FRC_ME_LPF                             0x1106
#define FRC_ME_BB_PIX_ST                       0x1107
#define FRC_ME_BB_PIX_ED                       0x1108
#define FRC_ME_BB_BLK_ST                       0x1109
#define FRC_ME_BB_BLK_ED                       0x110a
#define FRC_ME_STAT_12R_HST                    0x110b
#define FRC_ME_STAT_12R_H01                    0x110c
#define FRC_ME_STAT_12R_H23                    0x110d
#define FRC_ME_STAT_12R_V0                     0x110e
#define FRC_ME_STAT_12R_V1                     0x110f
#define FRC_ME_STAT_NEW_REGION                0x1110
#define FRC_ME_RPD_ADD_CANDIDATES             0x1111
#define FRC_ME_BVSEL_GROUP_THX                0x1112
#define FRC_ME_BVSEL_GROUP_THY                0x1113
#define FRC_ME_BB_HANDLE                      0x1114
#define FRC_ME_BVSEL_GROUP_EN                 0x1115
#define FRC_ME_CAD_ZGMV_EN_0                  0x1116
#define FRC_ME_CAD_ZGMV_EN_1                  0x1117
#define FRC_ME_CAD_ZGMV_EN_2                  0x1118
#define FRC_ME_GCV_EN                         0x1119
#define FRC_ME_GCV_STEP                       0x111a
#define FRC_ME_GCV_APLGAIN                    0x111b
#define FRC_ME_GCV_SAD                        0x111c
#define FRC_ME_GCV_T_APL                      0x111d
#define FRC_ME_GCV_T_CONSIS                   0x111e
#define FRC_ME_GCV_DETAIL_TH                  0x111f
#define FRC_ME_GCV_TIME                       0x1120
#define FRC_ME_GCV_GMV                        0x1121
#define FRC_ME_GCV_DTL_STH                    0x1122
#define FRC_ME_GCV_DTL_HTH                    0x1123
#define FRC_ME_GCV_DTL_VTH                    0x1124
#define FRC_ME_GCV_DTL_H2TH                   0x1125
#define FRC_ME_GCV_DTL_V2TH                   0x1126
#define FRC_ME_RPD_EN                         0x1127
#define FRC_ME_RPD_FS_POST                    0x1128
#define FRC_ME_RPD_NEW_1                      0x1129
#define FRC_ME_RPD_MAXSAD_CLIP                0x112a
#define FRC_ME_RPD_VALLEY_PEAK                0x112b
#define FRC_ME_RPD_T1_FLAT                    0x112c
#define FRC_ME_RPD_T2_LHL                     0x112d
#define FRC_ME_RPD_T2_FLAT                    0x112e
#define FRC_ME_RPD_T3_FLAT                    0x112f
#define FRC_ME_RPD_AUTO_FLAT                  0x1130
#define FRC_ME_RPD_VLINE                      0x1131
#define FRC_ME_RPD_HLINE                      0x1132
#define FRC_ME_RPD_DIRECTION                  0x1133
#define FRC_ME_RPD_HARD_AB                    0x1134
#define FRC_ME_CAD_FS_EN                      0x1135
#define FRC_ME_CAD_FS_PENALTY                 0x1136
#define FRC_ME_CAD_PRJ_EN                     0x1137
#define FRC_ME_CAD_PRJ_PENALTY                0x1138
#define FRC_ME_CAD_PRJ_GROUP                  0x1139
#define FRC_ME_CAD_PRJ_GROUP_2                0x113a
#define FRC_ME_TOP_CTRL             0x1180
#define FRC_ME_GCLK_CTRL0           0x1181
#define FRC_ME_GCLK_CTRL1           0x1182
#define FRC_ME_GCLK_CTRL2           0x1183
#define FRC_ME_RO_FRM_SIZE          0x1188
#define FRC_ME_RO_BLK_SIZE          0x1189
#define FRC_ME_RO_BLK_HME_SIZE      0x118a
#define FRC_ME_RO_PIX_IN_CNT        0x118b
#define FRC_ME_RO_MV_IN_CNT         0x118c
#define FRC_ME_RO_MV_OUT_CNT        0x118d
#define FRC_ME_RO_LBUF_DBGINFO      0x118e
#define FRC_ME_RPD_FS_GCLK                   0x1190
#define FRC_ME_RPD_HBLANK                   0x1191
#define FRC_ME_RPD_DBG_DISP                 0x1192
#define FRC_ME_CMV_MAX_MV                   0x11a0
#define FRC_ME_CMV_CTRL                     0x11a1
#define FRC_HME_CMV_MAX_MV                  0x11a2
#define FRC_ME_RO_CMV_NUM0                  0x11a3
#define FRC_ME_RO_CMV_NUM1                  0x11a4
#define FRC_ME_RO_CMV_NUM2                  0x11a5
#define FRC_ME_RO_CMV_NUM3                  0x11a6
#define FRC_ME_RO_CMV_NUM4                  0x11a7
#define FRC_ME_RO_CMV_NUM5                  0x11a8
#define FRC_ME_RO_CMV_NUM6                  0x11a9
#define FRC_ME_RO_CMV_NUM7                  0x11aa
#define FRC_ME_RO_CMV_NUM8                  0x11ab
#define FRC_ME_RO_CMV_NUM9                  0x11ac
#define FRC_ME_RO_CMV_NUM10                 0x11ad
#define FRC_ME_CBV_GCLK_0                        0x11b0
#define FRC_ME_CBV_GCLK_1                        0x11b1
#define FRC_ME_CBV_MISC0                         0x11b2
#define FRC_ME_STAT_HW_GMV                       0x11b3
#define FRC_ME_STAT_HW_RP_GMV0                   0x11b4
#define FRC_ME_STAT_HW_RP_GMV1                   0x11b5
#define FRC_ME_STAT_HW_RP_GMV2                   0x11b6
#define FRC_ME_STAT_HW_RP_GMV3                   0x11b7
#define FRC_ME_STAT_HW_RP_GMV4                   0x11b8
#define FRC_ME_STAT_HW_RP_GMV5                   0x11b9
#define FRC_ME_STAT_HW_RP_GMV6                   0x11ba
#define FRC_ME_STAT_HW_RP_GMV7                   0x11bb
#define FRC_ME_STAT_HW_RP_GMV8                   0x11bc
#define FRC_ME_STAT_HW_RP_GMV9                   0x11bd
#define FRC_ME_STAT_HW_RP_GMV10                  0x11be
#define FRC_ME_STAT_HW_RP_GMV11                  0x11bf
#define FRC_ME_RPD_RAD_GAIN_CN                 0x1300
#define FRC_ME_RPD_RAD_GAIN_NC                 0x1301
#define FRC_ME_RPD_RAD_GAIN_PHS                0x1302
#define FRC_ME_RPD_PENALTY_GMV                 0x1303
#define FRC_ME_ADD_HME_SAD                     0x1304
#define FRC_ME_BVSEL_GROUP_THXY                0x1305
#define FRC_ME_CAD_SETS_SEL_0                  0x1306
#define FRC_ME_CAD_ST_EN_0                     0x1307
#define FRC_ME_CAD_ST0_0                       0x1308
#define FRC_ME_CAD_ST1_0                       0x1309
#define FRC_ME_CAD_ST2_0                       0x130a
#define FRC_ME_CAD_ST3_0                       0x130b
#define FRC_ME_CAD_ST4_0                       0x130c
#define FRC_ME_CAD_RAD_EN_0                    0x130d
#define FRC_ME_CAD_RAD01_0                     0x130e
#define FRC_ME_CAD_RAD23_0                     0x130f
#define FRC_ME_CAD_RAD0_MM_0                  0x1310
#define FRC_ME_CAD_RAD1_MM_0                  0x1311
#define FRC_ME_CAD_RAD2_MM_0                  0x1312
#define FRC_ME_CAD_RAD3_MM_0                  0x1313
#define FRC_ME_CAD_HIE_PEN0_0                 0x1314
#define FRC_ME_CAD_HIE_PEN1_0                 0x1315
#define FRC_ME_CAD_HIE_PEN2_0                 0x1316
#define FRC_ME_CAD_HIE_PEN3_0                 0x1317
#define FRC_ME_CAD_SETS_SEL_1                 0x1318
#define FRC_ME_CAD_ST_EN_1                    0x1319
#define FRC_ME_CAD_ST0_1                      0x131a
#define FRC_ME_CAD_ST1_1                      0x131b
#define FRC_ME_CAD_ST2_1                      0x131c
#define FRC_ME_CAD_ST3_1                      0x131d
#define FRC_ME_CAD_ST4_1                      0x131e
#define FRC_ME_CAD_RAD_EN_1                   0x131f
#define FRC_ME_CAD_RAD01_1                    0x1320
#define FRC_ME_CAD_RAD23_1                    0x1321
#define FRC_ME_CAD_RAD0_MM_1                  0x1322
#define FRC_ME_CAD_RAD1_MM_1                  0x1323
#define FRC_ME_CAD_RAD2_MM_1                  0x1324
#define FRC_ME_CAD_RAD3_MM_1                  0x1325
#define FRC_ME_CAD_HIE_PEN0_1                 0x1326
#define FRC_ME_CAD_HIE_PEN1_1                 0x1327
#define FRC_ME_CAD_HIE_PEN2_1                 0x1328
#define FRC_ME_CAD_HIE_PEN3_1                 0x1329
#define FRC_ME_CAD_SETS_SEL_2                 0x132a
#define FRC_ME_CAD_ST_EN_2                    0x132b
#define FRC_ME_CAD_ST0_2                      0x132c
#define FRC_ME_CAD_ST1_2                      0x132d
#define FRC_ME_CAD_ST2_2                      0x132e
#define FRC_ME_CAD_ST3_2                      0x132f
#define FRC_ME_CAD_ST4_2                      0x1330
#define FRC_ME_CAD_RAD_EN_2                   0x1331
#define FRC_ME_CAD_RAD01_2                    0x1332
#define FRC_ME_CAD_RAD23_2                    0x1333
#define FRC_ME_CAD_RAD0_MM_2                  0x1334
#define FRC_ME_CAD_RAD1_MM_2                  0x1335
#define FRC_ME_CAD_RAD2_MM_2                  0x1336
#define FRC_ME_CAD_RAD3_MM_2                  0x1337
#define FRC_ME_CAD_HIE_PEN0_2                 0x1338
#define FRC_ME_CAD_HIE_PEN1_2                 0x1339
#define FRC_ME_CAD_HIE_PEN2_2                 0x133a
#define FRC_ME_CAD_HIE_PEN3_2                 0x133b
#define FRC_ME_CAD_POS0_0                     0x133c
#define FRC_ME_CAD_POS1_0                     0x133d
#define FRC_ME_CAD_POS2_0                     0x133e
#define FRC_ME_CAD_POS0_1                     0x133f
#define FRC_ME_CAD_POS1_1                     0x1340
#define FRC_ME_CAD_POS2_1                     0x1341
#define FRC_ME_CAD_POS0_2                     0x1342
#define FRC_ME_CAD_POS1_2                     0x1343
#define FRC_ME_CAD_POS2_2                     0x1344
#define FRC_ME_CAD_POS0_3                     0x1345
#define FRC_ME_CAD_POS1_3                     0x1346
#define FRC_ME_CAD_POS2_3                     0x1347
#define FRC_ME_CAD_POS0_4                     0x1348
#define FRC_ME_CAD_POS1_4                     0x1349
#define FRC_ME_CAD_POS2_4                     0x134a
#define FRC_ME_CAD_POS0_5                     0x134b
#define FRC_ME_CAD_POS1_5                     0x134c
#define FRC_ME_CAD_POS2_5                     0x134d
#define FRC_ME_RAD_EDGE_0                     0x134e
#define FRC_ME_HME_RAD_MODE_0                 0x134f
#define FRC_ME_SEED0_0                        0x1350
#define FRC_ME_SEED1_0                        0x1351
#define FRC_ME_RAD_EDGE_1                     0x1352
#define FRC_ME_HME_RAD_MODE_1                 0x1353
#define FRC_ME_SEED0_1                        0x1354
#define FRC_ME_SEED1_1                        0x1355
#define FRC_ME_RAD_EDGE_2                     0x1356
#define FRC_ME_HME_RAD_MODE_2                 0x1357
#define FRC_ME_SEED0_2                        0x1358
#define FRC_ME_SEED1_2                        0x1359
#define FRC_ME_RPD_PENALTY_ST_0               0x135a
#define FRC_ME_RPD_PENALTY_ST_1               0x135b
#define FRC_ME_RPD_PENALTY_ST_2               0x135c
#define FRC_ME_RPD_PENALTY_ST_3               0x135d
#define FRC_ME_RPD_PENALTY_ST_4               0x135e
#define FRC_ME_RPD_PENALTY_ST_5               0x135f
#define FRC_ME_RPD_PENALTY_ST_6               0x1360
#define FRC_ME_RPD_PENALTY_ST_7               0x1361
#define FRC_ME_RPD_PENALTY_ST_8               0x1362
#define FRC_ME_RPD_PENALTY_ST_9               0x1363
#define FRC_ME_OBME_MODE_0                     0x1500
#define FRC_ME_H_MVDIFF_SMOOTH_0               0x1501
#define FRC_ME_H_MVDIFF_EN_0                   0x1502
#define FRC_ME_H_MVDIFF_GAIN0_0                0x1503
#define FRC_ME_H_MVDIFF_GAIN1_0                0x1504
#define FRC_ME_SAD_ACDC_REG0_0                 0x1505
#define FRC_ME_SAD_ACDC_REG1_0                 0x1506
#define FRC_ME_SAD_ACDC_REG2_0                 0x1507
#define FRC_ME_OBME_MODE_1                     0x1508
#define FRC_ME_H_MVDIFF_SMOOTH_1               0x1509
#define FRC_ME_H_MVDIFF_EN_1                   0x150a
#define FRC_ME_H_MVDIFF_GAIN0_1                0x150b
#define FRC_ME_H_MVDIFF_GAIN1_1                0x150c
#define FRC_ME_SAD_ACDC_REG0_1                 0x150d
#define FRC_ME_SAD_ACDC_REG1_1                 0x150e
#define FRC_ME_SAD_ACDC_REG2_1                 0x150f
#define FRC_ME_OBME_MODE_2                    0x1510
#define FRC_ME_H_MVDIFF_SMOOTH_2              0x1511
#define FRC_ME_H_MVDIFF_EN_2                  0x1512
#define FRC_ME_H_MVDIFF_GAIN0_2               0x1513
#define FRC_ME_H_MVDIFF_GAIN1_2               0x1514
#define FRC_ME_SAD_ACDC_REG0_2                0x1515
#define FRC_ME_SAD_ACDC_REG1_2                0x1516
#define FRC_ME_SAD_ACDC_REG2_2                0x1517
#define FRC_ME_HME_MVDIFF_SAD                 0x1518
#define FRC_ME_SAD_DC                         0x1519
#define FRC_ME_SAD_AC                         0x151a
#define FRC_ME_SAD_DTL                        0x151b
#define FRC_ME_SAD_MVDIFF                     0x151c
#define FRC_ME_SAD_ACDC                       0x151d
#define FRC_ME_DZP_DTL                        0x151e
#define FRC_ME_DZP_SAD                        0x151f
#define FRC_ME_OBME_MASK_TH                   0x1520
#define FRC_ME_OBME_MASK_RAT                  0x1521
#define FRC_ME_ZGMV_PATCH_EN                  0x1522
#define FRC_ME_ZGMV_PATCH_PENALTY             0x1523
#define FRC_ME_E2E_CHK_EN                     0x1524
#define FRC_ME_E2E_CHK_TH                     0x1525
#define FRC_ME_FS_SRC_1                       0x1526
#define FRC_ME_FS_SRC_2                       0x1527
#define FRC_ME_SAD_DDR_THX                    0x1528
#define FRC_ME_SAD_DDR_THY                    0x1529
#define FRC_ME_MVDIFF_DDR_THX                 0x152a
#define FRC_ME_MVDIFF_DDR_THY                 0x152b
#define FRC_ME_P0_EN_0                        0x152c
#define FRC_ME_P0_EN_1                        0x152d
#define FRC_ME_P0_EN_2                        0x152e
#define FRC_ME_P0_TH                          0x152f
#define FRC_ME_P0_REGION_EN                   0x1530
#define FRC_ME_P0_REGION_TH0                  0x1531
#define FRC_ME_P0_REGION_TH1                  0x1532
#define FRC_ME_P1_EN_0                        0x1533
#define FRC_ME_P1_EN_1                        0x1534
#define FRC_ME_P1_EN_2                        0x1535
#define FRC_ME_P1_APL                         0x1536
#define FRC_ME_P1_SAD                         0x1537
#define FRC_MEPP_SMOB_EN                      0x1538
#define FRC_MEPP_SMOB_TH0_0                   0x1539
#define FRC_MEPP_SMOB_TH0_1                   0x153a
#define FRC_MEPP_SMOB_TH0_2                   0x153b
#define FRC_MEPP_SMOB_R0_TH                   0x153c
#define FRC_MEPP_SMOB_R12_TH                  0x153d
#define FRC_MEPP_LMT_MOTION_0                 0x153e
#define FRC_MEPP_LMT_VBUF_0                   0x153f
#define FRC_MEPP_LMT_LFB_0                    0x1540
#define FRC_MEPP_LMT_MOTION_1                 0x1541
#define FRC_MEPP_LMT_VBUF_1                   0x1542
#define FRC_MEPP_LMT_LFB_1                    0x1543
#define FRC_MEPP_LMT_MOTION_2                 0x1544
#define FRC_MEPP_LMT_VBUF_2                   0x1545
#define FRC_MEPP_LMT_LFB_2                    0x1546
#define FRC_MEPP_LMT_VBUF                     0x1547
#define FRC_ME_GMV                            0x1548
#define FRC_ME_GMV_2ND                        0x1549
#define FRC_ME_GMV_PATCH                      0x154a
#define FRC_ME_PG_ST_MV_0                     0x154b
#define FRC_ME_PG_ROW_DELTA_MV_0              0x154c
#define FRC_ME_PG_COL_DELTA_MV_0              0x154d
#define FRC_ME_PG_ST_MV_1                     0x154e
#define FRC_ME_PG_ROW_DELTA_MV_1              0x154f
#define FRC_ME_PG_COL_DELTA_MV_1              0x1550
#define FRC_ME_PG_ST_MV_2                     0x1551
#define FRC_ME_PG_ROW_DELTA_MV_2              0x1552
#define FRC_ME_PG_COL_DELTA_MV_2              0x1553
#define FRC_ME_STAT_GMV_RGN_0                 0x1554
#define FRC_ME_STAT_GMV_RGN_2ND_0             0x1555
#define FRC_ME_STAT_GMV_RGN_1                 0x1556
#define FRC_ME_STAT_GMV_RGN_2ND_1             0x1557
#define FRC_ME_STAT_GMV_RGN_2                 0x1558
#define FRC_ME_STAT_GMV_RGN_2ND_2             0x1559
#define FRC_ME_STAT_GMV_RGN_3                 0x155a
#define FRC_ME_STAT_GMV_RGN_2ND_3             0x155b
#define FRC_ME_STAT_GMV_RGN_4                 0x155c
#define FRC_ME_STAT_GMV_RGN_2ND_4             0x155d
#define FRC_ME_STAT_GMV_RGN_5                 0x155e
#define FRC_ME_STAT_GMV_RGN_2ND_5             0x155f
#define FRC_ME_STAT_GMV_RGN_6                 0x1560
#define FRC_ME_STAT_GMV_RGN_2ND_6             0x1561
#define FRC_ME_STAT_GMV_RGN_7                 0x1562
#define FRC_ME_STAT_GMV_RGN_2ND_7             0x1563
#define FRC_ME_STAT_GMV_RGN_8                 0x1564
#define FRC_ME_STAT_GMV_RGN_2ND_8             0x1565
#define FRC_ME_STAT_GMV_RGN_9                 0x1566
#define FRC_ME_STAT_GMV_RGN_2ND_9             0x1567
#define FRC_ME_STAT_GMV_RGN_10                0x1568
#define FRC_ME_STAT_GMV_RGN_2ND_10            0x1569
#define FRC_ME_STAT_GMV_RGN_11                0x156a
#define FRC_ME_STAT_GMV_RGN_2ND_11            0x156b
#define FRC_ME_STAT_GLB_APL                   0x156c
#define FRC_ME_REGION_READONLY_EN_0           0x156d
#define FRC_ME_REGION_READONLY_EN_1           0x156e
#define FRC_ME_REGION_READONLY_EN_2           0x156f
#define FRC_ME_REGION_READONLY_EN_3           0x1570
#define FRC_ME_REGION_READONLY_EN_4           0x1571
#define FRC_ME_REGION_READONLY_EN_5           0x1572
#define FRC_ME_REGION_RP_PENALTY              0x1573
#define FRC_ME_RP_PENALTY_GAIN                0x1574
#define FRC_ME_PERIODIC2_S1                   0x1575
#define FRC_ME_PERIODIC2_S2                   0x1576
#define FRC_ME_PERIODIC3_S1                   0x1577
#define FRC_ME_PERIODIC3_S2                   0x1578
#define FRC_ME_PERIODIC3_S3                   0x1579
#define FRC_ME_STAT_RGN_GMV_EN                 0x1700
#define FRC_ME_STAT_GMV_OPT0                   0x1701
#define FRC_ME_GMV_CTRL                        0x1702
#define FRC_ME_STAT_GMV_OPT3                   0x1703
#define FRC_ME_STAT_GMV_OPT1                   0x1704
#define FRC_ME_STAT_GMV_OPT4                   0x1705
#define FRC_ME_STAT_GMV_OPT2                   0x1706
#define FRC_ME_REGION_RP_GMV_1                 0x1707
#define FRC_ME_REGION_RP_GMV_2                 0x1708
#define FRC_ME_STAT_ACT_TH                     0x1709
#define FRC_ME_STAT_RGN_S_CONSIS               0x170a
#define FRC_ME_STAT_SAD                        0x170b
#define FRC_ME_STAT_ZMV_CNT                    0x170c
#define FRC_ME_STAT_ACT_HI_TH                  0x170d
#define FRC_ME_STAT_ACT_LO_TH                  0x170e
#define FRC_ME_STAT_POS_HI_TH_0                0x170f
#define FRC_ME_STAT_POS_HI_TH_1               0x1710
#define FRC_ME_STAT_POS_HI_TH_2               0x1711
#define FRC_ME_STAT_POS_HI_TH_3               0x1712
#define FRC_ME_STAT_POS_HI_TH_4               0x1713
#define FRC_ME_STAT_POS_HI_TH_5               0x1714
#define FRC_ME_STAT_POS_HI_TH_6               0x1715
#define FRC_ME_STAT_POS_HI_TH_7               0x1716
#define FRC_ME_STAT_POS_HI_TH_8               0x1717
#define FRC_ME_STAT_POS_HI_TH_9               0x1718
#define FRC_ME_STAT_POS_HI_TH_10              0x1719
#define FRC_ME_STAT_POS_HI_TH_11              0x171a
#define FRC_ME_STAT_POS_HI_TH_12              0x171b
#define FRC_ME_STAT_POS_HI_TH_13              0x171c
#define FRC_ME_STAT_POS_HI_TH_14              0x171d
#define FRC_ME_STAT_POS_HI_TH_15              0x171e
#define FRC_ME_STAT_POS_HI_TH_16              0x171f
#define FRC_ME_STAT_POS_HI_TH_17              0x1720
#define FRC_ME_STAT_POS_HI_TH_18              0x1721
#define FRC_ME_STAT_POS_HI_TH_19              0x1722
#define FRC_ME_STAT_POS_HI_TH_20              0x1723
#define FRC_ME_STAT_POS_HI_TH_21              0x1724
#define FRC_ME_STAT_T_CONSIS_TH               0x1725
#define FRC_ME_STAT_T_S_CONSIS_TH             0x1726
#define FRC_ME_STAT_S_CONSIS_TH               0x1727
#define FRC_ME_STAT_GLB_DTL                   0x1728
#define FRC_ME_STAT_RGN_SAD                   0x1729
#define FRC_ME_STAT_RGN_T_CONSIS              0x172a
#define FRC_ME_STAT_RGN_GOOD                  0x172b
#define FRC_ME_RO_RGN_T_CONSIS_0               0x1800
#define FRC_ME_RO_RGN_S_CONSIS_0               0x1801
#define FRC_ME_RO_RGN_DTL_SUM_0                0x1802
#define FRC_ME_RO_RGN_DTL_CNT_0                0x1803
#define FRC_ME_RO_RGN_HISAD_SUM_0              0x1804
#define FRC_ME_RO_RGN_HISAD_CNT_0              0x1805
#define FRC_ME_RO_RGN_GOODSAD_CNT_0            0x1806
#define FRC_ME_RO_RGN_GOODSAD_SUM_0            0x1807
#define FRC_ME_RO_RGN_APL_0                    0x1808
#define FRC_ME_RO_RGN_T_CONSIS_1               0x1809
#define FRC_ME_RO_RGN_S_CONSIS_1               0x180a
#define FRC_ME_RO_RGN_DTL_SUM_1                0x180b
#define FRC_ME_RO_RGN_DTL_CNT_1                0x180c
#define FRC_ME_RO_RGN_HISAD_SUM_1              0x180d
#define FRC_ME_RO_RGN_HISAD_CNT_1              0x180e
#define FRC_ME_RO_RGN_GOODSAD_CNT_1            0x180f
#define FRC_ME_RO_RGN_GOODSAD_SUM_1           0x1810
#define FRC_ME_RO_RGN_APL_1                   0x1811
#define FRC_ME_RO_RGN_T_CONSIS_2              0x1812
#define FRC_ME_RO_RGN_S_CONSIS_2              0x1813
#define FRC_ME_RO_RGN_DTL_SUM_2               0x1814
#define FRC_ME_RO_RGN_DTL_CNT_2               0x1815
#define FRC_ME_RO_RGN_HISAD_SUM_2             0x1816
#define FRC_ME_RO_RGN_HISAD_CNT_2             0x1817
#define FRC_ME_RO_RGN_GOODSAD_CNT_2           0x1818
#define FRC_ME_RO_RGN_GOODSAD_SUM_2           0x1819
#define FRC_ME_RO_RGN_APL_2                   0x181a
#define FRC_ME_RO_RGN_T_CONSIS_3              0x181b
#define FRC_ME_RO_RGN_S_CONSIS_3              0x181c
#define FRC_ME_RO_RGN_DTL_SUM_3               0x181d
#define FRC_ME_RO_RGN_DTL_CNT_3               0x181e
#define FRC_ME_RO_RGN_HISAD_SUM_3             0x181f
#define FRC_ME_RO_RGN_HISAD_CNT_3             0x1820
#define FRC_ME_RO_RGN_GOODSAD_CNT_3           0x1821
#define FRC_ME_RO_RGN_GOODSAD_SUM_3           0x1822
#define FRC_ME_RO_RGN_APL_3                   0x1823
#define FRC_ME_RO_RGN_T_CONSIS_4              0x1824
#define FRC_ME_RO_RGN_S_CONSIS_4              0x1825
#define FRC_ME_RO_RGN_DTL_SUM_4               0x1826
#define FRC_ME_RO_RGN_DTL_CNT_4               0x1827
#define FRC_ME_RO_RGN_HISAD_SUM_4             0x1828
#define FRC_ME_RO_RGN_HISAD_CNT_4             0x1829
#define FRC_ME_RO_RGN_GOODSAD_CNT_4           0x182a
#define FRC_ME_RO_RGN_GOODSAD_SUM_4           0x182b
#define FRC_ME_RO_RGN_APL_4                   0x182c
#define FRC_ME_RO_RGN_T_CONSIS_5              0x182d
#define FRC_ME_RO_RGN_S_CONSIS_5              0x182e
#define FRC_ME_RO_RGN_DTL_SUM_5               0x182f
#define FRC_ME_RO_RGN_DTL_CNT_5               0x1830
#define FRC_ME_RO_RGN_HISAD_SUM_5             0x1831
#define FRC_ME_RO_RGN_HISAD_CNT_5             0x1832
#define FRC_ME_RO_RGN_GOODSAD_CNT_5           0x1833
#define FRC_ME_RO_RGN_GOODSAD_SUM_5           0x1834
#define FRC_ME_RO_RGN_APL_5                   0x1835
#define FRC_ME_RO_RGN_T_CONSIS_6              0x1836
#define FRC_ME_RO_RGN_S_CONSIS_6              0x1837
#define FRC_ME_RO_RGN_DTL_SUM_6               0x1838
#define FRC_ME_RO_RGN_DTL_CNT_6               0x1839
#define FRC_ME_RO_RGN_HISAD_SUM_6             0x183a
#define FRC_ME_RO_RGN_HISAD_CNT_6             0x183b
#define FRC_ME_RO_RGN_GOODSAD_CNT_6           0x183c
#define FRC_ME_RO_RGN_GOODSAD_SUM_6           0x183d
#define FRC_ME_RO_RGN_APL_6                   0x183e
#define FRC_ME_RO_RGN_T_CONSIS_7              0x183f
#define FRC_ME_RO_RGN_S_CONSIS_7              0x1840
#define FRC_ME_RO_RGN_DTL_SUM_7               0x1841
#define FRC_ME_RO_RGN_DTL_CNT_7               0x1842
#define FRC_ME_RO_RGN_HISAD_SUM_7             0x1843
#define FRC_ME_RO_RGN_HISAD_CNT_7             0x1844
#define FRC_ME_RO_RGN_GOODSAD_CNT_7           0x1845
#define FRC_ME_RO_RGN_GOODSAD_SUM_7           0x1846
#define FRC_ME_RO_RGN_APL_7                   0x1847
#define FRC_ME_RO_RGN_T_CONSIS_8              0x1848
#define FRC_ME_RO_RGN_S_CONSIS_8              0x1849
#define FRC_ME_RO_RGN_DTL_SUM_8               0x184a
#define FRC_ME_RO_RGN_DTL_CNT_8               0x184b
#define FRC_ME_RO_RGN_HISAD_SUM_8             0x184c
#define FRC_ME_RO_RGN_HISAD_CNT_8             0x184d
#define FRC_ME_RO_RGN_GOODSAD_CNT_8           0x184e
#define FRC_ME_RO_RGN_GOODSAD_SUM_8           0x184f
#define FRC_ME_RO_RGN_APL_8                   0x1850
#define FRC_ME_RO_RGN_T_CONSIS_9              0x1851
#define FRC_ME_RO_RGN_S_CONSIS_9              0x1852
#define FRC_ME_RO_RGN_DTL_SUM_9               0x1853
#define FRC_ME_RO_RGN_DTL_CNT_9               0x1854
#define FRC_ME_RO_RGN_HISAD_SUM_9             0x1855
#define FRC_ME_RO_RGN_HISAD_CNT_9             0x1856
#define FRC_ME_RO_RGN_GOODSAD_CNT_9           0x1857
#define FRC_ME_RO_RGN_GOODSAD_SUM_9           0x1858
#define FRC_ME_RO_RGN_APL_9                   0x1859
#define FRC_ME_RO_RGN_T_CONSIS_10             0x185a
#define FRC_ME_RO_RGN_S_CONSIS_10             0x185b
#define FRC_ME_RO_RGN_DTL_SUM_10              0x185c
#define FRC_ME_RO_RGN_DTL_CNT_10              0x185d
#define FRC_ME_RO_RGN_HISAD_SUM_10            0x185e
#define FRC_ME_RO_RGN_HISAD_CNT_10            0x185f
#define FRC_ME_RO_RGN_GOODSAD_CNT_10          0x1860
#define FRC_ME_RO_RGN_GOODSAD_SUM_10          0x1861
#define FRC_ME_RO_RGN_APL_10                  0x1862
#define FRC_ME_RO_RGN_T_CONSIS_11             0x1863
#define FRC_ME_RO_RGN_S_CONSIS_11             0x1864
#define FRC_ME_RO_RGN_DTL_SUM_11              0x1865
#define FRC_ME_RO_RGN_DTL_CNT_11              0x1866
#define FRC_ME_RO_RGN_HISAD_SUM_11            0x1867
#define FRC_ME_RO_RGN_HISAD_CNT_11            0x1868
#define FRC_ME_RO_RGN_GOODSAD_CNT_11          0x1869
#define FRC_ME_RO_RGN_GOODSAD_SUM_11          0x186a
#define FRC_ME_RO_RGN_APL_11                  0x186b
#define FRC_ME_RO_S_CONSIS_0                  0x186c
#define FRC_ME_RO_T_CONSIS_0                  0x186d
#define FRC_ME_RO_APL_0                       0x186e
#define FRC_ME_RO_DTL_0                       0x186f
#define FRC_ME_RO_SAD_0                       0x1870
#define FRC_ME_RO_BLK_CNT_SAD_0               0x1871
#define FRC_ME_RO_BLK_CNT_0                   0x1872
#define FRC_ME_RO_TCMV_CNT_0                  0x1873
#define FRC_ME_RO_FCMV_CNT_0                  0x1874
#define FRC_ME_RO_S_CONSIS_1                  0x1875
#define FRC_ME_RO_T_CONSIS_1                  0x1876
#define FRC_ME_RO_APL_1                       0x1877
#define FRC_ME_RO_DTL_1                       0x1878
#define FRC_ME_RO_SAD_1                       0x1879
#define FRC_ME_RO_BLK_CNT_SAD_1               0x187a
#define FRC_ME_RO_BLK_CNT_1                   0x187b
#define FRC_ME_RO_TCMV_CNT_1                  0x187c
#define FRC_ME_RO_FCMV_CNT_1                  0x187d
#define FRC_ME_RO_S_CONSIS_2                  0x187e
#define FRC_ME_RO_T_CONSIS_2                  0x187f
#define FRC_ME_RO_APL_2                       0x1880
#define FRC_ME_RO_DTL_2                       0x1881
#define FRC_ME_RO_SAD_2                       0x1882
#define FRC_ME_RO_BLK_CNT_SAD_2               0x1883
#define FRC_ME_RO_BLK_CNT_2                   0x1884
#define FRC_ME_RO_TCMV_CNT_2                  0x1885
#define FRC_ME_RO_FCMV_CNT_2                  0x1886
#define FRC_ME_RO_FCMV_CNT                    0x1887
#define FRC_ME_RO_GMV_ROUGH                   0x1888
#define FRC_ME_RO_GMV_ROUGH_2ND               0x1889
#define FRC_ME_RO_GMV_ROUGH_NCNT              0x188a
#define FRC_ME_RO_GMV_ROUGH_CNT               0x188b
#define FRC_ME_RO_GMV_ROUGH_CNT_2ND           0x188c
#define FRC_ME_RO_GMV_ROUGH_CNT_3X3_0         0x188d
#define FRC_ME_RO_GMV_ROUGH_CNT_3X3_1         0x188e
#define FRC_ME_RO_GMV_ROUGH_CNT_3X3_2         0x188f
#define FRC_ME_RO_GMV_ROUGH_CNT_3X3_3         0x1890
#define FRC_ME_RO_GMV_ROUGH_CNT_3X3_4         0x1891
#define FRC_ME_RO_GMV_ROUGH_CNT_3X3_5         0x1892
#define FRC_ME_RO_GMV_ROUGH_CNT_3X3_6         0x1893
#define FRC_ME_RO_GMV_ROUGH_CNT_3X3_7         0x1894
#define FRC_ME_RO_GMV_ROUGH_CNT_3X3_8         0x1895
#define FRC_ME_RO_GMV                         0x1896
#define FRC_ME_RO_GMV_MUX                     0x1897
#define FRC_ME_RO_GMV_2ND                     0x1898
#define FRC_ME_RO_GMV_NCNT                    0x1899
#define FRC_ME_RO_GMV_CNT                     0x189a
#define FRC_ME_RO_GMV_CNT_2ND                 0x189b
#define FRC_ME_RO_GMV_DTL_CNT                 0x189c
#define FRC_ME_RO_GMV_ZZ_CNT                  0x189d
#define FRC_ME_RO_GMV_CNT_3X3_0               0x189e
#define FRC_ME_RO_GMV_CNT_3X3_1               0x189f
#define FRC_ME_RO_GMV_CNT_3X3_2               0x18a0
#define FRC_ME_RO_GMV_CNT_3X3_3               0x18a1
#define FRC_ME_RO_GMV_CNT_3X3_4               0x18a2
#define FRC_ME_RO_GMV_CNT_3X3_5               0x18a3
#define FRC_ME_RO_GMV_CNT_3X3_6               0x18a4
#define FRC_ME_RO_GMV_CNT_3X3_7               0x18a5
#define FRC_ME_RO_GMV_CNT_3X3_8               0x18a6
#define FRC_ME_RO_GMV_RGN_0                    0x1900
#define FRC_ME_RO_GMV_RGN_2ND_0                0x1901
#define FRC_ME_RO_GMV_ROUGH_RGN_0              0x1902
#define FRC_ME_RO_GMV_ROUGH_RGN_2ND_0          0x1903
#define FRC_ME_RO_GMV_RGN_1                    0x1904
#define FRC_ME_RO_GMV_RGN_2ND_1                0x1905
#define FRC_ME_RO_GMV_ROUGH_RGN_1              0x1906
#define FRC_ME_RO_GMV_ROUGH_RGN_2ND_1          0x1907
#define FRC_ME_RO_GMV_RGN_2                    0x1908
#define FRC_ME_RO_GMV_RGN_2ND_2                0x1909
#define FRC_ME_RO_GMV_ROUGH_RGN_2              0x190a
#define FRC_ME_RO_GMV_ROUGH_RGN_2ND_2          0x190b
#define FRC_ME_RO_GMV_RGN_3                    0x190c
#define FRC_ME_RO_GMV_RGN_2ND_3                0x190d
#define FRC_ME_RO_GMV_ROUGH_RGN_3              0x190e
#define FRC_ME_RO_GMV_ROUGH_RGN_2ND_3          0x190f
#define FRC_ME_RO_GMV_RGN_4                   0x1910
#define FRC_ME_RO_GMV_RGN_2ND_4               0x1911
#define FRC_ME_RO_GMV_ROUGH_RGN_4             0x1912
#define FRC_ME_RO_GMV_ROUGH_RGN_2ND_4         0x1913
#define FRC_ME_RO_GMV_RGN_5                   0x1914
#define FRC_ME_RO_GMV_RGN_2ND_5               0x1915
#define FRC_ME_RO_GMV_ROUGH_RGN_5             0x1916
#define FRC_ME_RO_GMV_ROUGH_RGN_2ND_5         0x1917
#define FRC_ME_RO_GMV_RGN_6                   0x1918
#define FRC_ME_RO_GMV_RGN_2ND_6               0x1919
#define FRC_ME_RO_GMV_ROUGH_RGN_6             0x191a
#define FRC_ME_RO_GMV_ROUGH_RGN_2ND_6         0x191b
#define FRC_ME_RO_GMV_RGN_7                   0x191c
#define FRC_ME_RO_GMV_RGN_2ND_7               0x191d
#define FRC_ME_RO_GMV_ROUGH_RGN_7             0x191e
#define FRC_ME_RO_GMV_ROUGH_RGN_2ND_7         0x191f
#define FRC_ME_RO_GMV_RGN_8                   0x1920
#define FRC_ME_RO_GMV_RGN_2ND_8               0x1921
#define FRC_ME_RO_GMV_ROUGH_RGN_8             0x1922
#define FRC_ME_RO_GMV_ROUGH_RGN_2ND_8         0x1923
#define FRC_ME_RO_GMV_RGN_9                   0x1924
#define FRC_ME_RO_GMV_RGN_2ND_9               0x1925
#define FRC_ME_RO_GMV_ROUGH_RGN_9             0x1926
#define FRC_ME_RO_GMV_ROUGH_RGN_2ND_9         0x1927
#define FRC_ME_RO_GMV_RGN_10                  0x1928
#define FRC_ME_RO_GMV_RGN_2ND_10              0x1929
#define FRC_ME_RO_GMV_ROUGH_RGN_10            0x192a
#define FRC_ME_RO_GMV_ROUGH_RGN_2ND_10        0x192b
#define FRC_ME_RO_GMV_RGN_11                  0x192c
#define FRC_ME_RO_GMV_RGN_2ND_11              0x192d
#define FRC_ME_RO_GMV_ROUGH_RGN_11            0x192e
#define FRC_ME_RO_GMV_ROUGH_RGN_2ND_11        0x192f
#define FRC_ME_RO_ZMV_CNT                     0x1930
#define FRC_ME_RO_ACT_HI_X                    0x1931
#define FRC_ME_RO_ACT_LO_X                    0x1932
#define FRC_ME_RO_ACT_HI_Y                    0x1933
#define FRC_ME_RO_ACT_LO_Y                    0x1934
#define FRC_ME_RO_ACT_DTL                     0x1935
#define FRC_ME_RO_MAX_MIN_RGN                 0x1936
#define FRC_ME_RO_POS_HI_Y_0                  0x1937
#define FRC_ME_RO_NEG_LO_Y_0                  0x1938
#define FRC_ME_RO_POS_HI_Y_1                  0x1939
#define FRC_ME_RO_NEG_LO_Y_1                  0x193a
#define FRC_ME_RO_POS_HI_Y_2                  0x193b
#define FRC_ME_RO_NEG_LO_Y_2                  0x193c
#define FRC_ME_RO_POS_HI_Y_3                  0x193d
#define FRC_ME_RO_NEG_LO_Y_3                  0x193e
#define FRC_ME_RO_POS_HI_Y_4                  0x193f
#define FRC_ME_RO_NEG_LO_Y_4                  0x1940
#define FRC_ME_RO_POS_HI_Y_5                  0x1941
#define FRC_ME_RO_NEG_LO_Y_5                  0x1942
#define FRC_ME_RO_POS_HI_Y_6                  0x1943
#define FRC_ME_RO_NEG_LO_Y_6                  0x1944
#define FRC_ME_RO_POS_HI_Y_7                  0x1945
#define FRC_ME_RO_NEG_LO_Y_7                  0x1946
#define FRC_ME_RO_POS_HI_Y_8                  0x1947
#define FRC_ME_RO_NEG_LO_Y_8                  0x1948
#define FRC_ME_RO_POS_HI_Y_9                  0x1949
#define FRC_ME_RO_NEG_LO_Y_9                  0x194a
#define FRC_ME_RO_POS_HI_Y_10                 0x194b
#define FRC_ME_RO_NEG_LO_Y_10                 0x194c
#define FRC_ME_RO_POS_HI_Y_11                 0x194d
#define FRC_ME_RO_NEG_LO_Y_11                 0x194e
#define FRC_ME_RO_POS_HI_Y_12                 0x194f
#define FRC_ME_RO_NEG_LO_Y_12                 0x1950
#define FRC_ME_RO_POS_HI_Y_13                 0x1951
#define FRC_ME_RO_NEG_LO_Y_13                 0x1952
#define FRC_ME_RO_POS_HI_Y_14                 0x1953
#define FRC_ME_RO_NEG_LO_Y_14                 0x1954
#define FRC_ME_RO_POS_HI_Y_15                 0x1955
#define FRC_ME_RO_NEG_LO_Y_15                 0x1956
#define FRC_ME_RO_POS_HI_Y_16                 0x1957
#define FRC_ME_RO_NEG_LO_Y_16                 0x1958
#define FRC_ME_RO_POS_HI_Y_17                 0x1959
#define FRC_ME_RO_NEG_LO_Y_17                 0x195a
#define FRC_ME_RO_POS_HI_Y_18                 0x195b
#define FRC_ME_RO_NEG_LO_Y_18                 0x195c
#define FRC_ME_RO_POS_HI_Y_19                 0x195d
#define FRC_ME_RO_NEG_LO_Y_19                 0x195e
#define FRC_ME_RO_POS_HI_Y_20                 0x195f
#define FRC_ME_RO_NEG_LO_Y_20                 0x1960
#define FRC_ME_RO_POS_HI_Y_21                 0x1961
#define FRC_ME_RO_NEG_LO_Y_21                 0x1962
#define FRC_ME_RO_GMV_TOTAL_SUM               0x1963
#define FRC_ME_RO_GMV_SMALL_NCNT              0x1964
#define FRC_ME_REGION_RP_TOTAL_CNT_0          0x1965
#define FRC_ME_REGION_RP_TOTAL_CNT_1          0x1966
#define FRC_ME_REGION_RP_TOTAL_CNT_2          0x1967
#define FRC_ME_REGION_RP_TOTAL_CNT_3          0x1968
#define FRC_ME_REGION_RP_TOTAL_CNT_4          0x1969
#define FRC_ME_REGION_RP_TOTAL_CNT_5          0x196a
#define FRC_ME_REGION_RP_TOTAL_CNT_6          0x196b
#define FRC_ME_REGION_RP_TOTAL_CNT_7          0x196c
#define FRC_ME_REGION_RP_TOTAL_CNT_8          0x196d
#define FRC_ME_REGION_RP_TOTAL_CNT_9          0x196e
#define FRC_ME_REGION_RP_TOTAL_CNT_10         0x196f
#define FRC_ME_REGION_RP_TOTAL_CNT_11         0x1970
#define FRC_ME_RO_REGION_RP_GMV_0             0x1971
#define FRC_ME_RO_REGION_RP_GMV_1             0x1972
#define FRC_ME_RO_REGION_RP_GMV_2             0x1973
#define FRC_ME_RO_REGION_RP_GMV_3             0x1974
#define FRC_ME_RO_REGION_RP_GMV_4             0x1975
#define FRC_ME_RO_REGION_RP_GMV_5             0x1976
#define FRC_ME_RO_REGION_RP_GMV_6             0x1977
#define FRC_ME_RO_REGION_RP_GMV_7             0x1978
#define FRC_ME_RO_REGION_RP_GMV_8             0x1979
#define FRC_ME_RO_REGION_RP_GMV_9             0x197a
#define FRC_ME_RO_REGION_RP_GMV_10            0x197b
#define FRC_ME_RO_REGION_RP_GMV_11            0x197c
#define FRC_ME_RO_REGION_RP_GMV_CNT_0         0x197d
#define FRC_ME_RO_REGION_RP_GMV_CNT_1         0x197e
#define FRC_ME_RO_REGION_RP_GMV_CNT_2         0x197f
#define FRC_ME_RO_REGION_RP_GMV_CNT_3         0x1980
#define FRC_ME_RO_REGION_RP_GMV_CNT_4         0x1981
#define FRC_ME_RO_REGION_RP_GMV_CNT_5         0x1982
#define FRC_ME_RO_REGION_RP_GMV_CNT_6         0x1983
#define FRC_ME_RO_REGION_RP_GMV_CNT_7         0x1984
#define FRC_ME_RO_REGION_RP_GMV_CNT_8         0x1985
#define FRC_ME_RO_REGION_RP_GMV_CNT_9         0x1986
#define FRC_ME_RO_REGION_RP_GMV_CNT_10        0x1987
#define FRC_ME_RO_REGION_RP_GMV_CNT_11        0x1988
#define FRC_ME_RO_REGION_FB_T_0_0              0x1a00
#define FRC_ME_RO_REGION_FB_S_0_0              0x1a01
#define FRC_ME_RO_REGION_FB_DTL_0_0            0x1a02
#define FRC_ME_RO_REGION_FB_SAD_SUM_0_0         0x1a03
#define FRC_ME_RO_REGION_FB_SAD_CNT_0_0         0x1a04
#define FRC_ME_RO_REGION_FB_T_0_1              0x1a05
#define FRC_ME_RO_REGION_FB_S_0_1              0x1a06
#define FRC_ME_RO_REGION_FB_DTL_0_1            0x1a07
#define FRC_ME_RO_REGION_FB_SAD_SUM_0_1         0x1a08
#define FRC_ME_RO_REGION_FB_SAD_CNT_0_1         0x1a09
#define FRC_ME_RO_REGION_FB_T_0_2              0x1a0a
#define FRC_ME_RO_REGION_FB_S_0_2              0x1a0b
#define FRC_ME_RO_REGION_FB_DTL_0_2            0x1a0c
#define FRC_ME_RO_REGION_FB_SAD_SUM_0_2         0x1a0d
#define FRC_ME_RO_REGION_FB_SAD_CNT_0_2         0x1a0e
#define FRC_ME_RO_REGION_FB_T_0_3              0x1a0f
#define FRC_ME_RO_REGION_FB_S_0_3             0x1a10
#define FRC_ME_RO_REGION_FB_DTL_0_3           0x1a11
#define FRC_ME_RO_REGION_FB_SAD_SUM_0_3        0x1a12
#define FRC_ME_RO_REGION_FB_SAD_CNT_0_3        0x1a13
#define FRC_ME_RO_REGION_FB_T_0_4             0x1a14
#define FRC_ME_RO_REGION_FB_S_0_4             0x1a15
#define FRC_ME_RO_REGION_FB_DTL_0_4           0x1a16
#define FRC_ME_RO_REGION_FB_SAD_SUM_0_4        0x1a17
#define FRC_ME_RO_REGION_FB_SAD_CNT_0_4        0x1a18
#define FRC_ME_RO_REGION_FB_T_0_5             0x1a19
#define FRC_ME_RO_REGION_FB_S_0_5             0x1a1a
#define FRC_ME_RO_REGION_FB_DTL_0_5           0x1a1b
#define FRC_ME_RO_REGION_FB_SAD_SUM_0_5        0x1a1c
#define FRC_ME_RO_REGION_FB_SAD_CNT_0_5        0x1a1d
#define FRC_ME_RO_REGION_FB_T_0_6             0x1a1e
#define FRC_ME_RO_REGION_FB_S_0_6             0x1a1f
#define FRC_ME_RO_REGION_FB_DTL_0_6           0x1a20
#define FRC_ME_RO_REGION_FB_SAD_SUM_0_6        0x1a21
#define FRC_ME_RO_REGION_FB_SAD_CNT_0_6        0x1a22
#define FRC_ME_RO_REGION_FB_T_0_7             0x1a23
#define FRC_ME_RO_REGION_FB_S_0_7             0x1a24
#define FRC_ME_RO_REGION_FB_DTL_0_7           0x1a25
#define FRC_ME_RO_REGION_FB_SAD_SUM_0_7        0x1a26
#define FRC_ME_RO_REGION_FB_SAD_CNT_0_7        0x1a27
#define FRC_ME_RO_REGION_FB_T_1_0             0x1a28
#define FRC_ME_RO_REGION_FB_S_1_0             0x1a29
#define FRC_ME_RO_REGION_FB_DTL_1_0           0x1a2a
#define FRC_ME_RO_REGION_FB_SAD_SUM_1_0        0x1a2b
#define FRC_ME_RO_REGION_FB_SAD_CNT_1_0        0x1a2c
#define FRC_ME_RO_REGION_FB_T_1_1             0x1a2d
#define FRC_ME_RO_REGION_FB_S_1_1             0x1a2e
#define FRC_ME_RO_REGION_FB_DTL_1_1           0x1a2f
#define FRC_ME_RO_REGION_FB_SAD_SUM_1_1        0x1a30
#define FRC_ME_RO_REGION_FB_SAD_CNT_1_1        0x1a31
#define FRC_ME_RO_REGION_FB_T_1_2             0x1a32
#define FRC_ME_RO_REGION_FB_S_1_2             0x1a33
#define FRC_ME_RO_REGION_FB_DTL_1_2           0x1a34
#define FRC_ME_RO_REGION_FB_SAD_SUM_1_2        0x1a35
#define FRC_ME_RO_REGION_FB_SAD_CNT_1_2        0x1a36
#define FRC_ME_RO_REGION_FB_T_1_3             0x1a37
#define FRC_ME_RO_REGION_FB_S_1_3             0x1a38
#define FRC_ME_RO_REGION_FB_DTL_1_3           0x1a39
#define FRC_ME_RO_REGION_FB_SAD_SUM_1_3        0x1a3a
#define FRC_ME_RO_REGION_FB_SAD_CNT_1_3        0x1a3b
#define FRC_ME_RO_REGION_FB_T_1_4             0x1a3c
#define FRC_ME_RO_REGION_FB_S_1_4             0x1a3d
#define FRC_ME_RO_REGION_FB_DTL_1_4           0x1a3e
#define FRC_ME_RO_REGION_FB_SAD_SUM_1_4        0x1a3f
#define FRC_ME_RO_REGION_FB_SAD_CNT_1_4        0x1a40
#define FRC_ME_RO_REGION_FB_T_1_5             0x1a41
#define FRC_ME_RO_REGION_FB_S_1_5             0x1a42
#define FRC_ME_RO_REGION_FB_DTL_1_5           0x1a43
#define FRC_ME_RO_REGION_FB_SAD_SUM_1_5        0x1a44
#define FRC_ME_RO_REGION_FB_SAD_CNT_1_5        0x1a45
#define FRC_ME_RO_REGION_FB_T_1_6             0x1a46
#define FRC_ME_RO_REGION_FB_S_1_6             0x1a47
#define FRC_ME_RO_REGION_FB_DTL_1_6           0x1a48
#define FRC_ME_RO_REGION_FB_SAD_SUM_1_6        0x1a49
#define FRC_ME_RO_REGION_FB_SAD_CNT_1_6        0x1a4a
#define FRC_ME_RO_REGION_FB_T_1_7             0x1a4b
#define FRC_ME_RO_REGION_FB_S_1_7             0x1a4c
#define FRC_ME_RO_REGION_FB_DTL_1_7           0x1a4d
#define FRC_ME_RO_REGION_FB_SAD_SUM_1_7        0x1a4e
#define FRC_ME_RO_REGION_FB_SAD_CNT_1_7        0x1a4f
#define FRC_ME_RO_REGION_FB_T_2_0             0x1a50
#define FRC_ME_RO_REGION_FB_S_2_0             0x1a51
#define FRC_ME_RO_REGION_FB_DTL_2_0           0x1a52
#define FRC_ME_RO_REGION_FB_SAD_SUM_2_0        0x1a53
#define FRC_ME_RO_REGION_FB_SAD_CNT_2_0        0x1a54
#define FRC_ME_RO_REGION_FB_T_2_1             0x1a55
#define FRC_ME_RO_REGION_FB_S_2_1             0x1a56
#define FRC_ME_RO_REGION_FB_DTL_2_1           0x1a57
#define FRC_ME_RO_REGION_FB_SAD_SUM_2_1        0x1a58
#define FRC_ME_RO_REGION_FB_SAD_CNT_2_1        0x1a59
#define FRC_ME_RO_REGION_FB_T_2_2             0x1a5a
#define FRC_ME_RO_REGION_FB_S_2_2             0x1a5b
#define FRC_ME_RO_REGION_FB_DTL_2_2           0x1a5c
#define FRC_ME_RO_REGION_FB_SAD_SUM_2_2        0x1a5d
#define FRC_ME_RO_REGION_FB_SAD_CNT_2_2        0x1a5e
#define FRC_ME_RO_REGION_FB_T_2_3             0x1a5f
#define FRC_ME_RO_REGION_FB_S_2_3             0x1a60
#define FRC_ME_RO_REGION_FB_DTL_2_3           0x1a61
#define FRC_ME_RO_REGION_FB_SAD_SUM_2_3        0x1a62
#define FRC_ME_RO_REGION_FB_SAD_CNT_2_3        0x1a63
#define FRC_ME_RO_REGION_FB_T_2_4             0x1a64
#define FRC_ME_RO_REGION_FB_S_2_4             0x1a65
#define FRC_ME_RO_REGION_FB_DTL_2_4           0x1a66
#define FRC_ME_RO_REGION_FB_SAD_SUM_2_4        0x1a67
#define FRC_ME_RO_REGION_FB_SAD_CNT_2_4        0x1a68
#define FRC_ME_RO_REGION_FB_T_2_5             0x1a69
#define FRC_ME_RO_REGION_FB_S_2_5             0x1a6a
#define FRC_ME_RO_REGION_FB_DTL_2_5           0x1a6b
#define FRC_ME_RO_REGION_FB_SAD_SUM_2_5        0x1a6c
#define FRC_ME_RO_REGION_FB_SAD_CNT_2_5        0x1a6d
#define FRC_ME_RO_REGION_FB_T_2_6             0x1a6e
#define FRC_ME_RO_REGION_FB_S_2_6             0x1a6f
#define FRC_ME_RO_REGION_FB_DTL_2_6           0x1a70
#define FRC_ME_RO_REGION_FB_SAD_SUM_2_6        0x1a71
#define FRC_ME_RO_REGION_FB_SAD_CNT_2_6        0x1a72
#define FRC_ME_RO_REGION_FB_T_2_7             0x1a73
#define FRC_ME_RO_REGION_FB_S_2_7             0x1a74
#define FRC_ME_RO_REGION_FB_DTL_2_7           0x1a75
#define FRC_ME_RO_REGION_FB_SAD_SUM_2_7        0x1a76
#define FRC_ME_RO_REGION_FB_SAD_CNT_2_7        0x1a77
#define FRC_ME_RO_REGION_FB_T_3_0             0x1a78
#define FRC_ME_RO_REGION_FB_S_3_0             0x1a79
#define FRC_ME_RO_REGION_FB_DTL_3_0           0x1a7a
#define FRC_ME_RO_REGION_FB_SAD_SUM_3_0        0x1a7b
#define FRC_ME_RO_REGION_FB_SAD_CNT_3_0        0x1a7c
#define FRC_ME_RO_REGION_FB_T_3_1             0x1a7d
#define FRC_ME_RO_REGION_FB_S_3_1             0x1a7e
#define FRC_ME_RO_REGION_FB_DTL_3_1           0x1a7f
#define FRC_ME_RO_REGION_FB_SAD_SUM_3_1        0x1a80
#define FRC_ME_RO_REGION_FB_SAD_CNT_3_1        0x1a81
#define FRC_ME_RO_REGION_FB_T_3_2             0x1a82
#define FRC_ME_RO_REGION_FB_S_3_2             0x1a83
#define FRC_ME_RO_REGION_FB_DTL_3_2           0x1a84
#define FRC_ME_RO_REGION_FB_SAD_SUM_3_2        0x1a85
#define FRC_ME_RO_REGION_FB_SAD_CNT_3_2        0x1a86
#define FRC_ME_RO_REGION_FB_T_3_3             0x1a87
#define FRC_ME_RO_REGION_FB_S_3_3             0x1a88
#define FRC_ME_RO_REGION_FB_DTL_3_3           0x1a89
#define FRC_ME_RO_REGION_FB_SAD_SUM_3_3        0x1a8a
#define FRC_ME_RO_REGION_FB_SAD_CNT_3_3        0x1a8b
#define FRC_ME_RO_REGION_FB_T_3_4             0x1a8c
#define FRC_ME_RO_REGION_FB_S_3_4             0x1a8d
#define FRC_ME_RO_REGION_FB_DTL_3_4           0x1a8e
#define FRC_ME_RO_REGION_FB_SAD_SUM_3_4        0x1a8f
#define FRC_ME_RO_REGION_FB_SAD_CNT_3_4        0x1a90
#define FRC_ME_RO_REGION_FB_T_3_5             0x1a91
#define FRC_ME_RO_REGION_FB_S_3_5             0x1a92
#define FRC_ME_RO_REGION_FB_DTL_3_5           0x1a93
#define FRC_ME_RO_REGION_FB_SAD_SUM_3_5        0x1a94
#define FRC_ME_RO_REGION_FB_SAD_CNT_3_5        0x1a95
#define FRC_ME_RO_REGION_FB_T_3_6             0x1a96
#define FRC_ME_RO_REGION_FB_S_3_6             0x1a97
#define FRC_ME_RO_REGION_FB_DTL_3_6           0x1a98
#define FRC_ME_RO_REGION_FB_SAD_SUM_3_6        0x1a99
#define FRC_ME_RO_REGION_FB_SAD_CNT_3_6        0x1a9a
#define FRC_ME_RO_REGION_FB_T_3_7             0x1a9b
#define FRC_ME_RO_REGION_FB_S_3_7             0x1a9c
#define FRC_ME_RO_REGION_FB_DTL_3_7           0x1a9d
#define FRC_ME_RO_REGION_FB_SAD_SUM_3_7        0x1a9e
#define FRC_ME_RO_REGION_FB_SAD_CNT_3_7        0x1a9f
#define FRC_ME_RO_REGION_FB_T_4_0             0x1aa0
#define FRC_ME_RO_REGION_FB_S_4_0             0x1aa1
#define FRC_ME_RO_REGION_FB_DTL_4_0           0x1aa2
#define FRC_ME_RO_REGION_FB_SAD_SUM_4_0        0x1aa3
#define FRC_ME_RO_REGION_FB_SAD_CNT_4_0        0x1aa4
#define FRC_ME_RO_REGION_FB_T_4_1             0x1aa5
#define FRC_ME_RO_REGION_FB_S_4_1             0x1aa6
#define FRC_ME_RO_REGION_FB_DTL_4_1           0x1aa7
#define FRC_ME_RO_REGION_FB_SAD_SUM_4_1        0x1aa8
#define FRC_ME_RO_REGION_FB_SAD_CNT_4_1        0x1aa9
#define FRC_ME_RO_REGION_FB_T_4_2             0x1aaa
#define FRC_ME_RO_REGION_FB_S_4_2             0x1aab
#define FRC_ME_RO_REGION_FB_DTL_4_2           0x1aac
#define FRC_ME_RO_REGION_FB_SAD_SUM_4_2        0x1aad
#define FRC_ME_RO_REGION_FB_SAD_CNT_4_2        0x1aae
#define FRC_ME_RO_REGION_FB_T_4_3             0x1aaf
#define FRC_ME_RO_REGION_FB_S_4_3             0x1ab0
#define FRC_ME_RO_REGION_FB_DTL_4_3           0x1ab1
#define FRC_ME_RO_REGION_FB_SAD_SUM_4_3        0x1ab2
#define FRC_ME_RO_REGION_FB_SAD_CNT_4_3        0x1ab3
#define FRC_ME_RO_REGION_FB_T_4_4             0x1ab4
#define FRC_ME_RO_REGION_FB_S_4_4             0x1ab5
#define FRC_ME_RO_REGION_FB_DTL_4_4           0x1ab6
#define FRC_ME_RO_REGION_FB_SAD_SUM_4_4        0x1ab7
#define FRC_ME_RO_REGION_FB_SAD_CNT_4_4        0x1ab8
#define FRC_ME_RO_REGION_FB_T_4_5             0x1ab9
#define FRC_ME_RO_REGION_FB_S_4_5             0x1aba
#define FRC_ME_RO_REGION_FB_DTL_4_5           0x1abb
#define FRC_ME_RO_REGION_FB_SAD_SUM_4_5        0x1abc
#define FRC_ME_RO_REGION_FB_SAD_CNT_4_5        0x1abd
#define FRC_ME_RO_REGION_FB_T_4_6             0x1abe
#define FRC_ME_RO_REGION_FB_S_4_6             0x1abf
#define FRC_ME_RO_REGION_FB_DTL_4_6           0x1ac0
#define FRC_ME_RO_REGION_FB_SAD_SUM_4_6        0x1ac1
#define FRC_ME_RO_REGION_FB_SAD_CNT_4_6        0x1ac2
#define FRC_ME_RO_REGION_FB_T_4_7             0x1ac3
#define FRC_ME_RO_REGION_FB_S_4_7             0x1ac4
#define FRC_ME_RO_REGION_FB_DTL_4_7           0x1ac5
#define FRC_ME_RO_REGION_FB_SAD_SUM_4_7        0x1ac6
#define FRC_ME_RO_REGION_FB_SAD_CNT_4_7        0x1ac7
#define FRC_ME_RO_REGION_FB_T_5_0             0x1ac8
#define FRC_ME_RO_REGION_FB_S_5_0             0x1ac9
#define FRC_ME_RO_REGION_FB_DTL_5_0           0x1aca
#define FRC_ME_RO_REGION_FB_SAD_SUM_5_0        0x1acb
#define FRC_ME_RO_REGION_FB_SAD_CNT_5_0        0x1acc
#define FRC_ME_RO_REGION_FB_T_5_1             0x1acd
#define FRC_ME_RO_REGION_FB_S_5_1             0x1ace
#define FRC_ME_RO_REGION_FB_DTL_5_1           0x1acf
#define FRC_ME_RO_REGION_FB_SAD_SUM_5_1        0x1ad0
#define FRC_ME_RO_REGION_FB_SAD_CNT_5_1        0x1ad1
#define FRC_ME_RO_REGION_FB_T_5_2             0x1ad2
#define FRC_ME_RO_REGION_FB_S_5_2             0x1ad3
#define FRC_ME_RO_REGION_FB_DTL_5_2           0x1ad4
#define FRC_ME_RO_REGION_FB_SAD_SUM_5_2        0x1ad5
#define FRC_ME_RO_REGION_FB_SAD_CNT_5_2        0x1ad6
#define FRC_ME_RO_REGION_FB_T_5_3             0x1ad7
#define FRC_ME_RO_REGION_FB_S_5_3             0x1ad8
#define FRC_ME_RO_REGION_FB_DTL_5_3           0x1ad9
#define FRC_ME_RO_REGION_FB_SAD_SUM_5_3        0x1ada
#define FRC_ME_RO_REGION_FB_SAD_CNT_5_3        0x1adb
#define FRC_ME_RO_REGION_FB_T_5_4             0x1adc
#define FRC_ME_RO_REGION_FB_S_5_4             0x1add
#define FRC_ME_RO_REGION_FB_DTL_5_4           0x1ade
#define FRC_ME_RO_REGION_FB_SAD_SUM_5_4        0x1adf
#define FRC_ME_RO_REGION_FB_SAD_CNT_5_4        0x1ae0
#define FRC_ME_RO_REGION_FB_T_5_5             0x1ae1
#define FRC_ME_RO_REGION_FB_S_5_5             0x1ae2
#define FRC_ME_RO_REGION_FB_DTL_5_5           0x1ae3
#define FRC_ME_RO_REGION_FB_SAD_SUM_5_5        0x1ae4
#define FRC_ME_RO_REGION_FB_SAD_CNT_5_5        0x1ae5
#define FRC_ME_RO_REGION_FB_T_5_6             0x1ae6
#define FRC_ME_RO_REGION_FB_S_5_6             0x1ae7
#define FRC_ME_RO_REGION_FB_DTL_5_6           0x1ae8
#define FRC_ME_RO_REGION_FB_SAD_SUM_5_6        0x1ae9
#define FRC_ME_RO_REGION_FB_SAD_CNT_5_6        0x1aea
#define FRC_ME_RO_REGION_FB_T_5_7             0x1aeb
#define FRC_ME_RO_REGION_FB_S_5_7             0x1aec
#define FRC_ME_RO_REGION_FB_DTL_5_7           0x1aed
#define FRC_ME_RO_REGION_FB_SAD_SUM_5_7        0x1aee
#define FRC_ME_RO_REGION_FB_SAD_CNT_5_7        0x1aef
#define FRC_VP_TOP1                            0x1e00
#define FRC_VP_GMV                             0x1e01
#define FRC_VP_OCT_GMV                         0x1e02
#define FRC_VP_BB_1                            0x1e03
#define FRC_VP_BB_2                            0x1e04
#define FRC_VP_ME_BB_1                         0x1e05
#define FRC_VP_ME_BB_2                         0x1e06
#define FRC_VP_SR                              0x1e07
#define FRC_VP_GMV_MUX                         0x1e08
#define FRC_VP_RETIMER_DALPHA                 0x1e1c
#define FRC_VP_CP2PCR_CP2PCRR_DIFF_TH_1        0x1e1d
#define FRC_VP_CP2PCR_CP2PCRR_DIFF_TH_2        0x1e1e
#define FRC_VP_CN2NCR_CN2NCRR_DIFF_TH_1        0x1e1f
#define FRC_VP_CN2NCR_CN2NCRR_DIFF_TH_2        0x1e20
#define FRC_VP_CPREV_CP2PCR_DIFF_TH_1         0x1e21
#define FRC_VP_CPREV_CP2PCR_DIFF_TH_2         0x1e22
#define FRC_VP_CNREV_CN2NCR_DIFF_TH_1         0x1e23
#define FRC_VP_CNREV_CN2NCR_DIFF_TH_2         0x1e24
#define FRC_VP_CPEXT_CP2PCR_DIFF_TH_1         0x1e25
#define FRC_VP_CPEXT_CP2PCR_DIFF_TH_2         0x1e26
#define FRC_VP_CNEXT_CN2NCR_DIFF_TH_1         0x1e27
#define FRC_VP_CNEXT_CN2NCR_DIFF_TH_2         0x1e28
#define FRC_VP_CP_CN2NCR_DIFF_TH_1            0x1e29
#define FRC_VP_CP_CN2NCR_DIFF_TH_2            0x1e2a
#define FRC_VP_CN_CP2PCR_DIFF_TH_1            0x1e2b
#define FRC_VP_CN_CP2PCR_DIFF_TH_2            0x1e2c
#define FRC_VP_CN_CP_DIFF_TH_1                0x1e2d
#define FRC_VP_CN_CP_DIFF_TH_2                0x1e2e
#define FRC_VP_CN_CN2PCR_DIFF_TH_1            0x1e2f
#define FRC_VP_CN_CN2PCR_DIFF_TH_2            0x1e30
#define FRC_VP_CN_CN2NCRR_DIFF_TH_1           0x1e31
#define FRC_VP_CN_CN2NCRR_DIFF_TH_2           0x1e32
#define FRC_VP_CP_CP2NCR_DIFF_TH_1            0x1e33
#define FRC_VP_CP_CP2NCR_DIFF_TH_2            0x1e34
#define FRC_VP_CP_CP2PCRR_DIFF_TH_1           0x1e35
#define FRC_VP_CP_CP2PCRR_DIFF_TH_2           0x1e36
#define FRC_VP_CP2PCR_CP2PCRR_DIR_TYPE        0x1e37
#define FRC_VP_CN2NCR_CN2NCRR_DIR_TYPE        0x1e38
#define FRC_VP_SAD_TH                         0x1e39
#define FRC_VP_RETIMER_ENABLE                 0x1e3a
#define FRC_VP_SHIFT_BLK                      0x1e3b
#define FRC_VP_DEHALO_TOP                     0x1e3c
#define FRC_VP_EXTEND_ALPHA_CPR_PCR           0x1e3d
#define FRC_VP_EXTEND_ALPHA_CPRR_PCRR         0x1e3e
#define FRC_VP_EXTEND_ALPHA_2PCR_2CPR         0x1e3f
#define FRC_VP_EXTEND_ALPHA_4PBR_4CNR         0x1e40
#define FRC_VP_EXTEND_ALPHA_AVG4PBR_AVG4CNR        0x1e41
#define FRC_VP_EXTEND_LIMIT                   0x1e42
#define FRC_VP_DEHALO_DALPHA                  0x1e43
#define FRC_VP_DEHALO_DYN_TH                  0x1e44
#define FRC_VP_DEHALO_STATIC_TH               0x1e45
#define FRC_VP_DEHALO_DIR_TYPE                0x1e46
#define FRC_VP_DOUBLE_FG                      0x1e47
#define FRC_VP_MV_CHECK1                      0x1e48
#define FRC_VP_MV_CHECK2                      0x1e49
#define FRC_VP_EDGE_CHECK                     0x1e4a
#define FRC_VP_BGMV_CHECK                     0x1e4b
#define FRC_VP_DEHALO_RULE_EN                 0x1e4c
#define FRC_VP_GEN_OCCL_MV                    0x1e4d
#define FRC_VP_GEN_TYPE_RPL_PHS_MV_1          0x1e4e
#define FRC_VP_GEN_TYPE_RPL_PHS_MV_2          0x1e4f
#define FRC_VP_DEHALO_FHRI                    0x1e50
#define FRC_VP_DEHALO_PHS_R                   0x1e51
#define FRC_VP_DEHALO_MV_VAR                  0x1e52
#define FRC_VP_DEHALO_OCCL_LPF                0x1e53
#define FRC_VP_DEHALO_OCT2_1                  0x1e54
#define FRC_VP_DEHALO_OCT2_2                  0x1e55
#define FRC_VP_DEHALO_TURN_OFF                0x1e56
#define FRC_VP_DEHALO_TURN_OFF_2              0x1e57
#define FRC_VP_REGION_WINDOW_1                0x1e58
#define FRC_VP_REGION_WINDOW_2                0x1e59
#define FRC_VP_REGION_WINDOW_3                0x1e5a
#define FRC_VP_REGION_WINDOW_4                0x1e5b
#define FRC_VP_RO_GLOBAL_OCT_COVER_CNT        0x1e5c
#define FRC_VP_RO_GLOBAL_OCT_UNCOV_CNT        0x1e5d
#define FRC_VP_RO_REGION_OCT_COVER_CNT_0        0x1e5e
#define FRC_VP_RO_REGION_OCT_UNCOV_CNT_0        0x1e5f
#define FRC_VP_RO_REGION_OCT_COVER_CNT_1        0x1e60
#define FRC_VP_RO_REGION_OCT_UNCOV_CNT_1        0x1e61
#define FRC_VP_RO_REGION_OCT_COVER_CNT_2        0x1e62
#define FRC_VP_RO_REGION_OCT_UNCOV_CNT_2        0x1e63
#define FRC_VP_RO_REGION_OCT_COVER_CNT_3        0x1e64
#define FRC_VP_RO_REGION_OCT_UNCOV_CNT_3        0x1e65
#define FRC_VP_RO_REGION_OCT_COVER_CNT_4        0x1e66
#define FRC_VP_RO_REGION_OCT_UNCOV_CNT_4        0x1e67
#define FRC_VP_RO_REGION_OCT_COVER_CNT_5        0x1e68
#define FRC_VP_RO_REGION_OCT_UNCOV_CNT_5        0x1e69
#define FRC_VP_RO_REGION_OCT_COVER_CNT_6        0x1e6a
#define FRC_VP_RO_REGION_OCT_UNCOV_CNT_6        0x1e6b
#define FRC_VP_RO_REGION_OCT_COVER_CNT_7        0x1e6c
#define FRC_VP_RO_REGION_OCT_UNCOV_CNT_7        0x1e6d
#define FRC_VP_RO_REGION_OCT_COVER_CNT_8        0x1e6e
#define FRC_VP_RO_REGION_OCT_UNCOV_CNT_8        0x1e6f
#define FRC_VP_RO_REGION_OCT_COVER_CNT_9        0x1e70
#define FRC_VP_RO_REGION_OCT_UNCOV_CNT_9        0x1e71
#define FRC_VP_RO_REGION_OCT_COVER_CNT_10        0x1e72
#define FRC_VP_RO_REGION_OCT_UNCOV_CNT_10        0x1e73
#define FRC_VP_RO_REGION_OCT_COVER_CNT_11        0x1e74
#define FRC_VP_RO_REGION_OCT_UNCOV_CNT_11        0x1e75
#define FRC_VP_RO_GLOBAL_OCT2_COVER_CNT        0x1e76
#define FRC_VP_RO_GLOBAL_OCT2_UNCOV_CNT        0x1e77
#define FRC_VP_RO_REGION_OCT2_COVER_CNT_0        0x1e78
#define FRC_VP_RO_REGION_OCT2_UNCOV_CNT_0        0x1e79
#define FRC_VP_RO_REGION_OCT2_COVER_CNT_1        0x1e7a
#define FRC_VP_RO_REGION_OCT2_UNCOV_CNT_1        0x1e7b
#define FRC_VP_RO_REGION_OCT2_COVER_CNT_2        0x1e7c
#define FRC_VP_RO_REGION_OCT2_UNCOV_CNT_2        0x1e7d
#define FRC_VP_RO_REGION_OCT2_COVER_CNT_3        0x1e7e
#define FRC_VP_RO_REGION_OCT2_UNCOV_CNT_3        0x1e7f
#define FRC_VP_RO_REGION_OCT2_COVER_CNT_4        0x1e80
#define FRC_VP_RO_REGION_OCT2_UNCOV_CNT_4        0x1e81
#define FRC_VP_RO_REGION_OCT2_COVER_CNT_5        0x1e82
#define FRC_VP_RO_REGION_OCT2_UNCOV_CNT_5        0x1e83
#define FRC_VP_RO_REGION_OCT2_COVER_CNT_6        0x1e84
#define FRC_VP_RO_REGION_OCT2_UNCOV_CNT_6        0x1e85
#define FRC_VP_RO_REGION_OCT2_COVER_CNT_7        0x1e86
#define FRC_VP_RO_REGION_OCT2_UNCOV_CNT_7        0x1e87
#define FRC_VP_RO_REGION_OCT2_COVER_CNT_8        0x1e88
#define FRC_VP_RO_REGION_OCT2_UNCOV_CNT_8        0x1e89
#define FRC_VP_RO_REGION_OCT2_COVER_CNT_9        0x1e8a
#define FRC_VP_RO_REGION_OCT2_UNCOV_CNT_9        0x1e8b
#define FRC_VP_RO_REGION_OCT2_COVER_CNT_10        0x1e8c
#define FRC_VP_RO_REGION_OCT2_UNCOV_CNT_10        0x1e8d
#define FRC_VP_RO_REGION_OCT2_COVER_CNT_11        0x1e8e
#define FRC_VP_RO_REGION_OCT2_UNCOV_CNT_11        0x1e8f
#define FRC_VP_RO_GLOBAL_OCT_GMVX_SUM         0x1e90
#define FRC_VP_RO_GLOBAL_OCT_GMVY_SUM         0x1e91
#define FRC_VP_RO_GLOBAL_OCT_GMV_DIFF         0x1e92
#define FRC_VP_WEAK_DEHALO_S1                 0x1e93
#define FRC_VP_WEAK_DEHALO_S2                 0x1e94
#define FRC_VP_WEAK_DEHALO_S3                 0x1e95
#define FRC_VP_LOGO_MV_CHECK_1                0x1e96
#define FRC_VP_LOGO_MV_CHECK_2                0x1e97
#define FRC_VP_OFRM_IDX                       0x1e98
#define FRC_VP_TOP_PROBE            0x1ef0
#define FRC_VP_RO_IN_PROBE_DATA     0x1ef1
#define FRC_VP_RO_OUT_PROBE_DATA    0x1ef2
#define FRC_VP_TOP_HW_CTRL          0x1ef3
#define FRC_VP_TOP_SYNC_CTRL        0x1ef6
#define FRC_VP_TOP_STAT             0x1ef7
#define FRC_VP_TOP_CLR_STAT         0x1ef8
#define FRC_VP_TOP_GCLK_CTRL        0x1efa
#define FRC_VP1_GCLK_CTRL           0x1efb
#define FRC_VP2_GCLK_CTRL           0x1efc
#define FRC_MELOGO_EN                          0x1f00
#define FRC_MELOGO_BB_CORING                   0x1f01
#define FRC_MELOGO_BB_BLK_ST                   0x1f02
#define FRC_MELOGO_BB_BLK_ED                   0x1f03
#define FRC_MELOGO_SMV_XY_THD                  0x1f04
#define FRC_MELOGO_SMV_VPAN_XY_THD             0x1f05
#define FRC_MELOGO_SMV_HPAN_XY_THD             0x1f06
#define FRC_MELOGO_BMV_XY_THD                  0x1f07
#define FRC_MELOGO_SMV_CNT_THD                 0x1f08
#define FRC_MELOGO_PAN_MV_PARAM                0x1f09
#define FRC_MELOGO_PAN_MV_CNT_THD              0x1f0a
#define FRC_MELOGO_PAN_SAD_THD                 0x1f0b
#define FRC_MELOGO_DISAP_MV_THD                0x1f0c
#define FRC_MELOGO_DISAP_SAD_THD               0x1f0d
#define FRC_MELOGO_DISAP_PARAM                 0x1f0e
#define FRC_MELOGO_REGION_CLR_EN               0x1f0f
#define FRC_MELOGO_REGION_CLR_STEP            0x1f10
#define FRC_MELOGO_REGION_HWINDOW_2           0x1f11
#define FRC_MELOGO_REGION_HWINDOW_1           0x1f12
#define FRC_MELOGO_REGION_HWINDOW_0           0x1f13
#define FRC_MELOGO_REGION_VWINDOW_1           0x1f14
#define FRC_MELOGO_REGION_VWINDOW_0           0x1f15
#define FRC_MELOGO_ZMV_THD                    0x1f16
#define FRC_MELOGO_HW_CTRL                 0x1f20
#define FRC_MC_SETTING1                        0x3000
#define FRC_MC_SETTING2                        0x3001
#define FRC_MC_FORCE_BV                        0x3002
#define FRC_SRCH_RNG_MODE                      0x3003
#define FRC_MC_BB_HANDLE_INNER_OFST            0x3004
#define FRC_MC_BB_HANDLE_ORG_ME_BB_XYXY_LEFT_TOP         0x3005
#define FRC_MC_BB_HANDLE_ORG_ME_BB_XYXY_RIGHT_BOT         0x3006
#define FRC_MC_BB_HANDLE_ORG_ME_BLK_BB_XYXY_LFT_AND_TOP         0x3007
#define FRC_MC_BB_HANDLE_ORG_ME_BLK_BB_XYXY_RIT_AND_BOT         0x3008
#define FRC_MC_BB_HANDLE_ME_BLK_BB_XYXY_LFT_AND_TOP         0x3009
#define FRC_MC_BB_HANDLE_ME_BLK_BB_XYXY_RIT_AND_BOT         0x300a
#define FRC_MC_DBG_PHASE_EN                    0x300b
#define FRC_MC_REG_OFRM_IDX                    0x300c
#define FRC_MC_BLK_OFSET                       0x300d
#define FRC_MC_LOGO_OPTION                     0x300e
#define FRC_NORM_SHIFT1                       0x3010
#define FRC_NORM_SHIFT2                       0x3011
#define FRC_NORM_SHIFT3                       0x3012
#define FRC_NORM_SHIFT4                       0x3013
#define FRC_NORM_SHIFT5                       0x3014
#define FRC_NORM_SHIFT6                       0x3015
#define FRC_NORM_SHIFT7                       0x3016
#define FRC_NORM_SHIFT8                       0x3017
#define FRC_NORM_SHIFT9                       0x3018
#define FRC_NORM_SHIFT10                      0x3019
#define FRC_NORM_SHIFT11                      0x301a
#define FRC_NORM_SHIFT12                      0x301b
#define FRC_NORM_SHIFT13                      0x301c
#define FRC_NORM_SHIFT14                      0x301d
#define FRC_MC_RANGE_NORM_LUT_0               0x301e
#define FRC_MC_RANGE_NORM_LUT_1               0x301f
#define FRC_MC_RANGE_NORM_LUT_2               0x3020
#define FRC_MC_RANGE_NORM_LUT_3               0x3021
#define FRC_MC_RANGE_NORM_LUT_4               0x3022
#define FRC_MC_RANGE_NORM_LUT_5               0x3023
#define FRC_MC_RANGE_NORM_LUT_6               0x3024
#define FRC_MC_RANGE_NORM_LUT_7               0x3025
#define FRC_MC_RANGE_NORM_LUT_8               0x3026
#define FRC_MC_RANGE_NORM_LUT_9               0x3027
#define FRC_MC_RANGE_NORM_LUT_10              0x3028
#define FRC_MC_RANGE_NORM_LUT_11              0x3029
#define FRC_MC_RANGE_NORM_LUT_12              0x302a
#define FRC_MC_RANGE_NORM_LUT_13              0x302b
#define FRC_MC_RANGE_NORM_LUT_14              0x302c
#define FRC_MC_RANGE_NORM_LUT_15              0x302d
#define FRC_MC_RANGE_NORM_LUT_16              0x302e
#define FRC_MC_RANGE_NORM_LUT_17              0x302f
#define FRC_MC_RANGE_NORM_LUT_18              0x3030
#define FRC_MC_RANGE_NORM_LUT_19              0x3031
#define FRC_MC_RANGE_NORM_LUT_20              0x3032
#define FRC_MC_RANGE_NORM_LUT_21              0x3033
#define FRC_MC_RANGE_NORM_LUT_22              0x3034
#define FRC_MC_RANGE_NORM_LUT_23              0x3035
#define FRC_MC_RANGE_NORM_LUT_24              0x3036
#define FRC_MC_RANGE_NORM_LUT_25              0x3037
#define FRC_MC_RANGE_NORM_LUT_26              0x3038
#define FRC_MC_RANGE_NORM_LUT_27              0x3039
#define FRC_MC_RANGE_NORM_LUT_28              0x303a
#define FRC_MC_RANGE_NORM_LUT_29              0x303b
#define FRC_MC_RANGE_NORM_LUT_30              0x303c
#define FRC_MC_RANGE_NORM_LUT_31              0x303d
#define FRC_MC_RANGE_NORM_LUT_32              0x303e
#define FRC_MC_RANGE_NORM_LUT_33              0x303f
#define FRC_MC_RANGE_NORM_LUT_34              0x3040
#define FRC_MC_RANGE_NORM_LUT_35              0x3041
#define FRC_MC_RANGE_SING_LUT_0               0x3042
#define FRC_MC_RANGE_SING_LUT_1               0x3043
#define FRC_MC_RANGE_SING_LUT_2               0x3044
#define FRC_MC_RANGE_SING_LUT_3               0x3045
#define FRC_MC_RANGE_SING_LUT_4               0x3046
#define FRC_MC_RANGE_SING_LUT_5               0x3047
#define FRC_MC_RANGE_SING_LUT_6               0x3048
#define FRC_MC_RANGE_SING_LUT_7               0x3049
#define FRC_MC_RANGE_SING_LUT_8               0x304a
#define FRC_MC_RANGE_SING_LUT_9               0x304b
#define FRC_MC_RANGE_SING_LUT_10              0x304c
#define FRC_MC_RANGE_SING_LUT_11              0x304d
#define FRC_MC_RANGE_SING_LUT_12              0x304e
#define FRC_MC_RANGE_SING_LUT_13              0x304f
#define FRC_MC_RANGE_SING_LUT_14              0x3050
#define FRC_MC_RANGE_SING_LUT_15              0x3051
#define FRC_MC_RANGE_SING_LUT_16              0x3052
#define FRC_MC_RANGE_SING_LUT_17              0x3053
#define FRC_MC_RANGE_SING_LUT_18              0x3054
#define FRC_MC_RANGE_SING_LUT_19              0x3055
#define FRC_MC_RANGE_SING_LUT_20              0x3056
#define FRC_MC_RANGE_SING_LUT_21              0x3057
#define FRC_MC_RANGE_SING_LUT_22              0x3058
#define FRC_MC_RANGE_SING_LUT_23              0x3059
#define FRC_MC_RANGE_SING_LUT_24              0x305a
#define FRC_MC_RANGE_SING_LUT_25              0x305b
#define FRC_MC_RANGE_SING_LUT_26              0x305c
#define FRC_MC_RANGE_SING_LUT_27              0x305d
#define FRC_MC_RANGE_SING_LUT_28              0x305e
#define FRC_MC_RANGE_SING_LUT_29              0x305f
#define FRC_MC_RANGE_SING_LUT_30              0x3060
#define FRC_MC_RANGE_SING_LUT_31              0x3061
#define FRC_MC_RANGE_SING_LUT_32              0x3062
#define FRC_MC_RANGE_SING_LUT_33              0x3063
#define FRC_MC_RANGE_SING_LUT_34              0x3064
#define FRC_MC_RANGE_SING_LUT_35              0x3065
#define FRC_MC_RANGE_ASYM_LUT_0               0x3066
#define FRC_MC_RANGE_ASYM_LUT_1               0x3067
#define FRC_MC_RANGE_ASYM_LUT_2               0x3068
#define FRC_MC_RANGE_ASYM_LUT_3               0x3069
#define FRC_MC_RANGE_ASYM_LUT_4               0x306a
#define FRC_MC_RANGE_ASYM_LUT_5               0x306b
#define FRC_MC_RANGE_ASYM_LUT_6               0x306c
#define FRC_MC_RANGE_ASYM_LUT_7               0x306d
#define FRC_MC_RANGE_ASYM_LUT_8               0x306e
#define FRC_MC_RANGE_ASYM_LUT_9               0x306f
#define FRC_MC_RANGE_ASYM_LUT_10              0x3070
#define FRC_MC_RANGE_ASYM_LUT_11              0x3071
#define FRC_MC_RANGE_ASYM_LUT_12              0x3072
#define FRC_MC_RANGE_ASYM_LUT_13              0x3073
#define FRC_MC_RANGE_ASYM_LUT_14              0x3074
#define FRC_MC_RANGE_ASYM_LUT_15              0x3075
#define FRC_MC_RANGE_ASYM_LUT_16              0x3076
#define FRC_MC_RANGE_ASYM_LUT_17              0x3077
#define FRC_MC_RANGE_ASYM_LUT_18              0x3078
#define FRC_MC_RANGE_ASYM_LUT_19              0x3079
#define FRC_MC_RANGE_ASYM_LUT_20              0x307a
#define FRC_MC_RANGE_ASYM_LUT_21              0x307b
#define FRC_MC_RANGE_ASYM_LUT_22              0x307c
#define FRC_MC_RANGE_ASYM_LUT_23              0x307d
#define FRC_MC_RANGE_ASYM_LUT_24              0x307e
#define FRC_MC_RANGE_ASYM_LUT_25              0x307f
#define FRC_MC_RANGE_ASYM_LUT_26              0x3080
#define FRC_MC_RANGE_ASYM_LUT_27              0x3081
#define FRC_MC_RANGE_ASYM_LUT_28              0x3082
#define FRC_MC_RANGE_ASYM_LUT_29              0x3083
#define FRC_MC_RANGE_ASYM_LUT_30              0x3084
#define FRC_MC_RANGE_ASYM_LUT_31              0x3085
#define FRC_MC_RANGE_ASYM_LUT_32              0x3086
#define FRC_MC_RANGE_ASYM_LUT_33              0x3087
#define FRC_MC_RANGE_ASYM_LUT_34              0x3088
#define FRC_MC_RANGE_ASYM_LUT_35              0x3089
#define FRC_MC_SEARCH_RNG_MODE_TH1_DELETE        0x308a
#define FRC_MC_SEARCH_RNG_MODE_TH2_DELETE        0x308b
#define FRC_MC_SEARCH_RNG_MODE_TH3_DELETE        0x308c
#define FRC_SRCH_RNG_MODE_DELETE              0x308d
#define FRC_NOW_SRCH_REG                      0x308e
#define FRC_GREED_MODE                        0x308f
#define FRC_MC_PRE_LBUF_LUMA_OFST             0x3090
#define FRC_MC_PRE_LBUF_LUMA_LINE_NUM         0x3091
#define FRC_MC_PRE_LBUF_CHRM_OFST             0x3092
#define FRC_MC_PRE_LBUF_CHRM_LINE_NUM         0x3093
#define FRC_MC_CUR_LBUF_LUMA_OFST             0x3094
#define FRC_MC_CUR_LBUF_LUMA_LINE_NUM         0x3095
#define FRC_MC_CUR_LBUF_CHRM_OFST             0x3096
#define FRC_MC_CUR_LBUF_CHRM_LINE_NUM         0x3097
#define FRC_MC_H2V2_SETTING                   0x3098
#define FRC_MC_RO_H2V2                        0x3099
#define FRC_MC_LUMA_PHASE0_LUT                0x309a
#define FRC_MC_CHRM_PHASE0_LUT                0x309b
#define FRC_MC_CSC_CTRL                       0x30f0
#define FRC_MC_CSC_OFFSET_INP01             0x30f5
#define FRC_MC_CSC_OFFSET_INP2              0x30f6
#define FRC_MC_CSC_COEF_00_01                 0x30f7
#define FRC_MC_CSC_COEF_02_10                 0x30f8
#define FRC_MC_CSC_COEF_11_12                 0x30f9
#define FRC_MC_CSC_COEF_20_21                 0x30fa
#define FRC_MC_CSC_COEF_22                   0x30fb
#define FRC_MC_CSC_OFFSET_OUP01              0x30fc
#define FRC_MC_CSC_OFFSET_OUP2              0x30fe
#define FRC_MC_INSIDE_LOGO_OPTION              0x3100
#define FRC_MC_GOSD_REG                        0x3101
#define FRC_MC_NEW_PTL_LEVEL                   0x3102
#define FRC_MC_OBMC_ALPHA_H_COEFF_0            0x3103
#define FRC_MC_OBMC_ALPHA_H_COEFF_1            0x3104
#define FRC_MC_OBMC_ALPHA_H_COEFF_2            0x3105
#define FRC_MC_OBMC_ALPHA_H_COEFF_3            0x3106
#define FRC_MC_OBMC_ALPHA_V_COEFF_0            0x3107
#define FRC_MC_OBMC_ALPHA_V_COEFF_1            0x3108
#define FRC_MC_OBMC_ALPHA_V_COEFF_2            0x3109
#define FRC_MC_OBMC_ALPHA_V_COEFF_3            0x310a
#define FRC_MC_PIXLPF_COEF1                    0x310b
#define FRC_MC_PIXLPF_COEF3                    0x310c
#define FRC_MC_PIXLPF_COEF5                    0x310d
#define FRC_MC_PIXLPF_COEF7                    0x310e
#define FRC_MC_PIXLPF_CTRL                     0x310f
#define FRC_MC_DEFLICKER_COEFF8_32_AND_31_0        0x3110
#define FRC_MC_DEFLICKER_COEFF8_30_AND_0        0x3111
#define FRC_MC_DEFLICKER_COEFF8_28_AND_27_0        0x3112
#define FRC_MC_DEFLICKER_COEFF8_26_AND_25_0        0x3113
#define FRC_MC_DEFLICKER_COEFF8_24_AND_23_0        0x3114
#define FRC_MC_DEFLICKER_COEFF8_22_AND_21_0        0x3115
#define FRC_MC_DEFLICKER_COEFF8_0             0x3116
#define FRC_MC_DEFLICKER_COEFF8_18_AND_17_0        0x3117
#define FRC_MC_DEFLICKER_COEFF8_16_AND_15_0        0x3118
#define FRC_MC_DEFLICKER_COEFF8_14_AND_13_0        0x3119
#define FRC_MC_DEFLICKER_COEFF8_12_AND_11_0        0x311a
#define FRC_MC_DEFLICKER_COEFF8_10_AND_9_0        0x311b
#define FRC_MC_DEFLICKER_COEFF8_8_AND_7_0        0x311c
#define FRC_MC_DEFLICKER_COEFF8_6_AND_5_0        0x311d
#define FRC_MC_DEFLICKER_COEFF8_4_ADN_3_0        0x311e
#define FRC_MC_DEFLICKER_COEFF8_2_ADN_1_0        0x311f
#define FRC_MC_DEFLICKER_COEFF8_0_0           0x3120
#define FRC_MC_DEFLICKER_COEFF8_32_AND_31_1        0x3121
#define FRC_MC_DEFLICKER_COEFF8_30_AND_1        0x3122
#define FRC_MC_DEFLICKER_COEFF8_28_AND_27_1        0x3123
#define FRC_MC_DEFLICKER_COEFF8_26_AND_25_1        0x3124
#define FRC_MC_DEFLICKER_COEFF8_24_AND_23_1        0x3125
#define FRC_MC_DEFLICKER_COEFF8_22_AND_21_1        0x3126
#define FRC_MC_DEFLICKER_COEFF8_1             0x3127
#define FRC_MC_DEFLICKER_COEFF8_18_AND_17_1        0x3128
#define FRC_MC_DEFLICKER_COEFF8_16_AND_15_1        0x3129
#define FRC_MC_DEFLICKER_COEFF8_14_AND_13_1        0x312a
#define FRC_MC_DEFLICKER_COEFF8_12_AND_11_1        0x312b
#define FRC_MC_DEFLICKER_COEFF8_10_AND_9_1        0x312c
#define FRC_MC_DEFLICKER_COEFF8_8_AND_7_1        0x312d
#define FRC_MC_DEFLICKER_COEFF8_6_AND_5_1        0x312e
#define FRC_MC_DEFLICKER_COEFF8_4_ADN_3_1        0x312f
#define FRC_MC_DEFLICKER_COEFF8_2_ADN_1_1        0x3130
#define FRC_MC_DEFLICKER_COEFF8_0_1           0x3131
#define FRC_MC_DEFLICKER_COEFF8_32_AND_31_2        0x3132
#define FRC_MC_DEFLICKER_COEFF8_30_AND_2        0x3133
#define FRC_MC_DEFLICKER_COEFF8_28_AND_27_2        0x3134
#define FRC_MC_DEFLICKER_COEFF8_26_AND_25_2        0x3135
#define FRC_MC_DEFLICKER_COEFF8_24_AND_23_2        0x3136
#define FRC_MC_DEFLICKER_COEFF8_22_AND_21_2        0x3137
#define FRC_MC_DEFLICKER_COEFF8_2             0x3138
#define FRC_MC_DEFLICKER_COEFF8_18_AND_17_2        0x3139
#define FRC_MC_DEFLICKER_COEFF8_16_AND_15_2        0x313a
#define FRC_MC_DEFLICKER_COEFF8_14_AND_13_2        0x313b
#define FRC_MC_DEFLICKER_COEFF8_12_AND_11_2        0x313c
#define FRC_MC_DEFLICKER_COEFF8_10_AND_9_2        0x313d
#define FRC_MC_DEFLICKER_COEFF8_8_AND_7_2        0x313e
#define FRC_MC_DEFLICKER_COEFF8_6_AND_5_2        0x313f
#define FRC_MC_DEFLICKER_COEFF8_4_ADN_3_2        0x3140
#define FRC_MC_DEFLICKER_COEFF8_2_ADN_1_2        0x3141
#define FRC_MC_DEFLICKER_COEFF8_0_2           0x3142
#define FRC_MC_DEFLICKER_COEFF8_32_AND_31_3        0x3143
#define FRC_MC_DEFLICKER_COEFF8_30_AND_3        0x3144
#define FRC_MC_DEFLICKER_COEFF8_28_AND_27_3        0x3145
#define FRC_MC_DEFLICKER_COEFF8_26_AND_25_3        0x3146
#define FRC_MC_DEFLICKER_COEFF8_24_AND_23_3        0x3147
#define FRC_MC_DEFLICKER_COEFF8_22_AND_21_3        0x3148
#define FRC_MC_DEFLICKER_COEFF8_3             0x3149
#define FRC_MC_DEFLICKER_COEFF8_18_AND_17_3        0x314a
#define FRC_MC_DEFLICKER_COEFF8_16_AND_15_3        0x314b
#define FRC_MC_DEFLICKER_COEFF8_14_AND_13_3        0x314c
#define FRC_MC_DEFLICKER_COEFF8_12_AND_11_3        0x314d
#define FRC_MC_DEFLICKER_COEFF8_10_AND_9_3        0x314e
#define FRC_MC_DEFLICKER_COEFF8_8_AND_7_3        0x314f
#define FRC_MC_DEFLICKER_COEFF8_6_AND_5_3        0x3150
#define FRC_MC_DEFLICKER_COEFF8_4_ADN_3_3        0x3151
#define FRC_MC_DEFLICKER_COEFF8_2_ADN_1_3        0x3152
#define FRC_MC_DEFLICKER_COEFF8_0_3           0x3153
#define FRC_MC_DEFLICKER_COEFF8_32_AND_31_4        0x3154
#define FRC_MC_DEFLICKER_COEFF8_30_AND_4        0x3155
#define FRC_MC_DEFLICKER_COEFF8_28_AND_27_4        0x3156
#define FRC_MC_DEFLICKER_COEFF8_26_AND_25_4        0x3157
#define FRC_MC_DEFLICKER_COEFF8_24_AND_23_4        0x3158
#define FRC_MC_DEFLICKER_COEFF8_22_AND_21_4        0x3159
#define FRC_MC_DEFLICKER_COEFF8_4             0x315a
#define FRC_MC_DEFLICKER_COEFF8_18_AND_17_4        0x315b
#define FRC_MC_DEFLICKER_COEFF8_16_AND_15_4        0x315c
#define FRC_MC_DEFLICKER_COEFF8_14_AND_13_4        0x315d
#define FRC_MC_DEFLICKER_COEFF8_12_AND_11_4        0x315e
#define FRC_MC_DEFLICKER_COEFF8_10_AND_9_4        0x315f
#define FRC_MC_DEFLICKER_COEFF8_8_AND_7_4        0x3160
#define FRC_MC_DEFLICKER_COEFF8_6_AND_5_4        0x3161
#define FRC_MC_DEFLICKER_COEFF8_4_ADN_3_4        0x3162
#define FRC_MC_DEFLICKER_COEFF8_2_ADN_1_4        0x3163
#define FRC_MC_DEFLICKER_COEFF8_0_4           0x3164
#define FRC_MC_DEFLICKER_COEFF8_32_AND_31_5        0x3165
#define FRC_MC_DEFLICKER_COEFF8_30_AND_5        0x3166
#define FRC_MC_DEFLICKER_COEFF8_28_AND_27_5        0x3167
#define FRC_MC_DEFLICKER_COEFF8_26_AND_25_5        0x3168
#define FRC_MC_DEFLICKER_COEFF8_24_AND_23_5        0x3169
#define FRC_MC_DEFLICKER_COEFF8_22_AND_21_5        0x316a
#define FRC_MC_DEFLICKER_COEFF8_5             0x316b
#define FRC_MC_DEFLICKER_COEFF8_18_AND_17_5        0x316c
#define FRC_MC_DEFLICKER_COEFF8_16_AND_15_5        0x316d
#define FRC_MC_DEFLICKER_COEFF8_14_AND_13_5        0x316e
#define FRC_MC_DEFLICKER_COEFF8_12_AND_11_5        0x316f
#define FRC_MC_DEFLICKER_COEFF8_10_AND_9_5        0x3170
#define FRC_MC_DEFLICKER_COEFF8_8_AND_7_5        0x3171
#define FRC_MC_DEFLICKER_COEFF8_6_AND_5_5        0x3172
#define FRC_MC_DEFLICKER_COEFF8_4_ADN_3_5        0x3173
#define FRC_MC_DEFLICKER_COEFF8_2_ADN_1_5        0x3174
#define FRC_MC_DEFLICKER_COEFF8_0_5           0x3175
#define FRC_MC_DEFLICKER_COEFF8_32_AND_31_6        0x3176
#define FRC_MC_DEFLICKER_COEFF8_30_AND_6        0x3177
#define FRC_MC_DEFLICKER_COEFF8_28_AND_27_6        0x3178
#define FRC_MC_DEFLICKER_COEFF8_26_AND_25_6        0x3179
#define FRC_MC_DEFLICKER_COEFF8_24_AND_23_6        0x317a
#define FRC_MC_DEFLICKER_COEFF8_22_AND_21_6        0x317b
#define FRC_MC_DEFLICKER_COEFF8_6             0x317c
#define FRC_MC_DEFLICKER_COEFF8_18_AND_17_6        0x317d
#define FRC_MC_DEFLICKER_COEFF8_16_AND_15_6        0x317e
#define FRC_MC_DEFLICKER_COEFF8_14_AND_13_6        0x317f
#define FRC_MC_DEFLICKER_COEFF8_12_AND_11_6        0x3180
#define FRC_MC_DEFLICKER_COEFF8_10_AND_9_6        0x3181
#define FRC_MC_DEFLICKER_COEFF8_8_AND_7_6        0x3182
#define FRC_MC_DEFLICKER_COEFF8_6_AND_5_6        0x3183
#define FRC_MC_DEFLICKER_COEFF8_4_ADN_3_6        0x3184
#define FRC_MC_DEFLICKER_COEFF8_2_ADN_1_6        0x3185
#define FRC_MC_DEFLICKER_COEFF8_0_6           0x3186
#define FRC_MC_DEFLICKER_COEFF8_32_AND_31_7        0x3187
#define FRC_MC_DEFLICKER_COEFF8_30_AND_7        0x3188
#define FRC_MC_DEFLICKER_COEFF8_28_AND_27_7        0x3189
#define FRC_MC_DEFLICKER_COEFF8_26_AND_25_7        0x318a
#define FRC_MC_DEFLICKER_COEFF8_24_AND_23_7        0x318b
#define FRC_MC_DEFLICKER_COEFF8_22_AND_21_7        0x318c
#define FRC_MC_DEFLICKER_COEFF8_7             0x318d
#define FRC_MC_DEFLICKER_COEFF8_18_AND_17_7        0x318e
#define FRC_MC_DEFLICKER_COEFF8_16_AND_15_7        0x318f
#define FRC_MC_DEFLICKER_COEFF8_14_AND_13_7        0x3190
#define FRC_MC_DEFLICKER_COEFF8_12_AND_11_7        0x3191
#define FRC_MC_DEFLICKER_COEFF8_10_AND_9_7        0x3192
#define FRC_MC_DEFLICKER_COEFF8_8_AND_7_7        0x3193
#define FRC_MC_DEFLICKER_COEFF8_6_AND_5_7        0x3194
#define FRC_MC_DEFLICKER_COEFF8_4_ADN_3_7        0x3195
#define FRC_MC_DEFLICKER_COEFF8_2_ADN_1_7        0x3196
#define FRC_MC_DEFLICKER_COEFF8_0_7           0x3197
#define FRC_MC_DEFLICKER_COEFF4_32_AND_31_0        0x3198
#define FRC_MC_DEFLICKER_COEFF4_30_ADN_29_0        0x3199
#define FRC_MC_DEFLICKER_COEFF4_28_ADN_27_0        0x319a
#define FRC_MC_DEFLICKER_COEFF4_26_AND_25_0        0x319b
#define FRC_MC_DEFLICKER_COEFF4_24_AND_23_0        0x319c
#define FRC_MC_DEFLICKER_COEFF4_22_AND_21_0        0x319d
#define FRC_MC_DEFLICKER_COEFF4_20_AND_19_0        0x319e
#define FRC_MC_DEFLICKER_COEFF4_18_AND_17_0        0x319f
#define FRC_MC_DEFLICKER_COEFF4_16_AND_15_0        0x31a0
#define FRC_MC_DEFLICKER_COEFF4_14_AND_13_0        0x31a1
#define FRC_MC_DEFLICKER_COEFF4_12_AND_11_0        0x31a2
#define FRC_MC_DEFLICKER_COEFF4_10_AND_9_0        0x31a3
#define FRC_MC_DEFLICKER_COEFF4_8_AND_7_0        0x31a4
#define FRC_MC_DEFLICKER_COEFF4_6_AND_5_0        0x31a5
#define FRC_MC_DEFLICKER_COEFF4_4_AND_3_0        0x31a6
#define FRC_MC_DEFLICKER_COEFF4_2_AND_1_0        0x31a7
#define FRC_MC_DEFLICKER_COEFF4_0_0           0x31a8
#define FRC_MC_DEFLICKER_COEFF4_32_AND_31_1        0x31a9
#define FRC_MC_DEFLICKER_COEFF4_30_ADN_29_1        0x31aa
#define FRC_MC_DEFLICKER_COEFF4_28_ADN_27_1        0x31ab
#define FRC_MC_DEFLICKER_COEFF4_26_AND_25_1        0x31ac
#define FRC_MC_DEFLICKER_COEFF4_24_AND_23_1        0x31ad
#define FRC_MC_DEFLICKER_COEFF4_22_AND_21_1        0x31ae
#define FRC_MC_DEFLICKER_COEFF4_20_AND_19_1        0x31af
#define FRC_MC_DEFLICKER_COEFF4_18_AND_17_1        0x31b0
#define FRC_MC_DEFLICKER_COEFF4_16_AND_15_1        0x31b1
#define FRC_MC_DEFLICKER_COEFF4_14_AND_13_1        0x31b2
#define FRC_MC_DEFLICKER_COEFF4_12_AND_11_1        0x31b3
#define FRC_MC_DEFLICKER_COEFF4_10_AND_9_1        0x31b4
#define FRC_MC_DEFLICKER_COEFF4_8_AND_7_1        0x31b5
#define FRC_MC_DEFLICKER_COEFF4_6_AND_5_1        0x31b6
#define FRC_MC_DEFLICKER_COEFF4_4_AND_3_1        0x31b7
#define FRC_MC_DEFLICKER_COEFF4_2_AND_1_1        0x31b8
#define FRC_MC_DEFLICKER_COEFF4_0_1           0x31b9
#define FRC_MC_DEFLICKER_COEFF4_32_AND_31_2        0x31ba
#define FRC_MC_DEFLICKER_COEFF4_30_ADN_29_2        0x31bb
#define FRC_MC_DEFLICKER_COEFF4_28_ADN_27_2        0x31bc
#define FRC_MC_DEFLICKER_COEFF4_26_AND_25_2        0x31bd
#define FRC_MC_DEFLICKER_COEFF4_24_AND_23_2        0x31be
#define FRC_MC_DEFLICKER_COEFF4_22_AND_21_2        0x31bf
#define FRC_MC_DEFLICKER_COEFF4_20_AND_19_2        0x31c0
#define FRC_MC_DEFLICKER_COEFF4_18_AND_17_2        0x31c1
#define FRC_MC_DEFLICKER_COEFF4_16_AND_15_2        0x31c2
#define FRC_MC_DEFLICKER_COEFF4_14_AND_13_2        0x31c3
#define FRC_MC_DEFLICKER_COEFF4_12_AND_11_2        0x31c4
#define FRC_MC_DEFLICKER_COEFF4_10_AND_9_2        0x31c5
#define FRC_MC_DEFLICKER_COEFF4_8_AND_7_2        0x31c6
#define FRC_MC_DEFLICKER_COEFF4_6_AND_5_2        0x31c7
#define FRC_MC_DEFLICKER_COEFF4_4_AND_3_2        0x31c8
#define FRC_MC_DEFLICKER_COEFF4_2_AND_1_2        0x31c9
#define FRC_MC_DEFLICKER_COEFF4_0_2           0x31ca
#define FRC_MC_DEFLICKER_COEFF4_32_AND_31_3        0x31cb
#define FRC_MC_DEFLICKER_COEFF4_30_ADN_29_3        0x31cc
#define FRC_MC_DEFLICKER_COEFF4_28_ADN_27_3        0x31cd
#define FRC_MC_DEFLICKER_COEFF4_26_AND_25_3        0x31ce
#define FRC_MC_DEFLICKER_COEFF4_24_AND_23_3        0x31cf
#define FRC_MC_DEFLICKER_COEFF4_22_AND_21_3        0x31d0
#define FRC_MC_DEFLICKER_COEFF4_20_AND_19_3        0x31d1
#define FRC_MC_DEFLICKER_COEFF4_18_AND_17_3        0x31d2
#define FRC_MC_DEFLICKER_COEFF4_16_AND_15_3        0x31d3
#define FRC_MC_DEFLICKER_COEFF4_14_AND_13_3        0x31d4
#define FRC_MC_DEFLICKER_COEFF4_12_AND_11_3        0x31d5
#define FRC_MC_DEFLICKER_COEFF4_10_AND_9_3        0x31d6
#define FRC_MC_DEFLICKER_COEFF4_8_AND_7_3        0x31d7
#define FRC_MC_DEFLICKER_COEFF4_6_AND_5_3        0x31d8
#define FRC_MC_DEFLICKER_COEFF4_4_AND_3_3        0x31d9
#define FRC_MC_DEFLICKER_COEFF4_2_AND_1_3        0x31da
#define FRC_MC_DEFLICKER_COEFF4_0_3           0x31db
#define FRC_MC_ME_RATIO_DELETE                0x31dc
#define FRC_MC_BLK_OFSET_DELETE               0x31dd
#define FRC_MC_BB_HANDLE_INNER_OFST_DELETE        0x31de
#define FRC_MC_BB_HANDLE_ORG_ME_BB_XYXY_LEFT_TOP_DELETE        0x31df
#define FRC_MC_BB_HANDLE_ORG_ME_BB_XYXY_RIGHT_BOT_DELETE        0x31e0
#define FRC_MC_BB_HANDLE_ORG_ME_BLK_BB_XYXY_LFT_AND_TOP_DELETE        0x31e1
#define FRC_MC_BB_HANDLE_ORG_ME_BLK_BB_XYXY_RIT_AND_BOT_DELETE        0x31e2
#define FRC_MC_BB_HANDLE_ME_BLK_BB_XYXY_LFT_AND_TOP_DELETE        0x31e3
#define FRC_MC_BB_HANDLE_ME_BLK_BB_XYXY_RIT_AND_BOT_DELETE        0x31e4
#define FRC_MC_BLK_DEHALO_EN_AND_RP_TH_Y        0x31e5
#define FRC_MC_BLK_DEHALO_RP_TH_UV            0x31e6
#define FRC_MC_BLK_DEHALO_CP_LEVEL_Y_MODE_TH        0x31e7
#define FRC_MC_BLK_DEHALO_CP_LEVEL_Y_SLOPE        0x31e8
#define FRC_MC_BLK_DEHALO_CP_LEVEL_UV_MODE_TH        0x31e9
#define FRC_MC_BLK_DEHALO_CP_LEVEL_UV_SLOPE        0x31ea
#define FRC_MC_BLK_DEHALO_CP_Y_GAIN_TH        0x31eb
#define FRC_MC_BLK_DEHALO_CP_Y_GAIN_SLOPE_MAX_MIN        0x31ec
#define FRC_MC_BLK_DEHALO_CP_UV_GAIN_TH        0x31ed
#define FRC_MC_BLK_DEHALO_CP_UV_GAIN_SLOP_MAX_MIN        0x31ee
#define FRC_MC_PIX_DEHALO_SETTING             0x31ef
#define FRC_MC_PIX_DEHALO_CP_LEVEL_Y          0x31f0
#define FRC_MC_PIX_DEHALO_CP_LEVEL_Y_SLOPE        0x31f1
#define FRC_MC_PIX_DEHALO_CP_UV2Y_GAIN_TH        0x31f2
#define FRC_MC_PIX_DEHALO_CP_YV2Y_GAIN        0x31f3
#define FRC_MC_PIX_DEHALO_RP_TH_UV_MAX_MIN        0x31f4
#define FRC_MC_PIX_DEHALO_CP_LEVEL_UV         0x31f5
#define FRC_MC_PIX_DEHALO_CP_LEVEL_UV_SLOPE        0x31f6
#define FRC_MC_PIX_DEHALO_CP_Y2UV_GAIN_TH        0x31f7
#define FRC_MC_PIX_DEHALO_CP_Y2UV_GIAN        0x31f8
#define FRC_MC_DEMO_WINDOW                     0x3200
#define FRC_MC_DEFLICKER                       0x3201
#define FRC_MC_INVALID_CHECK_MODE              0x3202
#define FRC_MC_BLACKBAR_INTER_OFST             0x3203
#define FRC_MC_PT_EN                           0x3204
#define FRC_MC_ME3_PT                          0x3205
#define FRC_MC_VAR_SCHEME                      0x3206
#define FRC_MC_PTS_MODE                        0x3207
#define FRC_MC_PTB_MODE                        0x3208
#define FRC_MC_PTBWL_SETTING                   0x3209
#define FRC_MC_MED3                            0x320a
#define FRC_MC_VAR_SETTING1                    0x320b
#define FRC_MC_VAR_DIF_A                       0x320c
#define FRC_MC_VAR_DIF_TH                      0x320d
#define FRC_MC_LOGO_POST_BLENDER               0x320e
#define FRC_MC_REGION_FALLBACK                 0x320f
#define FRC_MC_REGION_COEF1_0                 0x3210
#define FRC_MC_REGION_COEF1_1                 0x3211
#define FRC_MC_REGION_COEF1_2                 0x3212
#define FRC_MC_REGION_COEF1_3                 0x3213
#define FRC_MC_REGION_COEF1_4                 0x3214
#define FRC_MC_REGION_COEF1_5                 0x3215
#define FRC_MC_REGION_COEF1_6                 0x3216
#define FRC_MC_REGION_COEF1_7                 0x3217
#define FRC_MC_REGION_COEF1_8                 0x3218
#define FRC_MC_REGION_COEF1_9                 0x3219
#define FRC_MC_REGION_COEF1_10                0x321a
#define FRC_MC_REGION_COEF1_11                0x321b
#define FRC_MC_REGION_COEF2_0                 0x321c
#define FRC_MC_REGION_COEF2_1                 0x321d
#define FRC_MC_REGION_COEF2_2                 0x321e
#define FRC_MC_REGION_COEF2_3                 0x321f
#define FRC_MC_REGION_COEF2_4                 0x3220
#define FRC_MC_REGION_COEF2_5                 0x3221
#define FRC_MC_REGION_COEF2_6                 0x3222
#define FRC_MC_REGION_COEF2_7                 0x3223
#define FRC_MC_REGION_COEF2_8                 0x3224
#define FRC_MC_REGION_COEF2_9                 0x3225
#define FRC_MC_REGION_COEF2_10                0x3226
#define FRC_MC_REGION_COEF2_11                0x3227
#define FRC_MC_REGION_FALLBACK_SIZE           0x3228
#define FRC_MC_SEVEN_FLAG_POSI_AND_NUM11_NUM12        0x3229
#define FRC_MC_SEVEN_FLAG_NUM13_NUM14_NUM15_NUM16        0x322a
#define FRC_MC_SEVEN_FLAG_NUM17_NUM18_NUM21_NUM22        0x322b
#define FRC_MC_SEVEN_FLAG_NUM23_NUM24_NUM25_NUM26        0x322c
#define FRC_MC_SEVEN_FLAG_NUM27_NUM28         0x322d
#define FRC_MC_SEVEN_FLAG_POSI_AND_NUM31_NUM32        0x322e
#define FRC_MC_SEVEN_FLAG_NUM33_NUM34_NUM35_NUM36        0x322f
#define FRC_MC_SEVEN_FLAG_NUM37_NUM38         0x3230
#define FRC_MC_SEVEN_FLAG_POSI_AND_NUM41_NUM42        0x3231
#define FRC_MC_SEVEN_FLAG_NUM43_NUM44_NUM45_NUM46        0x3232
#define FRC_MC_SEVEN_FLAG_NUM47_NUM48         0x3233
#define FRC_MC_DBG_EN                         0x3234
#define FRC_MC_DEBUG_EN                       0x3235
#define FRC_MC_DBG_H8V4_SEL_EN                0x3236
#define FRC_MC_REG_OFRM_IDX_DELETE            0x3237
#define FRC_MC_PRE_INSIDE_MCLOGO_CNT          0x3238
#define FRC_MC_CUR_INSIDE_MCLOGO_CNT          0x3239
#define FRC_MC_PRE_INSIDE_IPLOGO_CNT          0x323a
#define FRC_MC_CUR_INSIDE_IPLOGO_CNT          0x323b
#define FRC_MC_PRE_INSIDE_MELOGO_CNT          0x323c
#define FRC_MC_CUR_INSIDE_MELOGO_CNT          0x323d
#define FRC_MC_MIF_INT_FLAG      0x3900
#define FRC_MC_CRC_CHECK_FRM     0x3901
#define FRC_MC_CRC_SUM          0x3902
#define FRC_MC_LBUF_LOGO_CTRL                      0x3950
//Bit 31:8        reserved
//Bit  7          reg_mc_force_melg             RW, default = 0
//Bit  6          reg_mc_force_iplogo           RW, default = 0
//Bit  5          reg_mc_force_melg_en          RW, default = 0
//Bit  4          reg_mc_force_iplogo_en        RW, default = 0
//Bit  3: 1       reserved
//Bit  0          reg_mc_melg_handshk_en        RW, default = 1 reg_mc_melg_handshk_en
#define FRC_MC_LUMA_GCLK_CTRL                        0x3980
#define FRC_MC_CHRM_GCLK_CTRL                      0x3981
#define FRC_MC_IPLOGO_GCLK_CTRL1                     0x3982
#define FRC_MC_IPLOGO_GCLK_CTRL2                     0x3983
#define FRC_MC_MELOGO_GCLK_CTRL                      0x3984
#define FRC_MC_TOP_GCLK                              0x3985
#define FRC_MC_PROC_GCLK                             0x3986
#define FRC_MC_LBUF_CTRL                             0x3987
#define FRC_MC_PRB_CTRL0   0x3988
#define FRC_MC_PRB_CTRL1   0x3989
#define FRC_MC_DBG_CTRL0   0x398a
#define FRC_MC_DBG_CTRL1   0x398b
#define FRC_MC_HW_CTRL0   0x398c
#define FRC_MC_DIN_FORCE_CTRL0   0x398d
#define FRC_MC_DIN_FORCE_CTRL1   0x398e
#define FRC_MC_DIN_FROCE_CTRL2   0x398f
#define FRC_MC_HW_CTRL1    0x3990
#define FRC_RO_MC_PROBE    0x3991
#define FRC_RO_MC_STAT0    0x3992
#define FRC_RO_MC_PROBE_CSC    0x3993
#define FRC_MC_LUMA_PFTH_CTRL                        0x39e0
#define FRC_MC_CHRM_PFTH_CTRL                        0x39e1
#define FRC_MC_DBG_PHASE0                        0x39e2
#define FRC_MC_DBG_PHASE1                        0x39e3
#define FRC_MC_DBG_MV_FETCH                        0x39e4
#define FRC_MC_DBG_LUMA_WR0                        0x39e5
#define FRC_MC_DBG_LUMA_WR1                        0x39e6
#define FRC_MC_DBG_LUMA_RD                        0x39e7
#define FRC_MC_DBG_CHRM_WR0                        0x39e8
#define FRC_MC_DBG_CHRM_WR1                        0x39e9
#define FRC_MC_DBG_CHRM_RD                        0x39ea
#define FRC_MC_DBG_IPLOGO_WR0                        0x39eb
#define FRC_MC_DBG_IPLOGO_WR1                        0x39ec
#define FRC_MC_DBG_IPLOGO_RD                        0x39ed
#define FRC_MC_DBG_MC_WRAP                        0x39ee

// Bit 31: 0 RW AHB start address for manual start DMA
#define FRC_RDMA_AHB_START_ADDR_MAN                (0x3b00)
// Bit 31: 0 RW AHB end address for manual start DMA
#define FRC_RDMA_AHB_END_ADDR_MAN                  (0x3b01)
// Bit 31: 0 RW AHB start address for auto start source 1
#define FRC_RDMA_AHB_START_ADDR_1                  (0x3b02)
// Bit 31: 0 RW AHB end address for auto start source 1
#define FRC_RDMA_AHB_END_ADDR_1                    (0x3b03)
// Bit 31: 0 RW AHB start address for auto start source 2
#define FRC_RDMA_AHB_START_ADDR_2                  (0x3b04)
// Bit 31: 0 RW AHB end address for auto start source 2
#define FRC_RDMA_AHB_END_ADDR_2                    (0x3b05)
// Bit 31: 0 RW AHB start address for auto start source 3
#define FRC_RDMA_AHB_START_ADDR_3                  (0x3b06)
// Bit 31: 0 RW AHB end address for auto start source 3
#define FRC_RDMA_AHB_END_ADDR_3                    (0x3b07)
// Bit 31: 0 RW AHB start address for auto start source 4
#define FRC_RDMA_AHB_START_ADDR_4                  (0x3b08)
// Bit 31: 0 RW AHB end address for auto start source 4
#define FRC_RDMA_AHB_END_ADDR_4                    (0x3b09)
// Bit 31: 0 RW AHB start address for auto start source 5
#define FRC_RDMA_AHB_START_ADDR_5                  (0x3b0a)
// Bit 31: 0 RW AHB end address for auto start source 5
#define FRC_RDMA_AHB_END_ADDR_5                    (0x3b0b)
// Bit 31: 0 RW AHB start address for auto start source 6
#define FRC_RDMA_AHB_START_ADDR_6                  (0x3b0c)
// Bit 31: 0 RW AHB end address for auto start source 6
#define FRC_RDMA_AHB_END_ADDR_6                    (0x3b0d)
// Bit 31: 0 RW AHB start address for auto start source 7
#define FRC_RDMA_AHB_START_ADDR_7                  (0x3b0e)
// Bit 31: 0 RW AHB end address for auto start source 7
#define FRC_RDMA_AHB_END_ADDR_7                    (0x3b0f)
// Auto start DMA control:
// Bit 31:24 RW ctrl_enable_int_3. Interrupt inputs enable mask for source 3.
// Bit 23:16 RW ctrl_enable_int_2. Interrupt inputs enable mask for source 2.
// Bit 15: 8 RW ctrl_enable_int_1. Interrupt inputs enable mask for source 1.
// Bit     7 RW ctrl_cbus_write_3. Register read/write mode for auto-start 3.
		//1=Register write; 0=Register read.
// Bit     6 RW ctrl_cbus_write_3. Register read/write mode for auto-start 2.
		// 1=Register write; 0=Register read.
// Bit     5 RW ctrl_cbus_write_3. Register read/write mode for auto-start 1.
		// 1=Register write; 0=Register read.
// Bit     4 R  Rsrv.
// Bit     3 RW ctrl_cbus_addr_incr_3. 1=Incremental register access for auto-start 3;
		// 0=Non-incremental (individual) register access.
// Bit     2 RW ctrl_cbus_addr_incr_2. 1=Incremental register access for auto-start 2;
		// 0=Non-incremental (individual) register access.
// Bit     1 RW ctrl_cbus_addr_incr_1. 1=Incremental register access for auto-start 1;
		// 0=Non-incremental (individual) register access.
// Bit     0 R  Rsrv.
#define FRC_RDMA_ACCESS_AUTO                       (0x3b10)
#define FRC_RDMA_ACCESS_AUTO2                      (0x3b11)
// Manual start DMA control:
// Bit 31: 3 R  Rsrv.
// Bit     2 RW ctrl_cbus_write_man. Register read/write mode for manual-start.
	// 1=Register write; 0=Register read.
// Bit     1 RW ctrl_cbus_addr_incr_man. 1=Incremental register access for manual-start;
	// 0=Non-incremental (individual) register access.
// Bit     0 W  ctrl_start_man. Write 1 to this bit to manual-start DMA.
	// This bit always read back 0.
#define FRC_RDMA_ACCESS_MAN                        (0x3b13)
// RDMA general control:
// Bit 31:25 R  Rsrv.
// Bit    24 W  ctrl_clr_FRC_RDMA_done_int. Write 1 to reset FRC_RDMA_int level to 0.
	// No need to clear this bit.
// Bit 23:19 R  Rsrv.
// Bit 18:13 R  Rsrv.
// Bit 12: 7 R  Rsrv.
// Bit     6 RW ctrl_ddr_urgent.
// Bit  5: 4 RW ctrl_ahb_wr_burst_size. 0=ABH write request burst size 16;
//                                      1=ABH write request burst size 24;
//                                      2=ABH write request burst size 32;
//                                      3=ABH write request burst size 48.
// Bit  3: 2 RW ctrl_ahb_rd_burst_size. 0=ABH read request burst size 16;
//                                      1=ABH read request burst size 24;
//                                      2=ABH read request burst size 32;
//                                      3=ABH read request burst size 48.
// Bit     1 RW ctrl_sw_reset. 1=Reset RDMA logics except register.
// Bit     0 RW ctrl_free_clk_enable. 0=Default, Enable clock gating.
	// 1=No clock gating, enable free clock.
#define FRC_RDMA_CTRL                              (0x3b14)
// Read only.
// Bit 31:29 R  Rsrv.
// Bit    28 R  FRC_RDMA_done_int.
// Bit 27:25 R  Rsrv.
// Bit 24:18 R  ahb_wrfifo_cnt. FIFO for buffering CBus read data to be sent to AHB
// Bit 17:11 R  ahb_rdfifo_cnt. FIFO for buffering data read from AHB.
// Bit 10: 8 R  ddr_req_st. =0 -- Idle; !=0 -- AHB interfacing ongoing.
// Bit  7: 4 R  curr_req. Latest requests that is being/been serviced.
	// E.g. 0000=Idle; 0010=Latest serviced request is Req 1.
// Bit  3: 0 R  req_latch. Requests that are yet to be serviced.
	// E.g. 0000=No request; 0001=Req 0 waiting; 1100=Req 2 and 3 waiting.
#define FRC_RDMA_STATUS                            (0x3b15)
#define FRC_RDMA_STATUS2                           (0x3b16)
#define FRC_RDMA_STATUS3                           (0x3b17)
#define FRC_RDMA_ACCESS_AUTO4                      (0x3b18)
#define FRC_RDMA_SRAM_CNTL                         (0x3b20)
#define FRC_RDMA_SRAM_REGADDR                      (0x3b21)
#define FRC_RDMA_SRAM_REGDATA                      (0x3b22)
#define FRC_RDMA_AUTO_SRC1_SEL                     (0x3b23)
#define FRC_RDMA_AUTO_SRC2_SEL                     (0x3b24)
#define FRC_RDMA_AUTO_SRC3_SEL                     (0x3b25)
#define FRC_RDMA_AUTO_SRC4_SEL                     (0x3b26)
#define FRC_RDMA_AUTO_SRC5_SEL                     (0x3b27)
#define FRC_RDMA_AUTO_SRC6_SEL                     (0x3b28)
#define FRC_RDMA_AUTO_SRC7_SEL                     (0x3b29)
// Bit  1: 0 RW AHB start address[33:32] for manual start DMA
#define FRC_RDMA_AHB_START_ADDR_MAN_MSB            (0x3b30)
// Bit  1: 0 RW AHB end address[33:32] for manual start DMA
#define FRC_RDMA_AHB_END_ADDR_MAN_MSB              (0x3b31)
// Bit  1: 0 RW AHB start address[33:32] for auto start source 1
#define FRC_RDMA_AHB_START_ADDR_1_MSB              (0x3b32)
// Bit  1: 0 RW AHB end address[33:32] for auto start source 1
#define FRC_RDMA_AHB_END_ADDR_1_MSB                (0x3b33)
// Bit  1: 0 RW AHB start address[33:32] for auto start source 2
#define FRC_RDMA_AHB_START_ADDR_2_MSB              (0x3b34)
// Bit  1: 0 RW AHB end address[33:32] for auto start source 2
#define FRC_RDMA_AHB_END_ADDR_2_MSB                (0x3b35)
// Bit  1: 0 RW AHB start address[33:32] for auto start source 3
#define FRC_RDMA_AHB_START_ADDR_3_MSB              (0x3b36)
// Bit  1: 0 RW AHB end address[33:32] for auto start source 3
#define FRC_RDMA_AHB_END_ADDR_3_MSB                (0x3b37)
// Bit  1: 0 RW AHB start address[33:32] for auto start source 4
#define FRC_RDMA_AHB_START_ADDR_4_MSB              (0x3b38)
// Bit  1: 0 RW AHB end address[33:32] for auto start source 4
#define FRC_RDMA_AHB_END_ADDR_4_MSB                (0x3b39)
// Bit  1: 0 RW AHB start address[33:32] for auto start source 5
#define FRC_RDMA_AHB_START_ADDR_5_MSB              (0x3b3a)
// Bit  1: 0 RW AHB end address[33:32] for auto start source 5
#define FRC_RDMA_AHB_END_ADDR_5_MSB                (0x3b3b)
// Bit  1: 0 RW AHB start address[33:32] for auto start source 6
#define FRC_RDMA_AHB_START_ADDR_6_MSB              (0x3b3c)
// Bit  1: 0 RW AHB end address[33:32] for auto start source 6
#define FRC_RDMA_AHB_END_ADDR_6_MSB                (0x3b3d)
// Bit  1: 0 RW AHB start address[33:32] for auto start source 7
#define FRC_RDMA_AHB_START_ADDR_7_MSB              (0x3b3e)
// Bit  1: 0 RW AHB end address[33:32] for auto start source 7
#define FRC_RDMA_AHB_END_ADDR_7_MSB                (0x3b3f)

#define FRC_ASYNC_SW_RESETS                        0x3f00
//Bit 31:16 reserved
//Bit 15:0  reg_sw_resets         // unsigned ,   RW,default = 0,
#define FRC_TOP_CTRL                               0x3f01
//Bit 31:9  reserved
//Bit 8     reg_byp_mode_sel      // unsigned ,   RW, default = 1,
//frc Bypass signal sel byp_en = reg_byp_mode_sel ? reg_frc_top_byp :~reg_frc_en_in;
//Bit 7 :5  reserved
//Bit 4     reg_frc_top_byp       // unsigned ,   RW, default = 0,
//frc Bypass signal of frc,1:byp  frc 0:close byp
//Bit 3 :1  reserved
//Bit 0     reg_frc_en_in         // unsigned ,   RW, default = 0,
//frc enable signal of frc,1:open frc 0:close frc
#define FRC_AXI_ADDR_EXT_CTRL                      0x3f02
//Bit 31:14 reserved
//Bit 13:12 reg_default_addr_ext   // unsigned ,    RW,default = 0,
//axi address extend to 34bits,00:[0:4G) 01:[4G:8G) 01:[8G:12G) 11:[12G:16G)
//Bit 11:10 reserved
//Bit 9 :8  reg_me_addr_ext        // unsigned ,    RW,default = 0,
//axi address extend to 34bits,00:[0:4G) 01:[4G:8G) 01:[8G:12G) 11:[12G:16G)
//Bit 7 :6  reserved
//Bit 5 :4  reg_mc_chrm_addr_ext   // unsigned ,    RW,default = 0,
//axi address extend to 34bits,00:[0:4G) 01:[4G:8G) 01:[8G:12G) 11:[12G:16G)
//Bit 3 :2  reserved
//Bit 1 :0  reg_mc_luma_addr_ext   // unsigned ,    RW,default = 0,
//axi address extend to 34bits,00:[0:4G) 01:[4G:8G) 01:[8G:12G) 11:[12G:16G)
#define FRC_TOP_SCAN_REG                           0x3f03
//Bit 31:1  reserved
//Bit 0     reg_scan_reg          // unsigned ,    RW,default = 0,
#define FRC_TOTAL_SIZE                             0x3f04
//Bit 31:16 reg_frc_disp_vsize  RW,default = 1080, vtotal size of frc input
//Bit 15:0  reg_frc_disp_hsize  RW,default = 1920, htotal vtotal size of frc input
#define FRC_FRAME_SIZE                             0x3f05
//Bit 31:29 reserved
//Bit 28:16 reg_frc_frm_vsize     // unsigned ,    RW,default = 1080, vsize of frc input
//Bit 15:13 reserved
//Bit 12:0  reg_frc_frm_hsize     // unsigned ,    RW,default = 1920, hsize of frc input
#define FRC_AXI_CACHE                              0x3f06
//Bit 31:0  reg_frc_axi_cache     // unsigned ,    RW,default = 0,
#define FRC_AXIRD0_QLEVEL                          0x3f07
//Bit 31:0  reg_axird0_qlevel     // unsigned ,    RW,default = 0,
#define FRC_AXIRD1_QLEVEL                          0x3f08
//Bit 31:0  reg_axird1_qlevel     // unsigned ,    RW,default = 0,
#define FRC_AXIWR0_QLEVEL                          0x3f09
//Bit 31:0  reg_axiwr0_qlevel      // unsigned ,    RW,default = 0,
#define FRC_AXI_SYNC_CRC1                          0x3f0a
//Bit 31:12 reg_frc_axi_intf_ctrl  // unsigned ,    RW,default = 20'h44444,
//Bit 11    reserved
//Bit 10:8  reg_frc_bist_crc_ctrl  // unsigned ,    RW,default = 0,
//Bit 7 :3  pls_frc_crc_start      // unsigned ,    RW,default = 0,
//Bit 2 :0  reg_frc_intf_sw_rst    // unsigned ,    RW,default = 0,
#define FRC_ARB_BAK_CTRL                           0x3f0b
//Bit 31:26 reserved
//Bit 25:4  reg_apb_prot_ctrl     // unsigned ,    RW,default = 22'h200002,
//Bit 3 :1  reserved
//Bit 0     reg_arb_bak_ctrl      // unsigned ,    RW,default = 0,
#define FRC_AXI_URG_CTRL                           0x3f0c
//Bit 31:5  reserved
//Bit 4     reg_arb2_rd_urg       // unsigned ,    RW,default = 0,
//Bit 3     reg_arb1_rd_urg       // unsigned ,    RW,default = 0,
//Bit 2     reg_arb0_rd_urg       // unsigned ,    RW,default = 0,
//Bit 1     reg_arb1_wr_urg       // unsigned ,    RW,default = 0,
//Bit 0     reg_arb0_wr_urg       // unsigned ,    RW,default = 0,
#define FRC_RDMA_SYNC_CTRL                         0x3f0d
//Bit 31:8  reserved
//Bit 7     reg_rdma_rd_req_en        //unsigned ,    RW,default = 1,
//Bit 6     reg_rdma_rd_auto_gclk_en  //unsigned ,    RW,default = 0,
//Bit 5     reg_rdma_rd_disable_clk   //unsigned ,    RW,default = 0,
//Bit 4     reg_rdma_rd_sw_rst        //unsigned ,    RW,default = 0,
//Bit 3     reg_rdma_wr_req_en        //unsigned ,    RW,default = 1,
//Bit 2     reg_rdma_wr_auto_gclk_en  //unsigned ,    RW,default = 0,
//Bit 1     reg_rdma_wr_disable_clk   //unsigned ,    RW,default = 0,
//Bit 0     reserved
#define FRC_AXIRD0_CRC                             0x3f10
//Bit 31:0  ro_axird0_crc         // unsigned ,    RO, default = 0
#define FRC_AXIRD1_CRC                             0x3f11
//Bit 31:0  ro_axird1_crc         // unsigned ,    RO, default = 0
#define FRC_AXIRD2_CRC                             0x3f12
//Bit 31:0  ro_axird2_crc         // unsigned ,    RO, default = 0
#define FRC_AXIWR0_CRC0                            0x3f13
//Bit 31:0  ro_axiwr0_crc0        // unsigned ,    RO, default = 0
#define FRC_AXIWR0_CRC1                            0x3f14
//Bit 31:0  ro_axiwr0_crc1        // unsigned ,    RO, default = 0
#define FRC_AXIWR1_CRC0                            0x3f15
//Bit 31:0  ro_axiwr1_crc0        // unsigned ,    RO, default = 0
#define FRC_AXIWR1_CRC1                            0x3f16
//Bit 31:0  ro_axiwr1_crc1        // unsigned ,    RO, default = 0
#define FRC_APB_REQ_STAT                           0x3f17
//Bit 31:18 reserved
//Bit 17:8  ro_apb_prot_stat      // unsigned ,    RO, default = 0
//Bit 7 :1  reserved
//Bit 0     ro_rdma_ddr_req_busy  // unsigned ,    RO, default = 0
#define FRC_MODE_OPT                               0x3f20
//Bit 31:6  reserved
//Bit 5:0   reg_frc_mode_opt      // unsigned ,    RW, default = 0
#define FRC_RDAXI0_PROT_CTRL                       0x3f30
#define FRC_RDAXI0_PROT_STAT                       0x3f31
#define FRC_RDAXI1_PROT_CTRL                       0x3f35
#define FRC_RDAXI1_PROT_STAT                       0x3f36
#define FRC_RDAXI2_PROT_CTRL                       0x3f3a
#define FRC_RDAXI2_PROT_STAT                       0x3f3b
#define FRC_WRAXI0_PROT_CTRL                       0x3f40
#define FRC_WRAXI0_PROT_STAT                       0x3f41
#define FRC_WRAXI1_PROT_CTRL                       0x3f45
#define FRC_WRAXI1_PROT_STAT                       0x3f46

//==================================================================================
#define CLKCTRL_ME_CLK_CNTL                      0x89
#define CLKCTRL_FRC_CLK_CNTL                     0x8a

#define FRC_TOP_CTRL  0x3f01
/*vpu top ctl base addr: 0xff000000*/
#define VPU_FRC_TOP_CTRL  0x278d
#define ENCL_FRC_CTRL                              0x1cdd
#define ENCL_VIDEO_VAVON_BLINE                     0x1cb4
//Bit 13:0   cfg_frc_st_ln     //R/W, unsigned, default 176

extern void __iomem *frc_base;

inline void WRITE_FRC_REG(unsigned int reg, unsigned int val);
inline void WRITE_FRC_BITS(unsigned int reg, unsigned int value,
					unsigned int start, unsigned int len);
inline void UPDATE_FRC_REG_BITS(unsigned int reg, unsigned int value, unsigned int mask);
inline int READ_FRC_REG(unsigned int reg);
inline u32 READ_FRC_BITS(u32 reg, const u32 start, const u32 len);
inline u32 floor_rs(u32 ix, u32 rs);
inline u32 ceil_rx(u32 ix, u32 rs);
inline s32  negative_convert(s32 data, u32 fbits);

#endif
