
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.59+134 (git sha1 e4044e1b4, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)

-- Executing script file `/home/kk/Documents/Research/work/Flexagon/synthesis/synth.ys' --

1. Executing Verilog-2005 frontend: rtl/flexpipe_pkg.sv
Parsing SystemVerilog input from `rtl/flexpipe_pkg.sv' to AST representation.
verilog frontend filename rtl/flexpipe_pkg.sv
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: rtl/config_manager.sv
Parsing SystemVerilog input from `rtl/config_manager.sv' to AST representation.
verilog frontend filename rtl/config_manager.sv
Generating RTLIL representation for module `\config_manager'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: rtl/prefetch_dma.sv
Parsing SystemVerilog input from `rtl/prefetch_dma.sv' to AST representation.
verilog frontend filename rtl/prefetch_dma.sv
Generating RTLIL representation for module `\prefetch_dma'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: rtl/memory_arbiter.sv
Parsing SystemVerilog input from `rtl/memory_arbiter.sv' to AST representation.
verilog frontend filename rtl/memory_arbiter.sv
Generating RTLIL representation for module `\memory_arbiter'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: rtl/dram_model.sv
Parsing SystemVerilog input from `rtl/dram_model.sv' to AST representation.
verilog frontend filename rtl/dram_model.sv
Generating RTLIL representation for module `\dram_model'.
Warning: Replacing memory \fifo_prio with list of registers. See rtl/dram_model.sv:70
Warning: Replacing memory \fifo_rtype with list of registers. See rtl/dram_model.sv:69
Warning: Replacing memory \fifo_epoch with list of registers. See rtl/dram_model.sv:68
Warning: Replacing memory \fifo_id with list of registers. See rtl/dram_model.sv:67
Warning: Replacing memory \fifo_len with list of registers. See rtl/dram_model.sv:66
Warning: Replacing memory \fifo_addr with list of registers. See rtl/dram_model.sv:65
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: rtl/dummy_core.sv
Parsing SystemVerilog input from `rtl/dummy_core.sv' to AST representation.
verilog frontend filename rtl/dummy_core.sv
Generating RTLIL representation for module `\dummy_core'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: rtl/flexpipe_top.sv
Parsing SystemVerilog input from `rtl/flexpipe_top.sv' to AST representation.
verilog frontend filename rtl/flexpipe_top.sv
Generating RTLIL representation for module `\flexpipe_top'.
Successfully finished Verilog frontend.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \flexpipe_top
Used module:     \memory_arbiter
Used module:     \prefetch_dma
Used module:     \config_manager

8.2. Analyzing design hierarchy..
Top module:  \flexpipe_top
Used module:     \memory_arbiter
Used module:     \prefetch_dma
Used module:     \config_manager
Removing unused module `\dummy_core'.
Removing unused module `\dram_model'.
Removed 2 unused modules.

9. Executing PROC pass (convert processes to netlists).

9.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$rtl/flexpipe_top.sv:74$191 in module flexpipe_top.
Marked 2 switch rules as full_case in process $proc$rtl/memory_arbiter.sv:85$67 in module memory_arbiter.
Marked 1 switch rules as full_case in process $proc$rtl/memory_arbiter.sv:67$52 in module memory_arbiter.
Marked 2 switch rules as full_case in process $proc$rtl/memory_arbiter.sv:46$51 in module memory_arbiter.
Marked 1 switch rules as full_case in process $proc$rtl/prefetch_dma.sv:89$30 in module prefetch_dma.
Marked 8 switch rules as full_case in process $proc$rtl/prefetch_dma.sv:40$17 in module prefetch_dma.
Marked 2 switch rules as full_case in process $proc$rtl/config_manager.sv:49$3 in module config_manager.
Removed a total of 0 dead cases.

9.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 10 assignments to connections.

9.4. Executing PROC_INIT pass (extract init attributes).

9.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\flexpipe_top.$proc$rtl/flexpipe_top.sv:74$191'.
Found async reset \rst_n in `\memory_arbiter.$proc$rtl/memory_arbiter.sv:67$52'.
Found async reset \rst_n in `\prefetch_dma.$proc$rtl/prefetch_dma.sv:89$30'.
Found async reset \rst_n in `\config_manager.$proc$rtl/config_manager.sv:49$3'.

9.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~31 debug messages>

9.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\flexpipe_top.$proc$rtl/flexpipe_top.sv:74$191'.
     1/1: $0\dbg_cycle_count_r[31:0]
Creating decoders for process `\memory_arbiter.$proc$rtl/memory_arbiter.sv:85$67'.
     1/4: $2\active_resp_valid[0:0]
     2/4: $2\prefetch_resp_valid[0:0]
     3/4: $1\prefetch_resp_valid[0:0]
     4/4: $1\active_resp_valid[0:0]
Creating decoders for process `\memory_arbiter.$proc$rtl/memory_arbiter.sv:67$52'.
     1/2: $0\prefetch_cnt[7:0]
     2/2: $0\active_cnt[7:0]
Creating decoders for process `\memory_arbiter.$proc$rtl/memory_arbiter.sv:46$51'.
     1/11: $2\mem_master_req[108:0] [108:13]
     2/11: $2\mem_master_req[108:0] [11:0]
     3/11: $2\mem_master_req[108:0] [12]
     4/11: $2\prefetch_req_ready[0:0]
     5/11: $2\mem_master_valid[0:0]
     6/11: $1\mem_master_req[108:0] [108:13]
     7/11: $1\mem_master_req[108:0] [11:0]
     8/11: $1\mem_master_req[108:0] [12]
     9/11: $1\active_req_ready[0:0]
    10/11: $1\mem_master_valid[0:0]
    11/11: $1\prefetch_req_ready[0:0]
Creating decoders for process `\prefetch_dma.$proc$rtl/prefetch_dma.sv:89$30'.
     1/6: $0\state[2:0]
     2/6: $0\bytes_accum[31:0]
     3/6: $0\my_epoch[3:0]
     4/6: $0\walks_remaining[31:0]
     5/6: $0\fetched_data_addr[63:0]
     6/6: $0\current_ptr_addr[63:0]
Creating decoders for process `\prefetch_dma.$proc$rtl/prefetch_dma.sv:40$17'.
     1/14: $3\mem_req[108:13] [95:32]
     2/14: $3\mem_req[108:13] [31:0]
     3/14: $6\next_state[2:0]
     4/14: $2\mem_req[6:0] [6:3]
     5/14: $4\next_state[2:0]
     6/14: $2\mem_req[6:0] [2:1]
     7/14: $7\next_state[2:0]
     8/14: $5\next_state[2:0]
     9/14: $3\next_state[2:0]
    10/14: $8\next_state[2:0]
    11/14: $1\next_state[2:0]
    12/14: $1\mem_req_valid[0:0]
    13/14: $2\next_state[2:0]
    14/14: $2\mem_req[6:0] [0]
Creating decoders for process `\config_manager.$proc$rtl/config_manager.sv:49$3'.
     1/17: $0\active_config_r[196:0] [4]
     2/17: $0\active_config_r[196:0] [3:0]
     3/17: $0\active_config_r[196:0] [196:5]
     4/17: $0\shadow_config_r[196:0] [4]
     5/17: $0\shadow_config_r[196:0] [3:0]
     6/17: $0\shadow_config_r[196:0] [100:69]
     7/17: $0\shadow_config_r[196:0] [132:101]
     8/17: $0\shadow_config_r[196:0] [164:133]
     9/17: $0\shadow_config_r[196:0] [196:165]
    10/17: $0\axi_state[1:0]
    11/17: $0\write_idx[2:0]
    12/17: $0\request_flip_r[0:0]
    13/17: $0\epoch_counter[3:0]
    14/17: $0\shadow_full[0:0]
    15/17: $0\layer_start_pulse[0:0]
    16/17: $0\shadow_config_r[196:0] [68:5]
    17/17: $0\s_axi_bvalid[0:0]

9.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\memory_arbiter.2'00' from process `\memory_arbiter.$proc$rtl/memory_arbiter.sv:85$67'.
No latch inferred for signal `\memory_arbiter.\active_req_ready' from process `\memory_arbiter.$proc$rtl/memory_arbiter.sv:46$51'.
No latch inferred for signal `\memory_arbiter.\prefetch_req_ready' from process `\memory_arbiter.$proc$rtl/memory_arbiter.sv:46$51'.
No latch inferred for signal `\memory_arbiter.\mem_master_req' from process `\memory_arbiter.$proc$rtl/memory_arbiter.sv:46$51'.
No latch inferred for signal `\memory_arbiter.\mem_master_valid' from process `\memory_arbiter.$proc$rtl/memory_arbiter.sv:46$51'.
No latch inferred for signal `\prefetch_dma.104'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000' from process `\prefetch_dma.$proc$rtl/prefetch_dma.sv:40$17'.
No latch inferred for signal `\prefetch_dma.\next_state' from process `\prefetch_dma.$proc$rtl/prefetch_dma.sv:40$17'.

9.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\flexpipe_top.\dbg_cycle_count_r' using process `\flexpipe_top.$proc$rtl/flexpipe_top.sv:74$191'.
  created $adff cell `$procdff$509' with positive edge clock and positive level reset.
Creating register for signal `\memory_arbiter.\active_cnt' using process `\memory_arbiter.$proc$rtl/memory_arbiter.sv:67$52'.
  created $adff cell `$procdff$514' with positive edge clock and positive level reset.
Creating register for signal `\memory_arbiter.\prefetch_cnt' using process `\memory_arbiter.$proc$rtl/memory_arbiter.sv:67$52'.
  created $adff cell `$procdff$519' with positive edge clock and positive level reset.
Creating register for signal `\prefetch_dma.\state' using process `\prefetch_dma.$proc$rtl/prefetch_dma.sv:89$30'.
  created $adff cell `$procdff$524' with positive edge clock and positive level reset.
Creating register for signal `\prefetch_dma.\current_ptr_addr' using process `\prefetch_dma.$proc$rtl/prefetch_dma.sv:89$30'.
  created $adff cell `$procdff$529' with positive edge clock and positive level reset.
Creating register for signal `\prefetch_dma.\fetched_data_addr' using process `\prefetch_dma.$proc$rtl/prefetch_dma.sv:89$30'.
  created $adff cell `$procdff$534' with positive edge clock and positive level reset.
Creating register for signal `\prefetch_dma.\walks_remaining' using process `\prefetch_dma.$proc$rtl/prefetch_dma.sv:89$30'.
  created $adff cell `$procdff$539' with positive edge clock and positive level reset.
Creating register for signal `\prefetch_dma.\my_epoch' using process `\prefetch_dma.$proc$rtl/prefetch_dma.sv:89$30'.
  created $adff cell `$procdff$544' with positive edge clock and positive level reset.
Creating register for signal `\prefetch_dma.\bytes_accum' using process `\prefetch_dma.$proc$rtl/prefetch_dma.sv:89$30'.
  created $adff cell `$procdff$549' with positive edge clock and positive level reset.
Creating register for signal `\config_manager.\s_axi_bvalid' using process `\config_manager.$proc$rtl/config_manager.sv:49$3'.
  created $adff cell `$procdff$554' with positive edge clock and positive level reset.
Creating register for signal `\config_manager.\layer_start_pulse' using process `\config_manager.$proc$rtl/config_manager.sv:49$3'.
  created $adff cell `$procdff$559' with positive edge clock and positive level reset.
Creating register for signal `\config_manager.\active_config_r' using process `\config_manager.$proc$rtl/config_manager.sv:49$3'.
  created $adff cell `$procdff$564' with positive edge clock and positive level reset.
Creating register for signal `\config_manager.\shadow_config_r' using process `\config_manager.$proc$rtl/config_manager.sv:49$3'.
  created $adff cell `$procdff$569' with positive edge clock and positive level reset.
Creating register for signal `\config_manager.\shadow_full' using process `\config_manager.$proc$rtl/config_manager.sv:49$3'.
  created $adff cell `$procdff$574' with positive edge clock and positive level reset.
Creating register for signal `\config_manager.\epoch_counter' using process `\config_manager.$proc$rtl/config_manager.sv:49$3'.
  created $adff cell `$procdff$579' with positive edge clock and positive level reset.
Creating register for signal `\config_manager.\request_flip_r' using process `\config_manager.$proc$rtl/config_manager.sv:49$3'.
  created $adff cell `$procdff$584' with positive edge clock and positive level reset.
Creating register for signal `\config_manager.\write_idx' using process `\config_manager.$proc$rtl/config_manager.sv:49$3'.
  created $adff cell `$procdff$589' with positive edge clock and positive level reset.
Creating register for signal `\config_manager.\axi_state' using process `\config_manager.$proc$rtl/config_manager.sv:49$3'.
  created $adff cell `$procdff$594' with positive edge clock and positive level reset.

9.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\flexpipe_top.$proc$rtl/flexpipe_top.sv:74$191'.
Removing empty process `flexpipe_top.$proc$rtl/flexpipe_top.sv:74$191'.
Found and cleaned up 2 empty switches in `\memory_arbiter.$proc$rtl/memory_arbiter.sv:85$67'.
Removing empty process `memory_arbiter.$proc$rtl/memory_arbiter.sv:85$67'.
Found and cleaned up 5 empty switches in `\memory_arbiter.$proc$rtl/memory_arbiter.sv:67$52'.
Removing empty process `memory_arbiter.$proc$rtl/memory_arbiter.sv:67$52'.
Found and cleaned up 2 empty switches in `\memory_arbiter.$proc$rtl/memory_arbiter.sv:46$51'.
Removing empty process `memory_arbiter.$proc$rtl/memory_arbiter.sv:46$51'.
Found and cleaned up 5 empty switches in `\prefetch_dma.$proc$rtl/prefetch_dma.sv:89$30'.
Removing empty process `prefetch_dma.$proc$rtl/prefetch_dma.sv:89$30'.
Found and cleaned up 8 empty switches in `\prefetch_dma.$proc$rtl/prefetch_dma.sv:40$17'.
Removing empty process `prefetch_dma.$proc$rtl/prefetch_dma.sv:40$17'.
Found and cleaned up 8 empty switches in `\config_manager.$proc$rtl/config_manager.sv:49$3'.
Removing empty process `config_manager.$proc$rtl/config_manager.sv:49$3'.
Cleaned up 31 empty switches.

9.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module flexpipe_top.
<suppressed ~2 debug messages>
Optimizing module memory_arbiter.
<suppressed ~10 debug messages>
Optimizing module prefetch_dma.
<suppressed ~20 debug messages>
Optimizing module config_manager.
<suppressed ~22 debug messages>

10. Executing FSM pass (extract and optimize FSM).

10.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking prefetch_dma.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register config_manager.axi_state.

10.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\axi_state' from module `\config_manager'.
  found $adff cell for state register: $procdff$594
  root of input selection tree: $procmux$462_Y
  found reset state: 2'00 (from async reset)
  found ctrl input: $procmux$463_CMP
  found ctrl input: $procmux$466_CMP
  found ctrl input: $procmux$469_CMP
  found ctrl input: \s_axi_bready
  found ctrl input: \s_axi_wvalid
  found state code: 2'10
  found ctrl input: \s_axi_awvalid
  found state code: 2'01
  found ctrl output: $eq$rtl/config_manager.sv:44$1_Y
  found ctrl output: $eq$rtl/config_manager.sv:45$2_Y
  found ctrl output: $procmux$418_CMP
  found ctrl output: $procmux$428_CMP
  found ctrl output: $procmux$437_CMP
  found ctrl output: $procmux$447_CMP
  found ctrl output: $procmux$458_CMP
  found ctrl output: $procmux$463_CMP
  found ctrl output: $procmux$466_CMP
  found ctrl output: $procmux$469_CMP
  found ctrl output: $procmux$477_CMP
  found ctrl output: $procmux$491_CMP
  found ctrl output: $procmux$500_CMP
  found ctrl output: $procmux$503_CMP
  found ctrl output: $procmux$504_CMP
  ctrl inputs: { \s_axi_bready \s_axi_wvalid \s_axi_awvalid }
  ctrl outputs: { $procmux$504_CMP $procmux$503_CMP $procmux$500_CMP $procmux$491_CMP $procmux$477_CMP $procmux$469_CMP $procmux$466_CMP $procmux$462_Y $procmux$463_CMP $procmux$458_CMP $procmux$447_CMP $procmux$437_CMP $procmux$428_CMP $procmux$418_CMP $eq$rtl/config_manager.sv:45$2_Y $eq$rtl/config_manager.sv:44$1_Y }
  transition:       2'00 3'--0 ->       2'00 17'10000100000000001
  transition:       2'00 3'--1 ->       2'01 17'10000100100000001
  transition:       2'10 3'0-- ->       2'10 17'00100001010000000
  transition:       2'10 3'1-- ->       2'00 17'00100000010000000
  transition:       2'01 3'-0- ->       2'01 17'01011010101111110
  transition:       2'01 3'-1- ->       2'10 17'01011011001111110

10.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\axi_state$595' from module `\config_manager'.

10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \flexpipe_top..
Finding unused cells or wires in module \memory_arbiter..
Finding unused cells or wires in module \prefetch_dma..
Finding unused cells or wires in module \config_manager..
Removed 85 unused cells and 245 unused wires.
<suppressed ~92 debug messages>

10.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\axi_state$595' from module `\config_manager'.
  Removing unused output signal $procmux$463_CMP.
  Removing unused output signal $0\axi_state[1:0] [0].
  Removing unused output signal $0\axi_state[1:0] [1].
  Removing unused output signal $procmux$466_CMP.
  Removing unused output signal $procmux$469_CMP.

10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\axi_state$595' from module `\config_manager' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\axi_state$595' from module `config_manager':
-------------------------------------

  Information on FSM $fsm$\axi_state$595 (\axi_state):

  Number of input signals:    3
  Number of output signals:  12
  Number of state bits:       3

  Input signals:
    0: \s_axi_awvalid
    1: \s_axi_wvalid
    2: \s_axi_bready

  Output signals:
    0: \s_axi_awready
    1: \s_axi_wready
    2: $procmux$418_CMP
    3: $procmux$428_CMP
    4: $procmux$437_CMP
    5: $procmux$447_CMP
    6: $procmux$458_CMP
    7: $procmux$477_CMP
    8: $procmux$491_CMP
    9: $procmux$500_CMP
   10: $procmux$503_CMP
   11: $procmux$504_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'--0   ->     0 12'100000000001
      1:     0 3'--1   ->     2 12'100000000001
      2:     1 3'1--   ->     0 12'001000000000
      3:     1 3'0--   ->     1 12'001000000000
      4:     2 3'-1-   ->     1 12'010111111110
      5:     2 3'-0-   ->     2 12'010111111110

-------------------------------------

10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\axi_state$595' from module `\config_manager'.

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module config_manager.
<suppressed ~6 debug messages>
Optimizing module flexpipe_top.
Optimizing module memory_arbiter.
Optimizing module prefetch_dma.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\config_manager'.
<suppressed ~6 debug messages>
Finding identical cells in module `\flexpipe_top'.
Finding identical cells in module `\memory_arbiter'.
Finding identical cells in module `\prefetch_dma'.
<suppressed ~48 debug messages>
Removed a total of 18 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \config_manager..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \flexpipe_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \memory_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$233.
    dead port 1/2 on $mux $procmux$239.
    dead port 1/2 on $mux $procmux$245.
    dead port 1/2 on $mux $procmux$251.
    dead port 1/2 on $mux $procmux$257.
Running muxtree optimizer on module \prefetch_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$316.
    dead port 2/2 on $mux $procmux$331.
    dead port 2/2 on $mux $procmux$345.
    dead port 2/2 on $mux $procmux$347.
    dead port 2/2 on $mux $procmux$355.
    dead port 2/2 on $mux $procmux$365.
    dead port 2/2 on $mux $procmux$371.
    dead port 2/2 on $mux $procmux$396.
Removed 13 multiplexer ports.
<suppressed ~109 debug messages>

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \config_manager.
  Optimizing cells in module \flexpipe_top.
  Optimizing cells in module \memory_arbiter.
  Optimizing cells in module \prefetch_dma.
Performed a total of 0 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\config_manager'.
Finding identical cells in module `\flexpipe_top'.
Finding identical cells in module `\memory_arbiter'.
<suppressed ~3 debug messages>
Finding identical cells in module `\prefetch_dma'.
Removed a total of 1 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$589 ($adff) from module config_manager (D = $procmux$472_Y, Q = \write_idx).
Adding EN signal on $procdff$584 ($adff) from module config_manager (D = $0\request_flip_r[0:0], Q = \request_flip_r).
Adding EN signal on $procdff$579 ($adff) from module config_manager (D = $add$rtl/config_manager.sv:111$12_Y [3:0], Q = \epoch_counter).
Adding EN signal on $procdff$574 ($adff) from module config_manager (D = $0\shadow_full[0:0], Q = \shadow_full).
Adding EN signal on $procdff$569 ($adff) from module config_manager (D = \s_axi_wdata, Q = \shadow_config_r [100:69]).
Adding EN signal on $procdff$569 ($adff) from module config_manager (D = \s_axi_wdata, Q = \shadow_config_r [132:101]).
Adding EN signal on $procdff$569 ($adff) from module config_manager (D = \s_axi_wdata, Q = \shadow_config_r [164:133]).
Adding EN signal on $procdff$569 ($adff) from module config_manager (D = \s_axi_wdata, Q = \shadow_config_r [196:165]).
Adding EN signal on $procdff$569 ($adff) from module config_manager (D = { \shadow_config_r [68:5] \shadow_config_r [3:0] }, Q = { \shadow_config_r [68:5] \shadow_config_r [3:0] }).
Adding EN signal on $procdff$569 ($adff) from module config_manager (D = $0\shadow_config_r[196:0] [4], Q = \shadow_config_r [4]).
Handling D = Q on $auto$ff.cc:337:slice$671 ($adffe) from module config_manager (removing D path).
Adding EN signal on $procdff$564 ($adff) from module config_manager (D = { \shadow_config_r [196:5] 1'1 $add$rtl/config_manager.sv:112$13_Y [3:0] }, Q = \active_config_r).
Adding EN signal on $procdff$554 ($adff) from module config_manager (D = $0\s_axi_bvalid[0:0], Q = \s_axi_bvalid).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 14 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 16 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 17 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 18 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 19 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 20 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 21 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 22 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 23 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 24 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 25 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 26 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 27 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 28 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 29 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 30 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 31 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 32 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 33 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 34 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 35 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 36 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 37 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 38 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 39 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 40 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 41 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 42 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 43 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 44 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 45 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 46 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 47 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 48 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 49 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 50 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 51 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 52 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 53 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 54 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 55 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 56 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 57 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 58 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 59 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 60 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 61 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 62 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 63 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 64 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 65 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 66 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Setting constant 0-bit at position 67 on $auto$ff.cc:337:slice$671 ($dlatch) from module config_manager.
Adding EN signal on $procdff$509 ($adff) from module flexpipe_top (D = $add$rtl/flexpipe_top.sv:79$193_Y, Q = \dbg_cycle_count_r).
Adding EN signal on $procdff$549 ($adff) from module prefetch_dma (D = $0\bytes_accum[31:0], Q = \bytes_accum).
Adding EN signal on $procdff$544 ($adff) from module prefetch_dma (D = \current_epoch, Q = \my_epoch).

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \config_manager..
Finding unused cells or wires in module \flexpipe_top..
Finding unused cells or wires in module \memory_arbiter..
Finding unused cells or wires in module \prefetch_dma..
Removed 21 unused cells and 66 unused wires.
<suppressed ~25 debug messages>

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module config_manager.
<suppressed ~8 debug messages>
Optimizing module flexpipe_top.
Optimizing module memory_arbiter.
Optimizing module prefetch_dma.
<suppressed ~1 debug messages>

11.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \config_manager..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \flexpipe_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \prefetch_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \config_manager.
  Optimizing cells in module \flexpipe_top.
  Optimizing cells in module \memory_arbiter.
  Optimizing cells in module \prefetch_dma.
Performed a total of 0 changes.

11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\config_manager'.
<suppressed ~27 debug messages>
Finding identical cells in module `\flexpipe_top'.
Finding identical cells in module `\memory_arbiter'.
Finding identical cells in module `\prefetch_dma'.
Removed a total of 9 cells.

11.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 14 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 16 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 17 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 18 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 19 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 20 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 21 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 22 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 23 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 24 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 25 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 26 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 27 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 28 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 29 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 30 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 31 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 32 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 33 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 34 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 35 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 36 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 37 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 38 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 39 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 40 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 41 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 42 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 43 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 44 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 45 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 46 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 47 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 48 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 49 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 50 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 51 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 52 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 53 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 54 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 55 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 56 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 57 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 58 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 59 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 60 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 61 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 62 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 63 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 64 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 65 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 66 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 67 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.
Setting constant 0-bit at position 68 on $auto$ff.cc:337:slice$683 ($adffe) from module config_manager.

11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \config_manager..
Finding unused cells or wires in module \flexpipe_top..
Finding unused cells or wires in module \memory_arbiter..
Finding unused cells or wires in module \prefetch_dma..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module config_manager.
Optimizing module flexpipe_top.
Optimizing module memory_arbiter.
Optimizing module prefetch_dma.

11.16. Rerunning OPT passes. (Maybe there is more to do..)

11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \config_manager..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \flexpipe_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \prefetch_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \config_manager.
  Optimizing cells in module \flexpipe_top.
  Optimizing cells in module \memory_arbiter.
  Optimizing cells in module \prefetch_dma.
Performed a total of 0 changes.

11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\config_manager'.
Finding identical cells in module `\flexpipe_top'.
Finding identical cells in module `\memory_arbiter'.
Finding identical cells in module `\prefetch_dma'.
Removed a total of 0 cells.

11.20. Executing OPT_DFF pass (perform DFF optimizations).

11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \config_manager..
Finding unused cells or wires in module \flexpipe_top..
Finding unused cells or wires in module \memory_arbiter..
Finding unused cells or wires in module \prefetch_dma..

11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module config_manager.
Optimizing module flexpipe_top.
Optimizing module memory_arbiter.
Optimizing module prefetch_dma.

11.23. Finished fast OPT passes. (There is nothing left to do.)

12. Executing MEMORY pass.

12.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

12.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

12.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

12.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

12.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

12.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \config_manager..
Finding unused cells or wires in module \flexpipe_top..
Finding unused cells or wires in module \memory_arbiter..
Finding unused cells or wires in module \prefetch_dma..

12.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

12.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

12.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \config_manager..
Finding unused cells or wires in module \flexpipe_top..
Finding unused cells or wires in module \memory_arbiter..
Finding unused cells or wires in module \prefetch_dma..

12.10. Executing MEMORY_COLLECT pass (generating $mem cells).

12.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module config_manager.
Optimizing module flexpipe_top.
Optimizing module memory_arbiter.
Optimizing module prefetch_dma.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\config_manager'.
Finding identical cells in module `\flexpipe_top'.
Finding identical cells in module `\memory_arbiter'.
Finding identical cells in module `\prefetch_dma'.
Removed a total of 0 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \config_manager..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \flexpipe_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \prefetch_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \config_manager.
  Optimizing cells in module \flexpipe_top.
  Optimizing cells in module \memory_arbiter.
  Optimizing cells in module \prefetch_dma.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\config_manager'.
Finding identical cells in module `\flexpipe_top'.
Finding identical cells in module `\memory_arbiter'.
Finding identical cells in module `\prefetch_dma'.
Removed a total of 0 cells.

13.6. Executing OPT_DFF pass (perform DFF optimizations).

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \config_manager..
Finding unused cells or wires in module \flexpipe_top..
Finding unused cells or wires in module \memory_arbiter..
Finding unused cells or wires in module \prefetch_dma..

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module config_manager.
Optimizing module flexpipe_top.
Optimizing module memory_arbiter.
Optimizing module prefetch_dma.

13.9. Finished fast OPT passes. (There is nothing left to do.)

14. Executing FLATTEN pass (flatten design).
Deleting now unused module config_manager.
Deleting now unused module memory_arbiter.
Deleting now unused module prefetch_dma.
<suppressed ~3 debug messages>

15. Executing OPT pass (performing simple optimizations).

15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module flexpipe_top.
<suppressed ~19 debug messages>

15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\flexpipe_top'.
Removed a total of 0 cells.

15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \flexpipe_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_prefetch_dma.$procmux$343.
    dead port 2/2 on $mux $flatten\u_prefetch_dma.$procmux$343.
    dead port 1/2 on $mux $flatten\u_prefetch_dma.$procmux$287.
    dead port 2/2 on $mux $flatten\u_prefetch_dma.$procmux$287.
Removed 4 multiplexer ports.
<suppressed ~41 debug messages>

15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \flexpipe_top.
    New ctrl vector for $pmux cell $flatten\u_prefetch_dma.$procmux$374: { $flatten\u_prefetch_dma.$eq$rtl/prefetch_dma.sv:100$32_Y $auto$opt_reduce.cc:137:opt_pmux$703 $flatten\u_prefetch_dma.$procmux$372_CMP }
  Optimizing cells in module \flexpipe_top.
Performed a total of 1 changes.

15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\flexpipe_top'.
Removed a total of 0 cells.

15.6. Executing OPT_DFF pass (perform DFF optimizations).

15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \flexpipe_top..
Removed 32 unused cells and 49 unused wires.
<suppressed ~38 debug messages>

15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module flexpipe_top.

15.9. Rerunning OPT passes. (Maybe there is more to do..)

15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \flexpipe_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \flexpipe_top.
Performed a total of 0 changes.

15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\flexpipe_top'.
Removed a total of 0 cells.

15.13. Executing OPT_DFF pass (perform DFF optimizations).

15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \flexpipe_top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~5 debug messages>

15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module flexpipe_top.

15.16. Rerunning OPT passes. (Maybe there is more to do..)

15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \flexpipe_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \flexpipe_top.
Performed a total of 0 changes.

15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\flexpipe_top'.
Removed a total of 0 cells.

15.20. Executing OPT_DFF pass (perform DFF optimizations).

15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \flexpipe_top..

15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module flexpipe_top.

15.23. Finished fast OPT passes. (There is nothing left to do.)

16. Executing TECHMAP pass (map to technology primitives).

16.1. Executing Verilog-2005 frontend: /home/kk/.local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/kk/.local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/kk/.local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

16.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$91f82ead1edc61e0a1452110f15ef747116b421b\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$a7817265ef3ab2ee43da53bbd8a90f6450d412d9\_90_alu for cells of type $alu.
Using template $paramod$076c9a7a3f037230073fe14dd4865d470cb48917\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~1423 debug messages>

17. Executing ABC pass (technology mapping using ABC).

17.1. Extracting gate netlist of module `\flexpipe_top' to `<abc-temp-dir>/input.blif'..
Replacing 7 occurrences of constant undef bits with constant zero bits

17.1.1. Executed ABC.
Extracted 2658 gates and 2832 wires to a netlist network with 171 inputs and 173 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Nov 28 2025 20:48:48)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-B9Y9Jy/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 
ABC: 

17.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      132
ABC RESULTS:            ANDNOT cells:       41
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               MUX cells:       23
ABC RESULTS:              NAND cells:       23
ABC RESULTS:               NOR cells:       16
ABC RESULTS:               NOT cells:        8
ABC RESULTS:                OR cells:       31
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:              XNOR cells:       10
ABC RESULTS:               XOR cells:       38
ABC RESULTS:        internal signals:     2488
ABC RESULTS:           input signals:      171
ABC RESULTS:          output signals:      173
Removing temp directory.
Removing global temp directory.

18. Executing OPT pass (performing simple optimizations).

18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module flexpipe_top.
<suppressed ~6 debug messages>

18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\flexpipe_top'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

18.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \flexpipe_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

18.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \flexpipe_top.
Performed a total of 0 changes.

18.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\flexpipe_top'.
Removed a total of 0 cells.

18.6. Executing OPT_DFF pass (perform DFF optimizations).

18.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \flexpipe_top..
Removed 1 unused cells and 1376 unused wires.
<suppressed ~6 debug messages>

18.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module flexpipe_top.

18.9. Rerunning OPT passes. (Maybe there is more to do..)

18.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \flexpipe_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

18.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \flexpipe_top.
Performed a total of 0 changes.

18.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\flexpipe_top'.
Removed a total of 0 cells.

18.13. Executing OPT_DFF pass (perform DFF optimizations).

18.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \flexpipe_top..

18.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module flexpipe_top.

18.16. Finished fast OPT passes. (There is nothing left to do.)

19. Printing statistics.

=== flexpipe_top ===

        +----------Local Count, excluding submodules.
        | 
      269 wires
     4717 wire bits
       92 public wires
     4478 public wire bits
       30 ports
     1105 port bits
      634 cells
       41   $_ANDNOT_
      130   $_AND_
      299   $_DFFE_PN0P_
       11   $_DFF_PN0_
        1   $_DFF_PN1_
       23   $_MUX_
       23   $_NAND_
       13   $_NOR_
        7   $_NOT_
        4   $_ORNOT_
       31   $_OR_
       10   $_XNOR_
       38   $_XOR_
        3   $scopeinfo

20. Executing JSON backend.

21. Executing Verilog backend.

21.1. Executing BMUXMAP pass.

21.2. Executing DEMUXMAP pass.
Dumping module `\flexpipe_top'.

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: fc6ad54d88, CPU: user 0.33s system 0.01s, MEM: 28.88 MB peak
Yosys 0.59+134 (git sha1 e4044e1b4, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)
Time spent: 21% 1x abc (0 sec), 19% 13x opt_clean (0 sec), ...
