{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 15:02:33 2018 " "Info: Processing started: Tue May 22 15:02:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPR0 -c CPR0 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPR0 -c CPR0 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "LOAD0 CPR0 13.756 ns Longest " "Info: Longest tpd from source pin \"LOAD0\" to destination pin \"CPR0\" is 13.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns LOAD0 1 PIN PIN_192 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'LOAD0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD0 } "NODE_NAME" } } { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR0/CPR0.bdf" { { 320 80 248 336 "LOAD0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.376 ns) + CELL(0.521 ns) 7.810 ns inst4~169 2 COMB LCCOMB_X1_Y7_N0 1 " "Info: 2: + IC(6.376 ns) + CELL(0.521 ns) = 7.810 ns; Loc. = LCCOMB_X1_Y7_N0; Fanout = 1; COMB Node = 'inst4~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { LOAD0 inst4~169 } "NODE_NAME" } } { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR0/CPR0.bdf" { { 240 784 848 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 8.282 ns inst4~172 3 COMB LCCOMB_X1_Y7_N6 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 8.282 ns; Loc. = LCCOMB_X1_Y7_N6; Fanout = 1; COMB Node = 'inst4~172'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { inst4~169 inst4~172 } "NODE_NAME" } } { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR0/CPR0.bdf" { { 240 784 848 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 8.747 ns inst4~174 4 COMB LCCOMB_X1_Y7_N18 1 " "Info: 4: + IC(0.287 ns) + CELL(0.178 ns) = 8.747 ns; Loc. = LCCOMB_X1_Y7_N18; Fanout = 1; COMB Node = 'inst4~174'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { inst4~172 inst4~174 } "NODE_NAME" } } { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR0/CPR0.bdf" { { 240 784 848 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(3.066 ns) 13.756 ns CPR0 5 PIN PIN_69 0 " "Info: 5: + IC(1.943 ns) + CELL(3.066 ns) = 13.756 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'CPR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.009 ns" { inst4~174 CPR0 } "NODE_NAME" } } { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR0/CPR0.bdf" { { 256 872 1048 272 "CPR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.856 ns ( 35.30 % ) " "Info: Total cell delay = 4.856 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.900 ns ( 64.70 % ) " "Info: Total interconnect delay = 8.900 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.756 ns" { LOAD0 inst4~169 inst4~172 inst4~174 CPR0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.756 ns" { LOAD0 {} LOAD0~combout {} inst4~169 {} inst4~172 {} inst4~174 {} CPR0 {} } { 0.000ns 0.000ns 6.376ns 0.294ns 0.287ns 1.943ns } { 0.000ns 0.913ns 0.521ns 0.178ns 0.178ns 3.066ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 15:02:33 2018 " "Info: Processing ended: Tue May 22 15:02:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
